Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct  3 18:13:43 2022
| Host         : DESKTOP-I9I6T7O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab3_timing_summary_routed.rpt -pb top_lab3_timing_summary_routed.pb -rpx top_lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.284        0.000                      0                  130        0.168        0.000                      0                  130        3.000        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clock_geni/clk_mmcm_wizi/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10MHz_clk_mmcm_wiz               {0.000 50.000}       100.000         10.000          
  clkfbout_clk_mmcm_wiz                {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_geni/clk_mmcm_wizi/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10MHz_clk_mmcm_wiz                    96.284        0.000                      0                  130        0.168        0.000                      0                  130       49.500        0.000                       0                    75  
  clkfbout_clk_mmcm_wiz                                                                                                                                                                 17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_geni/clk_mmcm_wizi/inst/clk_in1
  To Clock:  clock_geni/clk_mmcm_wizi/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_geni/clk_mmcm_wizi/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_geni/clk_mmcm_wizi/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz_clk_mmcm_wiz
  To Clock:  clk_10MHz_clk_mmcm_wiz

Setup :            0  Failing Endpoints,  Worst Slack       96.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 als_pmod_inti/count_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.061ns (31.941%)  route 2.261ns (68.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.626    -2.344    als_pmod_inti/clk_10MHz
    SLICE_X62Y95         FDRE                                         r  als_pmod_inti/count_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.888 r  als_pmod_inti/count_cs_reg[0]/Q
                         net (fo=7, routed)           0.890    -0.998    als_pmod_inti/count_cs[0]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.154    -0.844 r  als_pmod_inti/FSM_onehot_current_state[3]_i_7/O
                         net (fo=1, routed)           0.418    -0.426    als_pmod_inti/FSM_onehot_current_state[3]_i_7_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.327    -0.099 r  als_pmod_inti/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     0.334    als_pmod_inti/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124     0.458 r  als_pmod_inti/FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.519     0.977    als_pmod_inti/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.508    97.124    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.491    97.616    
                         clock uncertainty           -0.149    97.466    
    SLICE_X61Y95         FDSE (Setup_fdse_C_CE)      -0.205    97.261    als_pmod_inti/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 als_pmod_inti/count_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.061ns (31.941%)  route 2.261ns (68.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.626    -2.344    als_pmod_inti/clk_10MHz
    SLICE_X62Y95         FDRE                                         r  als_pmod_inti/count_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.888 r  als_pmod_inti/count_cs_reg[0]/Q
                         net (fo=7, routed)           0.890    -0.998    als_pmod_inti/count_cs[0]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.154    -0.844 r  als_pmod_inti/FSM_onehot_current_state[3]_i_7/O
                         net (fo=1, routed)           0.418    -0.426    als_pmod_inti/FSM_onehot_current_state[3]_i_7_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.327    -0.099 r  als_pmod_inti/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     0.334    als_pmod_inti/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124     0.458 r  als_pmod_inti/FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.519     0.977    als_pmod_inti/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.508    97.124    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.491    97.616    
                         clock uncertainty           -0.149    97.466    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205    97.261    als_pmod_inti/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 als_pmod_inti/count_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.061ns (31.941%)  route 2.261ns (68.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.626    -2.344    als_pmod_inti/clk_10MHz
    SLICE_X62Y95         FDRE                                         r  als_pmod_inti/count_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.888 r  als_pmod_inti/count_cs_reg[0]/Q
                         net (fo=7, routed)           0.890    -0.998    als_pmod_inti/count_cs[0]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.154    -0.844 r  als_pmod_inti/FSM_onehot_current_state[3]_i_7/O
                         net (fo=1, routed)           0.418    -0.426    als_pmod_inti/FSM_onehot_current_state[3]_i_7_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.327    -0.099 r  als_pmod_inti/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     0.334    als_pmod_inti/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124     0.458 r  als_pmod_inti/FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.519     0.977    als_pmod_inti/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.508    97.124    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.491    97.616    
                         clock uncertainty           -0.149    97.466    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205    97.261    als_pmod_inti/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 als_pmod_inti/count_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.061ns (31.941%)  route 2.261ns (68.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.876ns = ( 97.124 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.626    -2.344    als_pmod_inti/clk_10MHz
    SLICE_X62Y95         FDRE                                         r  als_pmod_inti/count_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.456    -1.888 r  als_pmod_inti/count_cs_reg[0]/Q
                         net (fo=7, routed)           0.890    -0.998    als_pmod_inti/count_cs[0]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.154    -0.844 r  als_pmod_inti/FSM_onehot_current_state[3]_i_7/O
                         net (fo=1, routed)           0.418    -0.426    als_pmod_inti/FSM_onehot_current_state[3]_i_7_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I3_O)        0.327    -0.099 r  als_pmod_inti/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     0.334    als_pmod_inti/FSM_onehot_current_state[3]_i_3_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124     0.458 r  als_pmod_inti/FSM_onehot_current_state[3]_i_2/O
                         net (fo=4, routed)           0.519     0.977    als_pmod_inti/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.508    97.124    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDRE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.491    97.616    
                         clock uncertainty           -0.149    97.466    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.205    97.261    als_pmod_inti/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.261    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.537ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.608ns (23.800%)  route 1.947ns (76.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.278     0.209    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[0]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y89         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[0]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                 96.537    

Slack (MET) :             96.537ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.608ns (23.800%)  route 1.947ns (76.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.278     0.209    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[1]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y89         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[1]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                 96.537    

Slack (MET) :             96.537ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.608ns (23.800%)  route 1.947ns (76.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.278     0.209    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[2]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y89         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[2]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                 96.537    

Slack (MET) :             96.537ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.608ns (23.800%)  route 1.947ns (76.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.278     0.209    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y89         FDRE                                         r  als_pmod_inti/count_1sec_reg[3]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y89         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[3]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                 96.537    

Slack (MET) :             96.629ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.608ns (24.690%)  route 1.855ns (75.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.186     0.117    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  als_pmod_inti/count_1sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y90         FDRE                                         r  als_pmod_inti/count_1sec_reg[4]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y90         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[4]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                 96.629    

Slack (MET) :             96.629ns  (required time - arrival time)
  Source:                 als_pmod_inti/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_1sec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz_clk_mmcm_wiz rise@100.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.608ns (24.690%)  route 1.855ns (75.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 97.122 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.625    -2.345    als_pmod_inti/clk_10MHz
    SLICE_X61Y95         FDSE                                         r  als_pmod_inti/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDSE (Prop_fdse_C_Q)         0.456    -1.889 r  als_pmod_inti/FSM_onehot_current_state_reg[0]/Q
                         net (fo=3, routed)           0.669    -1.221    als_pmod_inti/count_1sec
    SLICE_X63Y96         LUT2 (Prop_lut2_I0_O)        0.152    -1.069 r  als_pmod_inti/count_1sec[0]_i_1/O
                         net (fo=32, routed)          1.186     0.117    als_pmod_inti/count_1sec[0]_i_1_n_0
    SLICE_X60Y90         FDRE                                         r  als_pmod_inti/count_1sec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          1.506    97.122    als_pmod_inti/clk_10MHz
    SLICE_X60Y90         FDRE                                         r  als_pmod_inti/count_1sec_reg[5]/C
                         clock pessimism              0.505    97.628    
                         clock uncertainty           -0.149    97.478    
    SLICE_X60Y90         FDRE (Setup_fdre_C_R)       -0.732    96.746    als_pmod_inti/count_1sec_reg[5]
  -------------------------------------------------------------------
                         required time                         96.746    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                 96.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X65Y94         FDRE                                         r  als_pmod_inti/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  als_pmod_inti/data_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.560    als_pmod_inti/p_1_in[3]
    SLICE_X62Y94         FDRE                                         r  als_pmod_inti/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X62Y94         FDRE                                         r  als_pmod_inti/value_reg[2]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.070    -0.729    als_pmod_inti/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X65Y94         FDRE                                         r  als_pmod_inti/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  als_pmod_inti/data_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.555    als_pmod_inti/p_1_in[1]
    SLICE_X62Y94         FDRE                                         r  als_pmod_inti/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X62Y94         FDRE                                         r  als_pmod_inti/value_reg[0]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.070    -0.729    als_pmod_inti/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X64Y94         FDRE                                         r  als_pmod_inti/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  als_pmod_inti/data_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.550    als_pmod_inti/data_reg_n_0_[7]
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[7]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.072    -0.727    als_pmod_inti/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X65Y94         FDRE                                         r  als_pmod_inti/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  als_pmod_inti/data_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.552    als_pmod_inti/p_1_in[4]
    SLICE_X64Y94         FDRE                                         r  als_pmod_inti/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X64Y94         FDRE                                         r  als_pmod_inti/data_reg[4]/C
                         clock pessimism              0.438    -0.802    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.059    -0.743    als_pmod_inti/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X64Y94         FDRE                                         r  als_pmod_inti/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  als_pmod_inti/data_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.538    als_pmod_inti/p_1_in[6]
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[5]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.066    -0.733    als_pmod_inti/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 seven_segi/FSM_sequential_dis_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seven_segi/FSM_sequential_dis_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.150%)  route 0.145ns (43.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.591    -0.817    seven_segi/CLK
    SLICE_X63Y88         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  seven_segi/FSM_sequential_dis_reg[1]/Q
                         net (fo=10, routed)          0.145    -0.530    seven_segi/dis[1]
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.045    -0.485 r  seven_segi/FSM_sequential_dis[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    seven_segi/FSM_sequential_dis[1]_i_1_n_0
    SLICE_X63Y88         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.861    -1.242    seven_segi/CLK
    SLICE_X63Y88         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[1]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.092    -0.725    seven_segi/FSM_sequential_dis_reg[1]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 als_pmod_inti/count_sclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_sclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.190ns (51.999%)  route 0.175ns (48.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X63Y96         FDRE                                         r  als_pmod_inti/count_sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  als_pmod_inti/count_sclk_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.498    als_pmod_inti/count_sclk[0]
    SLICE_X63Y95         LUT4 (Prop_lut4_I2_O)        0.049    -0.449 r  als_pmod_inti/count_sclk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    als_pmod_inti/count_sclk[3]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  als_pmod_inti/count_sclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X63Y95         FDRE                                         r  als_pmod_inti/count_sclk_reg[3]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.107    -0.692    als_pmod_inti/count_sclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 als_pmod_inti/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.807%)  route 0.165ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X64Y94         FDRE                                         r  als_pmod_inti/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  als_pmod_inti/data_reg[4]/Q
                         net (fo=2, routed)           0.165    -0.485    als_pmod_inti/p_1_in[5]
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X63Y94         FDRE                                         r  als_pmod_inti/value_reg[4]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.070    -0.729    als_pmod_inti/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seven_segi/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.324%)  route 0.169ns (47.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.591    -0.817    seven_segi/CLK
    SLICE_X61Y91         FDRE                                         r  seven_segi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  seven_segi/count_reg[0]/Q
                         net (fo=9, routed)           0.169    -0.506    seven_segi/count[0]
    SLICE_X61Y90         LUT6 (Prop_lut6_I2_O)        0.045    -0.461 r  seven_segi/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    seven_segi/count_0[5]
    SLICE_X61Y90         FDRE                                         r  seven_segi/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.860    -1.243    seven_segi/CLK
    SLICE_X61Y90         FDRE                                         r  seven_segi/count_reg[5]/C
                         clock pessimism              0.442    -0.801    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.091    -0.710    seven_segi/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 als_pmod_inti/count_sclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            als_pmod_inti/count_sclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10MHz_clk_mmcm_wiz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz_clk_mmcm_wiz rise@0.000ns - clk_10MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.468%)  route 0.175ns (48.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593    -0.815    als_pmod_inti/clk_10MHz
    SLICE_X63Y96         FDRE                                         r  als_pmod_inti/count_sclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  als_pmod_inti/count_sclk_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.498    als_pmod_inti/count_sclk[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.453 r  als_pmod_inti/count_sclk[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    als_pmod_inti/count_sclk[2]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  als_pmod_inti/count_sclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    clock_geni/clk_mmcm_wizi/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clock_geni/clk_mmcm_wizi/inst/clk_10MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clock_geni/clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=73, routed)          0.863    -1.240    als_pmod_inti/clk_10MHz
    SLICE_X63Y95         FDRE                                         r  als_pmod_inti/count_sclk_reg[2]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.092    -0.707    als_pmod_inti/count_sclk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz_clk_mmcm_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clock_geni/clk_mmcm_wizi/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y89     als_pmod_inti/count_1sec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y91     als_pmod_inti/count_1sec_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y91     als_pmod_inti/count_1sec_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y92     als_pmod_inti/count_1sec_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y89     als_pmod_inti/count_1sec_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y89     als_pmod_inti/count_1sec_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y95     als_pmod_inti/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y89     als_pmod_inti/count_1sec_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y89     als_pmod_inti/count_1sec_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm_wiz
  To Clock:  clkfbout_clk_mmcm_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clock_geni/clk_mmcm_wizi/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clock_geni/clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT



