--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml top_ml605_extphy.twx top_ml605_extphy.ncd -o
top_ml605_extphy.twr top_ml605_extphy.pcf

Design file:              top_ml605_extphy.ncd
Physical constraint file: top_ml605_extphy.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3024 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.345ns.
--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_3 (SLICE_X60Y127.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.124ns (1.341 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D1     net (fanout=2)        0.682   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X51Y112.C5     net (fanout=1)        0.263   N289
    SLICE_X51Y112.C      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X60Y102.B1     net (fanout=8)        1.671   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X60Y102.B      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT82
    SLICE_X60Y102.A4     net (fanout=1)        0.452   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
    SLICE_X60Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT83
    SLICE_X60Y127.D1     net (fanout=1)        1.558   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT82
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT84
                                                       InstVGA/next_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (1.307ns logic, 5.879ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_7 (FF)
  Destination:          InstVGA/next_pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (1.341 - 1.466)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_7 to InstVGA/next_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y112.DQ     Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_7
    SLICE_X51Y112.B1     net (fanout=3)        0.690   InstVGA/pix_read_addr<7>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D1     net (fanout=2)        0.682   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X51Y112.C5     net (fanout=1)        0.263   N289
    SLICE_X51Y112.C      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X60Y102.B1     net (fanout=8)        1.671   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X60Y102.B      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT82
    SLICE_X60Y102.A4     net (fanout=1)        0.452   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
    SLICE_X60Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT83
    SLICE_X60Y127.D1     net (fanout=1)        1.558   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT82
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT84
                                                       InstVGA/next_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (1.307ns logic, 5.749ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.985ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (1.341 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C1     net (fanout=2)        0.818   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o3_SW0
    SLICE_X51Y115.B6     net (fanout=1)        0.295   N291
    SLICE_X51Y115.B      Tilo                  0.124   InstVGA/next_pixel<6>
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o3
    SLICE_X60Y102.A1     net (fanout=9)        1.878   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o
    SLICE_X60Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT81
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT83
    SLICE_X60Y127.D1     net (fanout=1)        1.558   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT82
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT84
                                                       InstVGA/next_pixel_3
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.183ns logic, 5.802ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_7 (SLICE_X54Y127.A6), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (1.336 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D1     net (fanout=2)        0.682   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X51Y112.C5     net (fanout=1)        0.263   N289
    SLICE_X51Y112.C      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X59Y102.B1     net (fanout=8)        1.537   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X59Y102.B      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT161
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT162
    SLICE_X59Y102.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT161
    SLICE_X59Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT161
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT163
    SLICE_X54Y127.A6     net (fanout=1)        1.200   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT162
    SLICE_X54Y127.CLK    Tas                   0.047   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT164
                                                       InstVGA/next_pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (1.309ns logic, 5.368ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (1.336 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C1     net (fanout=2)        0.818   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o3_SW0
    SLICE_X51Y115.B6     net (fanout=1)        0.295   N291
    SLICE_X51Y115.B      Tilo                  0.124   InstVGA/next_pixel<6>
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o3
    SLICE_X59Y102.A1     net (fanout=9)        1.856   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_5_o
    SLICE_X59Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT161
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT163
    SLICE_X54Y127.A6     net (fanout=1)        1.200   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT162
    SLICE_X54Y127.CLK    Tas                   0.047   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT164
                                                       InstVGA/next_pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.185ns logic, 5.422ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.591ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (1.336 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C1     net (fanout=2)        0.818   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.CMUX   Tilo                  0.357   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y113.B5     net (fanout=1)        0.268   N293
    SLICE_X51Y113.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X59Y102.A2     net (fanout=9)        1.634   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X59Y102.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT161
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT163
    SLICE_X54Y127.A6     net (fanout=1)        1.200   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT162
    SLICE_X54Y127.CLK    Tas                   0.047   InstVGA/next_pixel<7>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT164
                                                       InstVGA/next_pixel_7
    -------------------------------------------------  ---------------------------
    Total                                      6.591ns (1.418ns logic, 5.173ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/next_pixel_2 (SLICE_X60Y127.C5), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (1.341 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C1     net (fanout=2)        0.818   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.CMUX   Tilo                  0.357   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y113.B5     net (fanout=1)        0.268   N293
    SLICE_X51Y113.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X61Y100.A2     net (fanout=9)        1.630   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X61Y100.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT61
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT63
    SLICE_X60Y127.C5     net (fanout=1)        1.227   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT62
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT64
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      6.612ns (1.416ns logic, 5.196ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_7 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.482ns (Levels of Logic = 6)
  Clock Path Skew:      -0.125ns (1.341 - 1.466)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_7 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y112.DQ     Tcko                  0.518   InstVGA/pix_read_addr<7>
                                                       InstVGA/pix_read_addr_7
    SLICE_X51Y112.B1     net (fanout=3)        0.690   InstVGA/pix_read_addr<7>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.C1     net (fanout=2)        0.818   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y113.CMUX   Tilo                  0.357   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3_SW0
    SLICE_X51Y113.B5     net (fanout=1)        0.268   N293
    SLICE_X51Y113.B      Tilo                  0.124   InstVGA/Mcount_pix_read_addr_val2
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o3
    SLICE_X61Y100.A2     net (fanout=9)        1.630   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_6_o
    SLICE_X61Y100.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT61
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT63
    SLICE_X60Y127.C5     net (fanout=1)        1.227   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT62
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT64
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      6.482ns (1.416ns logic, 5.066ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstVGA/pix_read_addr_8 (FF)
  Destination:          InstVGA/next_pixel_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 7)
  Clock Path Skew:      -0.124ns (1.341 - 1.465)
  Source Clock:         clk100_BUFGP rising at 0.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstVGA/pix_read_addr_8 to InstVGA/next_pixel_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.AQ     Tcko                  0.518   InstVGA/pix_read_addr<11>
                                                       InstVGA/pix_read_addr_8
    SLICE_X51Y112.B2     net (fanout=3)        0.820   InstVGA/pix_read_addr<8>
    SLICE_X51Y112.B      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11_SW0
    SLICE_X51Y112.A4     net (fanout=1)        0.433   N263
    SLICE_X51Y112.A      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D1     net (fanout=2)        0.682   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o11
    SLICE_X51Y112.D      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3_SW0
    SLICE_X51Y112.C5     net (fanout=1)        0.263   N289
    SLICE_X51Y112.C      Tilo                  0.124   N289
                                                       InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o3
    SLICE_X61Y100.B6     net (fanout=8)        1.309   InstVGA/pix_read_addr[18]_GND_568_o_LessThan_7_o
    SLICE_X61Y100.B      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT61
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT62
    SLICE_X61Y100.A4     net (fanout=1)        0.433   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT61
    SLICE_X61Y100.A      Tilo                  0.124   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT61
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT63
    SLICE_X60Y127.C5     net (fanout=1)        1.227   InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT62
    SLICE_X60Y127.CLK    Tas                   0.045   InstVGA/next_pixel<3>
                                                       InstVGA/Mmux_data_outtemp4[7]_data_outtemp1[7]_mux_9_OUT64
                                                       InstVGA/next_pixel_2
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (1.307ns logic, 5.167ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk50 (SLICE_X53Y91.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk50 (FF)
  Destination:          clk50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk50 to clk50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.DQ      Tcko                  0.141   clk50
                                                       clk50
    SLICE_X53Y91.D3      net (fanout=2)        0.170   clk50
    SLICE_X53Y91.CLK     Tah         (-Th)     0.047   clk50
                                                       clk50_INV_1_o1_INV_0
                                                       clk50
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.094ns logic, 0.170ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/TOP_line (SLICE_X7Y124.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/TOP_line (FF)
  Destination:          InstVGA/TOP_line (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/TOP_line to InstVGA/TOP_line
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y124.AQ      Tcko                  0.141   InstVGA/VGA_hs
                                                       InstVGA/TOP_line
    SLICE_X7Y124.A3      net (fanout=6)        0.170   InstVGA/TOP_line
    SLICE_X7Y124.CLK     Tah         (-Th)     0.046   InstVGA/VGA_hs
                                                       InstVGA/GND_568_o_TOP_line_Select_44_o1
                                                       InstVGA/TOP_line
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.095ns logic, 0.170ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point InstVGA/VGA_vs (SLICE_X9Y126.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               InstVGA/VGA_vs (FF)
  Destination:          InstVGA/VGA_vs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_BUFGP rising at 10.000ns
  Destination Clock:    clk100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: InstVGA/VGA_vs to InstVGA/VGA_vs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y126.DQ      Tcko                  0.141   InstVGA/VGA_vs
                                                       InstVGA/VGA_vs
    SLICE_X9Y126.D3      net (fanout=2)        0.172   InstVGA/VGA_vs
    SLICE_X9Y126.CLK     Tah         (-Th)     0.047   InstVGA/VGA_vs
                                                       InstVGA/GND_568_o_GND_568_o_Select_31_o1
                                                       InstVGA/VGA_vs
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.094ns logic, 0.172ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: InstColorgen/Mram_n0002/CLKARDCLK
  Logical resource: InstColorgen/Mram_n0002/CLKARDCLK
  Location pin: RAMB18_X1Y58.RDCLK
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk100_BUFGP/BUFG/I0
  Logical resource: clk100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk100_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: InstVGA/v_counter<3>/CLK
  Logical resource: InstVGA/v_counter_0/CK
  Location pin: SLICE_X6Y125.CLK
  Clock network: clk100_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.345|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3024 paths, 0 nets, and 381 connections

Design statistics:
   Minimum period:   7.345ns{1}   (Maximum frequency: 136.147MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 19 18:08:50 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 799 MB



