// Seed: 856388888
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  ;
endmodule
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire module_1,
    input wor id_7,
    output wand id_8,
    inout uwire id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd96
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[-1] = -1;
  wire [-1 : id_3] id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
