From cd895c263f44cc929bb86dc104ae39076b6ea1b4 Mon Sep 17 00:00:00 2001
From: Hao Bui <hao.bui.yg@renesas.com>
Date: Mon, 3 Aug 2020 15:25:00 +0700
Subject: [PATCH 460/504] ARM: dts: iwg22d-sodimm: Add phy0 pin control

Signed-off-by: Hao Bui <hao.bui.yg@renesas.com>
---
 arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
index 3a4faaf..8188f9e 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
+++ b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
@@ -288,6 +288,11 @@
 		function = "pwm1";
 	};
 
+	phy0_pins: phy0 {
+		groups = "intc_irq8";
+		function = "intc";
+	};
+
 	scif2_pins: serial1 {
 		groups = "scif2_data";
 		function = "scif2";
-- 
2.7.4

