1461540320.08848s 1 http://cdn.media.ccc.de/events/eh2016/h264-sd/eh16-40-deu-Verilog_Synthesis_and_more_with_Yosys_sd.mp4
