;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #30, 180
	ADD #270, <0
	DJN -81, @-20
	DJN -81, @-20
	SUB @721, <103
	CMP #-302, <0
	ADD 130, 9
	ADD 270, 60
	ADD 130, 9
	SUB -207, <-120
	CMP 20, @12
	SUB -207, <-120
	JMP <121, 103
	SUB @-127, 100
	ADD -21, <-20
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	SPL 0, <-2
	SPL 0, <-2
	SUB <-121, 108
	JMN 0, #72
	JMN 0, #72
	SPL 0, <-2
	SUB #-302, <0
	SUB #-302, <0
	JMN 0, <2
	JMN 0, <2
	SUB 52, -950
	MOV -1, <-20
	ADD -100, 0
	SPL <127, 106
	ADD -7, <-20
	ADD -7, <-20
	SUB @121, 103
	SUB @121, 106
	SLT <10, 9
	CMP 12, @10
	SUB 0, -102
	CMP -207, <-120
	CMP 12, @10
	SPL 0, <-2
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <-2
