# 8-bit-ALU-RTL-to-GDSII-ASIC-implementation.
ASIC Design @ 2025 @24MVD0166 @vit
# ðŸ§  Flow Summary (RTL to GDSII)
This project implements an 8-bit Arithmetic Logic Unit (ALU) using the ASIC RTL to GDSII flow, covering all stages: RTL design, simulation, synthesis, formal verification, STA, physical design, and GDSII generation.
