INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[16]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.144ns (31.760%)  route 2.458ns (68.240%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1054, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y95         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y95         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=57, routed)          0.339     1.101    lsq1/handshake_lsq_lsq1_core/ldq_head_q
    SLICE_X18Y94         LUT3 (Prop_lut3_I1_O)        0.043     1.144 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_2/O
                         net (fo=33, routed)          0.217     1.361    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X18Y93         LUT6 (Prop_lut6_I5_O)        0.043     1.404 f  lsq1/handshake_lsq_lsq1_core/expX_c1[2]_i_3/O
                         net (fo=6, routed)           0.327     1.732    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X19Y94         LUT4 (Prop_lut4_I1_O)        0.043     1.775 r  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_6/O
                         net (fo=1, routed)           0.265     2.039    lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_6_n_0
    SLICE_X20Y93         LUT6 (Prop_lut6_I0_O)        0.043     2.082 r  lsq1/handshake_lsq_lsq1_core/newY_c1[22]_i_3/O
                         net (fo=70, routed)          0.244     2.326    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X20Y94         LUT6 (Prop_lut6_I1_O)        0.043     2.369 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.358     2.727    addf0/operator/DI[0]
    SLICE_X20Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.003 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.003    addf0/operator/ltOp_carry_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.053 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.053    addf0/operator/ltOp_carry__0_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.103 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.103    addf0/operator/ltOp_carry__1_n_0
    SLICE_X20Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.153 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.153    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.275 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.316     3.591    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X18Y100        LUT5 (Prop_lut5_I1_O)        0.127     3.718 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[16]_srl4_i_1/O
                         net (fo=1, routed)           0.392     4.110    addf0/operator/fracAdder/X_c5_reg[16]_0
    SLICE_X18Y100        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[16]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1054, unset)         0.483     4.183    addf0/operator/fracAdder/clk
    SLICE_X18Y100        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[16]_srl4_srlopt/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X18Y100        FDRE (Setup_fdre_C_D)        0.007     4.154    addf0/operator/fracAdder/X_c4_reg[16]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          4.154    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  0.044    




