pr_debug	,	F_5
pvr2_request_dma	,	F_6
PVR2_DMA_ADDR	,	V_17
setup_irq	,	F_12
DMA_MODE_MASK	,	V_20
free_irq	,	F_17
printk	,	F_3
get_dma_residue	,	F_2
PVR2_DMA_LMMODE0	,	V_13
pvr2_get_dma_residue	,	F_9
mode	,	V_19
pvr2_dma_interrupt	,	F_1
xfer_complete	,	V_7
"DMA: SH DMAC did not complete transfer "	,	L_1
PVR2_DMA_MODE	,	V_11
dar	,	V_15
PVR2_CASCADE_CHAN	,	V_3
EBUSY	,	V_12
__raw_writel	,	F_8
pvr2_dma_info	,	V_22
dma_channel	,	V_9
request_dma	,	F_13
PVR2_DMA_COUNT	,	V_18
__raw_readl	,	F_7
pvr2_dma_irq	,	V_21
KERN_WARNING	,	V_4
"on channel %d, waiting..\n"	,	L_2
sar	,	V_14
irqreturn_t	,	T_1
register_dmac	,	F_14
count	,	V_5
pvr2_dma_init	,	F_11
irq	,	V_1
pvr2_dma_exit	,	F_15
dev_id	,	V_2
IRQ_HANDLED	,	V_8
dma_wait_for_completion	,	F_4
EINVAL	,	V_16
"pvr2 cascade"	,	L_4
pvr2_xfer_dma	,	F_10
free_dma	,	F_16
__init	,	T_2
__exit	,	T_3
unregister_dmac	,	F_18
HW_EVENT_PVR2_DMA	,	V_6
"Got a pvr2 dma interrupt for channel %d\n"	,	L_3
chan	,	V_10
