[03/14 07:33:58     0s] 
[03/14 07:33:58     0s] Cadence Innovus(TM) Implementation System.
[03/14 07:33:58     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/14 07:33:58     0s] 
[03/14 07:33:58     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/14 07:33:58     0s] Options:	-common_ui 
[03/14 07:33:58     0s] Date:		Mon Mar 14 07:33:58 2022
[03/14 07:33:58     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/14 07:33:58     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/14 07:33:58     0s] 
[03/14 07:33:58     0s] License:
[03/14 07:33:58     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/14 07:33:58     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/14 07:34:11    12s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/14 07:34:11    12s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/14 07:34:11    12s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/14 07:34:11    12s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/14 07:34:11    12s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/14 07:34:11    12s] @(#)CDS: CPE v15.20-p002
[03/14 07:34:11    12s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/14 07:34:11    12s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/14 07:34:11    12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/14 07:34:11    12s] @(#)CDS: RCDB 11.6
[03/14 07:34:11    12s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/14 07:34:11    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_38777_pgmicro01_arthur.ferreira_BbQpEH.

[03/14 07:34:11    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_38777_pgmicro01_arthur.ferreira_BbQpEH.
[03/14 07:34:11    12s] 
[03/14 07:34:13    13s] 
[03/14 07:34:13    13s] **INFO:  MMMC transition support version v31-84 
[03/14 07:34:13    13s] 
[03/14 07:34:13    14s] Loading fill procedures ...
[03/14 07:34:15    15s] [DEV]innovus 1> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/14 07:34:28    18s] 
[03/14 07:34:28    18s] Threads Configured:8
[03/14 07:34:29    24s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[03/14 07:34:29    24s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/14 07:34:29    24s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[03/14 07:34:29    24s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[03/14 07:34:29    24s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[03/14 07:34:29    24s] Library reading multithread flow ended.
[03/14 07:34:29    24s] 
[03/14 07:34:29    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/14 07:34:29    24s] 
[03/14 07:34:29    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/14 07:34:29    24s] Set DBUPerIGU to M2 pitch 630.
[03/14 07:34:29    24s] 
[03/14 07:34:29    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-200' for more detail.
[03/14 07:34:30    25s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/14 07:34:30    25s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/14 07:34:30    25s] Type 'man IMPLF-201' for more detail.
[03/14 07:34:30    25s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/14 07:34:30    25s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:34:30    25s] 
[03/14 07:34:30    25s] viaInitial starts at Mon Mar 14 07:34:30 2022
[03/14 07:34:30    25s] viaInitial ends at Mon Mar 14 07:34:30 2022
[03/14 07:34:30    25s] *** Begin netlist parsing (mem=618.3M) ***
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/14 07:34:30    25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/14 07:34:30    25s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/14 07:34:30    25s] Created 1225 new cells from 2 timing libraries.
[03/14 07:34:30    25s] Reading netlist ...
[03/14 07:34:30    25s] Backslashed names will retain backslash and a trailing blank character.
[03/14 07:34:30    25s] Reading verilog netlist 'innovus/busca_padrao.v'
[03/14 07:34:30    25s] 
[03/14 07:34:30    25s] *** Memory Usage v#1 (Current mem = 618.270M, initial mem = 173.848M) ***
[03/14 07:34:30    25s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=618.3M) ***
[03/14 07:34:30    25s] Top level cell is cpu_z80.
[03/14 07:34:31    26s] ** Removed 1 unused lib cells.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/14 07:34:31    26s] Type 'man IMPTS-282' for more detail.
[03/14 07:34:31    26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/14 07:34:31    26s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:34:31    26s] Hooked 1224 DB cells to tlib cells.
[03/14 07:34:31    26s] Starting recursive module instantiation check.
[03/14 07:34:31    26s] No recursion found.
[03/14 07:34:31    26s] Building hierarchical netlist for Cell cpu_z80 ...
[03/14 07:34:31    26s] *** Netlist is unique.
[03/14 07:34:31    26s] ** info: there are 1277 modules.
[03/14 07:34:31    26s] ** info: there are 2672 stdCell insts.
[03/14 07:34:31    26s] 
[03/14 07:34:31    26s] *** Memory Usage v#1 (Current mem = 634.020M, initial mem = 173.848M) ***
[03/14 07:34:31    26s] Set Default Net Delay as 1000 ps.
[03/14 07:34:31    26s] Set Default Net Load as 0.5 pF. 
[03/14 07:34:31    26s] Set Default Input Pin Transition as 0.1 ps.
[03/14 07:34:31    26s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/14 07:34:31    26s] Type 'man IMPFP-3961' for more detail.
[03/14 07:34:31    27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/14 07:34:31    27s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/14 07:34:31    27s] Cap table was created using Encounter 07.10-s219_1.
[03/14 07:34:31    27s] Process name: xc018m6_typ.
[03/14 07:34:31    27s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/14 07:34:31    27s] Type 'man IMPEXT-2773' for more detail.
[03/14 07:34:31    27s] Importing multi-corner RC tables ... 
[03/14 07:34:31    27s] Summary of Active RC-Corners : 
[03/14 07:34:31    27s]  
[03/14 07:34:31    27s]  Analysis View: default_emulate_view
[03/14 07:34:31    27s]     RC-Corner Name        : default_emulate_rc_corner
[03/14 07:34:31    27s]     RC-Corner Index       : 0
[03/14 07:34:31    27s]     RC-Corner Temperature : 25 Celsius
[03/14 07:34:31    27s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/14 07:34:31    27s]     RC-Corner PreRoute Res Factor         : 1
[03/14 07:34:31    27s]     RC-Corner PreRoute Cap Factor         : 1
[03/14 07:34:31    27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/14 07:34:31    27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/14 07:34:31    27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/14 07:34:31    27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/14 07:34:31    27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/14 07:34:31    27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/14 07:34:31    27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/14 07:34:31    27s] *Info: initialize multi-corner CTS.
[03/14 07:34:32    27s] Reading timing constraints file 'innovus//busca_padrao.default_emulate_constraint_mode.sdc' ...
[03/14 07:34:32    27s] Current (total cpu=0:00:26.5, real=0:00:34.0, peak res=314.1M, current mem=734.7M)
[03/14 07:34:32    27s] cpu_z80
[03/14 07:34:32    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//busca_padrao.default_emulate_constraint_mode.sdc, Line 1583).
[03/14 07:34:32    27s] 
[03/14 07:34:32    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//busca_padrao.default_emulate_constraint_mode.sdc, Line 1584).
[03/14 07:34:32    27s] 
[03/14 07:34:32    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//busca_padrao.default_emulate_constraint_mode.sdc, Line 1593).
[03/14 07:34:32    27s] 
[03/14 07:34:32    27s] Number of path exceptions in the constraint file = 1
[03/14 07:34:32    27s] Number of paths exceptions after getting compressed = 1
[03/14 07:34:32    27s] INFO (CTE): Reading of timing constraints file innovus//busca_padrao.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[03/14 07:34:32    27s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=331.2M, current mem=749.5M)
[03/14 07:34:32    27s] Current (total cpu=0:00:26.8, real=0:00:34.0, peak res=331.2M, current mem=749.5M)
[03/14 07:34:32    27s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/14 07:34:32    27s] Summary for sequential cells idenfication: 
[03/14 07:34:32    27s] Identified SBFF number: 128
[03/14 07:34:32    27s] Identified MBFF number: 0
[03/14 07:34:32    27s] Not identified SBFF number: 0
[03/14 07:34:32    27s] Not identified MBFF number: 0
[03/14 07:34:32    27s] Number of sequential cells which are not FFs: 106
[03/14 07:34:32    27s] 
[03/14 07:34:32    27s] Total number of combinational cells: 511
[03/14 07:34:32    27s] Total number of sequential cells: 234
[03/14 07:34:32    27s] Total number of tristate cells: 64
[03/14 07:34:32    27s] Total number of level shifter cells: 0
[03/14 07:34:32    27s] Total number of power gating cells: 0
[03/14 07:34:32    27s] Total number of isolation cells: 0
[03/14 07:34:32    27s] Total number of power switch cells: 0
[03/14 07:34:32    27s] Total number of pulse generator cells: 0
[03/14 07:34:32    27s] Total number of always on buffers: 0
[03/14 07:34:32    27s] Total number of retention cells: 0
[03/14 07:34:32    27s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/14 07:34:32    27s] Total number of usable buffers: 10
[03/14 07:34:32    27s] List of unusable buffers:
[03/14 07:34:32    27s] Total number of unusable buffers: 0
[03/14 07:34:32    27s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/14 07:34:32    27s] Total number of usable inverters: 13
[03/14 07:34:32    27s] List of unusable inverters:
[03/14 07:34:32    27s] Total number of unusable inverters: 0
[03/14 07:34:32    27s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/14 07:34:32    27s] Total number of identified usable delay cells: 14
[03/14 07:34:32    27s] List of identified unusable delay cells:
[03/14 07:34:32    27s] Total number of identified unusable delay cells: 0
[03/14 07:34:32    27s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[03/14 07:34:32    27s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[03/14 07:34:32    27s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[03/14 07:34:32    27s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[03/14 07:34:32    27s] Adjusting core size to PlacementGrid : width :263.34 height : 253.76
[03/14 07:34:32    27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/14 07:34:32    27s] [DEV]innovus 2> source physical/2_power_plan.tcl

[03/14 07:34:57    33s] **WARN: (IMPPP-136):	The currently specified left spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[03/14 07:34:57    33s] **WARN: (IMPPP-136):	The currently specified right spacing 0.2500  is less than the required spacing 0.2800 for widths specified as 0.5000 and 0.5000.
[03/14 07:34:57    33s] The power planner created 8 wires.
[03/14 07:34:57    33s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 938.1M) ***
[03/14 07:34:57    33s] *** Begin SPECIAL ROUTE on Mon Mar 14 07:34:57 2022 ***
[03/14 07:34:57    33s] SPECIAL ROUTE ran on directory: /home/inf01185/arthur.ferreira/work/cci2_2022_1/synthesis
[03/14 07:34:57    33s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[03/14 07:34:57    33s] 
[03/14 07:34:57    33s] Begin option processing ...
[03/14 07:34:57    33s] srouteConnectPowerBump set to false
[03/14 07:34:57    33s] routeSelectNet set to "gnd vdd"
[03/14 07:34:57    33s] routeSpecial set to true
[03/14 07:34:57    33s] srouteBlockPin set to "useLef"
[03/14 07:34:57    33s] srouteBottomLayerLimit set to 1
[03/14 07:34:57    33s] srouteBottomTargetLayerLimit set to 1
[03/14 07:34:57    33s] srouteConnectConverterPin set to false
[03/14 07:34:57    33s] srouteCrossoverViaBottomLayer set to 1
[03/14 07:34:57    33s] srouteCrossoverViaTopLayer set to 6
[03/14 07:34:57    33s] srouteFollowCorePinEnd set to 3
[03/14 07:34:57    33s] srouteJogControl set to "preferWithChanges differentLayer"
[03/14 07:34:57    33s] sroutePadPinAllPorts set to true
[03/14 07:34:57    33s] sroutePreserveExistingRoutes set to true
[03/14 07:34:57    33s] srouteRoutePowerBarPortOnBothDir set to true
[03/14 07:34:57    33s] srouteStopBlockPin set to "nearestTarget"
[03/14 07:34:57    33s] srouteTopLayerLimit set to 6
[03/14 07:34:57    33s] srouteTopTargetLayerLimit set to 6
[03/14 07:34:57    33s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1557.00 megs.
[03/14 07:34:57    33s] 
[03/14 07:34:57    33s] Reading DB technology information...
[03/14 07:34:57    33s] Finished reading DB technology information.
[03/14 07:34:57    33s] Reading floorplan and netlist information...
[03/14 07:34:57    33s] Finished reading floorplan and netlist information.
[03/14 07:34:58    34s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/14 07:34:58    34s] Read in 825 macros, 142 used
[03/14 07:34:58    34s] Read in 134 components
[03/14 07:34:58    34s]   134 core components: 134 unplaced, 0 placed, 0 fixed
[03/14 07:34:58    34s] Read in 42 logical pins
[03/14 07:34:58    34s] Read in 42 nets
[03/14 07:34:58    34s] Read in 7 special nets, 2 routed
[03/14 07:34:58    34s] 2 nets selected.
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] Begin power routing ...
[03/14 07:34:58    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[03/14 07:34:58    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/14 07:34:58    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/14 07:34:58    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 07:34:58    34s] Type 'man IMPSR-1256' for more detail.
[03/14 07:34:58    34s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 07:34:58    34s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[03/14 07:34:58    34s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[03/14 07:34:58    34s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/14 07:34:58    34s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/14 07:34:58    34s] Type 'man IMPSR-1256' for more detail.
[03/14 07:34:58    34s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/14 07:34:58    34s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/14 07:34:58    34s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/14 07:34:58    34s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[03/14 07:34:58    34s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/14 07:34:58    34s] CPU time for FollowPin 0 seconds
[03/14 07:34:58    34s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/14 07:34:58    34s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/14 07:34:58    34s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[03/14 07:34:58    34s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/14 07:34:58    34s] CPU time for FollowPin 0 seconds
[03/14 07:34:58    34s]   Number of IO ports routed: 0
[03/14 07:34:58    34s]   Number of Block ports routed: 0
[03/14 07:34:58    34s]   Number of Stripe ports routed: 0
[03/14 07:34:58    34s]   Number of Core ports routed: 106
[03/14 07:34:58    34s]   Number of Pad ports routed: 0
[03/14 07:34:58    34s]   Number of Power Bump ports routed: 0
[03/14 07:34:58    34s]   Number of Followpin connections: 53
[03/14 07:34:58    34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1569.00 megs.
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s]  Begin updating DB with routing results ...
[03/14 07:34:58    34s]  Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
[03/14 07:34:58    34s] Pin and blockage extraction finished
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] sroute post-processing starts at Mon Mar 14 07:34:58 2022
[03/14 07:34:58    34s] The viaGen is rebuilding shadow vias for net gnd.
[03/14 07:34:58    34s] sroute post-processing ends at Mon Mar 14 07:34:58 2022
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] sroute post-processing starts at Mon Mar 14 07:34:58 2022
[03/14 07:34:58    34s] The viaGen is rebuilding shadow vias for net vdd.
[03/14 07:34:58    34s] sroute post-processing ends at Mon Mar 14 07:34:58 2022
[03/14 07:34:58    34s] sroute: Total CPU time used = 0:0:0
[03/14 07:34:58    34s] sroute: Total Real time used = 0:0:1
[03/14 07:34:58    34s] sroute: Total Memory used = 45.44 megs
[03/14 07:34:58    34s] sroute: Total Peak Memory used = 983.52 megs
[03/14 07:34:58    34s] #spOpts: VtWidth no_cmu 
[03/14 07:34:58    34s] Core basic site is core
[03/14 07:34:58    34s] Estimated cell power/ground rail width = 0.915 um
[03/14 07:34:58    34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:34:58    34s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/14 07:34:58    34s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/14 07:34:58    34s] For 728 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[03/14 07:34:58    34s] Inserted 728 well-taps <FEED1> cells (prefix WELLTAP).
[03/14 07:34:58    34s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[03/14 07:34:58    34s] 
[03/14 07:34:58    34s] Starting stripe generation ...
[03/14 07:34:58    34s] Non-Default setAddStripeOption Settings :
[03/14 07:34:58    34s]   NONE
[03/14 07:34:58    34s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[03/14 07:34:58    34s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[03/14 07:34:58    34s] Stripe generation is complete; vias are now being generated.
[03/14 07:34:58    34s] The power planner created 21 wires.
[03/14 07:34:58    34s] *** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 983.5M) ***
[03/14 07:34:58    34s] [DEV]innovus 3> source physical/3_pin_clock.tcl
[03/14 07:35:36    41s] *scInfo: scPctBadScanCell = 93.33%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/14 07:35:36    41s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/14 07:35:36    41s] *** Starting place_design default flow ***
[03/14 07:35:36    41s] **INFO: Enable pre-place timing setting for timing analysis
[03/14 07:35:36    41s] Set Using Default Delay Limit as 101.
[03/14 07:35:36    41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/14 07:35:36    41s] Set Default Net Delay as 0 ps.
[03/14 07:35:36    41s] Set Default Net Load as 0 pF. 
[03/14 07:35:36    41s] **INFO: Analyzing IO path groups for slack adjustment
[03/14 07:35:36    41s] Multithreaded Timing Analysis is initialized with 8 threads
[03/14 07:35:36    41s] 
[03/14 07:35:36    41s] Effort level <high> specified for reg2reg_tmp.38777 path_group
[03/14 07:35:36    41s] #################################################################################
[03/14 07:35:36    41s] # Design Stage: PreRoute
[03/14 07:35:36    41s] # Design Name: cpu_z80
[03/14 07:35:36    41s] # Design Mode: 90nm
[03/14 07:35:36    41s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:35:36    41s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:35:36    41s] # Signoff Settings: SI Off 
[03/14 07:35:36    41s] #################################################################################
[03/14 07:35:36    42s] Calculate delays in Single mode...
[03/14 07:35:36    42s] Topological Sorting (CPU = 0:00:00.0, MEM = 1093.9M, InitMEM = 1093.9M)
[03/14 07:35:36    42s] siFlow : Timing analysis mode is single, using late cdB files
[03/14 07:35:38    44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:35:38    44s] End delay calculation. (MEM=1696.67 CPU=0:00:00.9 REAL=0:00:01.0)
[03/14 07:35:38    44s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1696.7M) ***
[03/14 07:35:38    44s] *** Start delete_buffer_trees ***
[03/14 07:35:38    44s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:35:38    44s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:35:38    44s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:35:38    44s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:35:38    44s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:35:38    44s] Info: Detect buffers to remove automatically.
[03/14 07:35:38    44s] Analyzing netlist ...
[03/14 07:35:38    44s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/14 07:35:38    44s] Updating netlist
[03/14 07:35:38    44s] 
[03/14 07:35:38    44s] *summary: 39 instances (buffers/inverters) removed
[03/14 07:35:38    44s] *** Finish delete_buffer_trees (0:00:00.2) ***
[03/14 07:35:38    44s] **INFO: Disable pre-place timing setting for timing analysis
[03/14 07:35:38    44s] Set Using Default Delay Limit as 1000.
[03/14 07:35:38    44s] Set Default Net Delay as 1000 ps.
[03/14 07:35:38    44s] Set Default Net Load as 0.5 pF. 
[03/14 07:35:38    44s] Deleted 0 physical inst  (cell - / prefix -).
[03/14 07:35:38    44s] Did not delete 728 physical insts as they were marked preplaced.
[03/14 07:35:38    44s] *** Starting "NanoPlace(TM) placement v#2 (mem=1688.6M)" ...
[03/14 07:35:38    44s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/14 07:35:38    44s] Type 'man IMPTS-403' for more detail.
[03/14 07:35:44    50s] *** Build Buffered Sizing Timing Model
[03/14 07:35:44    50s] (cpu=0:00:05.5 mem=1688.8M) ***
[03/14 07:35:45    51s] *** Build Virtual Sizing Timing Model
[03/14 07:35:45    51s] (cpu=0:00:06.6 mem=1688.9M) ***
[03/14 07:35:45    51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/14 07:35:45    51s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/14 07:35:45    51s] Define the scan chains before using this option.
[03/14 07:35:45    51s] Type 'man IMPSP-9042' for more detail.
[03/14 07:35:45    51s] #std cell=3365 (728 fixed + 2637 movable) #block=0 (0 floating + 0 preplaced)
[03/14 07:35:45    51s] #ioInst=0 #net=2689 #term=9832 #term/net=3.66, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=42
[03/14 07:35:45    51s] stdCell: 3365 single + 0 double + 0 multi
[03/14 07:35:45    51s] Total standard cell length = 11.3261 (mm), area = 0.0553 (mm^2)
[03/14 07:35:45    51s] Core basic site is core
[03/14 07:35:45    51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:35:45    51s] Apply auto density screen in pre-place stage.
[03/14 07:35:45    51s] Auto density screen increases utilization from 0.838 to 0.842
[03/14 07:35:45    51s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.9M
[03/14 07:35:45    51s] Average module density = 0.842.
[03/14 07:35:45    51s] Density for the design = 0.842.
[03/14 07:35:45    51s]        = stdcell_area 17250 sites (53033 um^2) / alloc_area 20494 sites (63008 um^2).
[03/14 07:35:45    51s] Pin Density = 0.4523.
[03/14 07:35:45    51s]             = total # of pins 9832 / total area 21736.
[03/14 07:35:45    51s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/14 07:35:45    51s] === lastAutoLevel = 7 
[03/14 07:35:46    52s] Clock gating cells determined by native netlist tracing.
[03/14 07:35:46    52s] Effort level <high> specified for reg2reg path_group
[03/14 07:35:46    52s] Effort level <high> specified for reg2cgate path_group
[03/14 07:35:47    53s] Iteration  1: Total net bbox = 7.862e-11 (8.96e-12 6.97e-11)
[03/14 07:35:47    53s]               Est.  stn bbox = 8.637e-11 (9.88e-12 7.65e-11)
[03/14 07:35:47    53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1752.9M
[03/14 07:35:47    53s] Iteration  2: Total net bbox = 7.862e-11 (8.96e-12 6.97e-11)
[03/14 07:35:47    53s]               Est.  stn bbox = 8.637e-11 (9.88e-12 7.65e-11)
[03/14 07:35:47    53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1752.9M
[03/14 07:35:47    53s] Iteration  3: Total net bbox = 9.948e+01 (3.52e+01 6.43e+01)
[03/14 07:35:47    53s]               Est.  stn bbox = 1.213e+02 (4.30e+01 7.82e+01)
[03/14 07:35:47    53s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1752.9M
[03/14 07:35:47    53s] Total number of setup views is 1.
[03/14 07:35:47    53s] Total number of active setup views is 1.
[03/14 07:35:48    56s] Iteration  4: Total net bbox = 5.385e+04 (3.31e+04 2.07e+04)
[03/14 07:35:48    56s]               Est.  stn bbox = 6.579e+04 (4.08e+04 2.50e+04)
[03/14 07:35:48    56s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 1752.9M
[03/14 07:35:49    59s] Iteration  5: Total net bbox = 8.913e+04 (4.85e+04 4.07e+04)
[03/14 07:35:49    59s]               Est.  stn bbox = 1.091e+05 (5.93e+04 4.99e+04)
[03/14 07:35:49    59s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 1752.9M
[03/14 07:35:49    63s] Iteration  6: Total net bbox = 9.819e+04 (5.27e+04 4.55e+04)
[03/14 07:35:49    63s]               Est.  stn bbox = 1.195e+05 (6.39e+04 5.56e+04)
[03/14 07:35:49    63s]               cpu = 0:00:03.5 real = 0:00:00.0 mem = 1785.0M
[03/14 07:35:49    63s] 
[03/14 07:35:49    63s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/14 07:35:49    63s] enableMT= 3 (onDemand)
[03/14 07:35:49    63s] useHNameCompare= 3 (lazy mode)
[03/14 07:35:49    63s] doMTMainInit= 1
[03/14 07:35:49    63s] doMTFlushLazyWireDelete= 1
[03/14 07:35:49    63s] useFastLRoute= 0
[03/14 07:35:49    63s] useFastCRoute= 1
[03/14 07:35:49    63s] doMTNetInitAdjWires= 1
[03/14 07:35:49    63s] wireMPoolNoThreadCheck= 1
[03/14 07:35:49    63s] allMPoolNoThreadCheck= 1
[03/14 07:35:49    63s] doNotUseMPoolInCRoute= 1
[03/14 07:35:49    63s] doMTSprFixZeroViaCodes= 1
[03/14 07:35:49    63s] doMTDtrRoute1CleanupA= 1
[03/14 07:35:49    63s] doMTDtrRoute1CleanupB= 1
[03/14 07:35:49    63s] doMTWireLenCalc= 0
[03/14 07:35:49    63s] doSkipQALenRecalc= 1
[03/14 07:35:49    63s] doMTMainCleanup= 1
[03/14 07:35:49    63s] doMTMoveCellTermsToMSLayer= 1
[03/14 07:35:49    63s] doMTConvertWiresToNewViaCode= 1
[03/14 07:35:49    63s] doMTRemoveAntenna= 1
[03/14 07:35:49    63s] doMTCheckConnectivity= 1
[03/14 07:35:49    63s] enableRuntimeLog= 0
[03/14 07:35:49    63s] Congestion driven padding in post-place stage.
[03/14 07:35:49    63s] Congestion driven padding increases utilization from 0.929 to 0.929
[03/14 07:35:49    63s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1785.0M
[03/14 07:35:50    64s] Iteration  7: Total net bbox = 1.020e+05 (5.51e+04 4.69e+04)
[03/14 07:35:50    64s]               Est.  stn bbox = 1.236e+05 (6.65e+04 5.71e+04)
[03/14 07:35:50    64s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1785.0M
[03/14 07:35:51    65s] nrCritNet: 0.00% ( 0 / 2689 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/14 07:35:51    67s] nrCritNet: 0.00% ( 0 / 2689 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/14 07:35:51    67s] Iteration  8: Total net bbox = 1.020e+05 (5.51e+04 4.69e+04)
[03/14 07:35:51    67s]               Est.  stn bbox = 1.236e+05 (6.65e+04 5.71e+04)
[03/14 07:35:51    67s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 1785.0M
[03/14 07:35:54    76s] Iteration  9: Total net bbox = 1.014e+05 (5.49e+04 4.65e+04)
[03/14 07:35:54    76s]               Est.  stn bbox = 1.224e+05 (6.61e+04 5.63e+04)
[03/14 07:35:54    76s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 1785.0M
[03/14 07:35:54    76s] Iteration 10: Total net bbox = 1.027e+05 (5.59e+04 4.67e+04)
[03/14 07:35:54    76s]               Est.  stn bbox = 1.238e+05 (6.72e+04 5.66e+04)
[03/14 07:35:54    76s]               cpu = 0:00:09.5 real = 0:00:03.0 mem = 1785.0M
[03/14 07:35:54    76s] Iteration 11: Total net bbox = 1.027e+05 (5.59e+04 4.67e+04)
[03/14 07:35:54    76s]               Est.  stn bbox = 1.238e+05 (6.72e+04 5.66e+04)
[03/14 07:35:54    76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1785.0M
[03/14 07:35:54    76s] Iteration 12: Total net bbox = 1.027e+05 (5.59e+04 4.67e+04)
[03/14 07:35:54    76s]               Est.  stn bbox = 1.238e+05 (6.72e+04 5.66e+04)
[03/14 07:35:54    76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1785.0M
[03/14 07:35:54    76s] *** cost = 1.027e+05 (5.59e+04 4.67e+04) (cpu for global=0:00:24.1) real=0:00:08.0***
[03/14 07:35:54    76s] Placement multithread real runtime: 0:00:08.0 with 8 threads.
[03/14 07:35:54    76s] Info: 37 clock gating cells identified, 37 (on average) moved
[03/14 07:35:54    77s] cpu_z80
[03/14 07:35:55    77s] Core Placement runtime cpu: 0:00:20.6 real: 0:00:07.0
[03/14 07:35:55    77s] #spOpts: mergeVia=F 
[03/14 07:35:55    77s] Core basic site is core
[03/14 07:35:55    77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:35:55    77s] *** Starting refinePlace (0:01:17 mem=1386.1M) ***
[03/14 07:35:55    77s] Total net length = 1.027e+05 (5.584e+04 4.684e+04) (ext = 3.398e+03)
[03/14 07:35:55    77s] # spcSbClkGt: 37
[03/14 07:35:55    77s] Starting refinePlace ...
[03/14 07:35:55    77s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:35:55    77s] default core: bins with density >  0.75 = 58.3 % ( 21 / 36 )
[03/14 07:35:55    77s] Density distribution unevenness ratio = 4.908%
[03/14 07:35:55    77s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:35:55    77s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1394.1MB) @(0:01:17 - 0:01:17).
[03/14 07:35:55    77s] Move report: preRPlace moves 2637 insts, mean move: 2.83 um, max move: 24.95 um
[03/14 07:35:55    77s] 	Max move on inst (CPU_REGS_g3431): (187.29, 122.33) --> (165.06, 125.05)
[03/14 07:35:55    77s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/14 07:35:55    77s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 07:35:55    77s] tweakage running in 8 threads.
[03/14 07:35:55    77s] Placement tweakage begins.
[03/14 07:35:55    77s] wire length = 1.311e+05
[03/14 07:35:55    78s] wire length = 1.248e+05
[03/14 07:35:55    78s] Placement tweakage ends.
[03/14 07:35:55    78s] Move report: tweak moves 997 insts, mean move: 6.71 um, max move: 48.50 um
[03/14 07:35:55    78s] 	Max move on inst (g33172): (98.91, 37.21) --> (69.93, 17.69)
[03/14 07:35:55    78s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:00.0, mem=1394.1MB) @(0:01:17 - 0:01:18).
[03/14 07:35:55    78s] Move report: legalization moves 1601 insts, mean move: 6.95 um, max move: 45.18 um
[03/14 07:35:55    78s] 	Max move on inst (CPU_ALU16_add_2022_19_g1060): (261.45, 125.05) --> (262.71, 81.13)
[03/14 07:35:55    78s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1394.1MB) @(0:01:18 - 0:01:18).
[03/14 07:35:55    78s] Move report: Detail placement moves 2637 insts, mean move: 7.50 um, max move: 51.36 um
[03/14 07:35:55    78s] 	Max move on inst (g33173): (121.74, 65.83) --> (128.52, 110.41)
[03/14 07:35:55    78s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 1394.1MB
[03/14 07:35:55    78s] Statistics of distance of Instance movement in refine placement:
[03/14 07:35:55    78s]   maximum (X+Y) =        51.36 um
[03/14 07:35:55    78s]   inst (g33173) with max move: (121.743, 65.829) -> (128.52, 110.41)
[03/14 07:35:55    78s]   mean    (X+Y) =         7.50 um
[03/14 07:35:55    78s] Total instances flipped for WireLenOpt: 482
[03/14 07:35:55    78s] Total instances moved : 2637
[03/14 07:35:55    78s] Summary Report:
[03/14 07:35:55    78s] Instances move: 2637 (out of 2637 movable)
[03/14 07:35:55    78s] Mean displacement: 7.50 um
[03/14 07:35:55    78s] Max displacement: 51.36 um (Instance: g33173) (121.743, 65.829) -> (128.52, 110.41)
[03/14 07:35:55    78s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/14 07:35:55    78s] Total net length = 1.017e+05 (5.457e+04 4.717e+04) (ext = 3.536e+03)
[03/14 07:35:55    78s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: [03/14 07:35:55    78s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=1394.1MB) @(0:01:17 - 0:01:18).
1394.1MB
[03/14 07:35:55    78s] *** Finished refinePlace (0:01:18 mem=1394.1M) ***
[03/14 07:35:55    78s] Total net length = 1.121e+05 (6.058e+04 5.154e+04) (ext = 3.563e+03)
[03/14 07:35:55    78s] *** End of Placement (cpu=0:00:34.0, real=0:00:17.0, mem=1394.1M) ***
[03/14 07:35:55    78s] #spOpts: mergeVia=F 
[03/14 07:35:55    78s] Core basic site is core
[03/14 07:35:55    78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:35:55    78s] default core: bins with density >  0.75 = 58.3 % ( 21 / 36 )
[03/14 07:35:55    78s] Density distribution unevenness ratio = 4.863%
[03/14 07:35:55    78s] *** Free Virtual Timing Model ...(mem=1394.1M)
[03/14 07:35:55    78s] Starting IO pin assignment...
[03/14 07:35:55    78s] The design is not routed. Using flight-line based method for pin assignment.
[03/14 07:35:55    78s] Completed IO pin assignment.
[03/14 07:35:55    78s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:35:55    78s] UM:                                                                   final
[03/14 07:35:55    78s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:35:55    78s] UM:                                                                   global_place
[03/14 07:35:56    78s] congRepair running 8 threads
[03/14 07:35:56    78s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/14 07:35:56    78s] Starting congestion repair ...
[03/14 07:35:56    78s] (I)       Reading DB...
[03/14 07:35:56    78s] (I)       congestionReportName   : 
[03/14 07:35:56    78s] [NR-eagl] buildTerm2TermWires    : 1
[03/14 07:35:56    78s] [NR-eagl] doTrackAssignment      : 1
[03/14 07:35:56    78s] (I)       dumpBookshelfFiles     : 0
[03/14 07:35:56    78s] [NR-eagl] numThreads             : 1
[03/14 07:35:56    78s] [NR-eagl] honorMsvRouteConstraint: false
[03/14 07:35:56    78s] (I)       honorPin               : false
[03/14 07:35:56    78s] (I)       honorPinGuide          : true
[03/14 07:35:56    78s] (I)       honorPartition         : false
[03/14 07:35:56    78s] (I)       allowPartitionCrossover: false
[03/14 07:35:56    78s] (I)       honorSingleEntry       : true
[03/14 07:35:56    78s] (I)       honorSingleEntryStrong : true
[03/14 07:35:56    78s] (I)       handleViaSpacingRule   : false
[03/14 07:35:56    78s] (I)       PDConstraint           : none
[03/14 07:35:56    78s] [NR-eagl] honorClockSpecNDR      : 0
[03/14 07:35:56    78s] (I)       routingEffortLevel     : 3
[03/14 07:35:56    78s] [NR-eagl] minRouteLayer          : 2
[03/14 07:35:56    78s] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 07:35:56    78s] (I)       numRowsPerGCell        : 1
[03/14 07:35:56    78s] (I)       speedUpLargeDesign     : 0
[03/14 07:35:56    78s] (I)       speedUpBlkViolationClean: 0
[03/14 07:35:56    78s] (I)       autoGCellMerging       : 1
[03/14 07:35:56    78s] (I)       multiThreadingTA       : 0
[03/14 07:35:56    78s] (I)       punchThroughDistance   : -1
[03/14 07:35:56    78s] (I)       blockedPinEscape       : 0
[03/14 07:35:56    78s] (I)       blkAwareLayerSwitching : 0
[03/14 07:35:56    78s] (I)       betterClockWireModeling: 0
[03/14 07:35:56    78s] (I)       scenicBound            : 1.15
[03/14 07:35:56    78s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 07:35:56    78s] (I)       source-to-sink ratio   : 0.00
[03/14 07:35:56    78s] (I)       targetCongestionRatio  : 1.00
[03/14 07:35:56    78s] (I)       layerCongestionRatio   : 0.70
[03/14 07:35:56    78s] (I)       m1CongestionRatio      : 0.10
[03/14 07:35:56    78s] (I)       m2m3CongestionRatio    : 0.70
[03/14 07:35:56    78s] (I)       pinAccessEffort        : 0.10
[03/14 07:35:56    78s] (I)       localRouteEffort       : 1.00
[03/14 07:35:56    78s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 07:35:56    78s] (I)       supplyScaleFactorH     : 1.00
[03/14 07:35:56    78s] (I)       supplyScaleFactorV     : 1.00
[03/14 07:35:56    78s] (I)       highlight3DOverflowFactor: 0.00
[03/14 07:35:56    78s] (I)       skipTrackCommand             : 
[03/14 07:35:56    78s] (I)       readTROption           : true
[03/14 07:35:56    78s] (I)       extraSpacingBothSide   : false
[03/14 07:35:56    78s] [NR-eagl] numTracksPerClockWire  : 0
[03/14 07:35:56    78s] (I)       routeSelectedNetsOnly  : false
[03/14 07:35:56    78s] (I)       before initializing RouteDB syMemory usage = 1394.1 MB
[03/14 07:35:56    78s] (I)       starting read tracks
[03/14 07:35:56    78s] (I)       build grid graph
[03/14 07:35:56    78s] (I)       build grid graph start
[03/14 07:35:56    78s] (I)       build grid graph end
[03/14 07:35:56    78s] [NR-eagl] Layer1 has no routable track
[03/14 07:35:56    78s] [NR-eagl] Layer2 has single uniform track structure
[03/14 07:35:56    78s] [NR-eagl] Layer3 has single uniform track structure
[03/14 07:35:56    78s] [NR-eagl] Layer4 has single uniform track structure
[03/14 07:35:56    78s] [NR-eagl] Layer5 has single uniform track structure
[03/14 07:35:56    78s] [NR-eagl] Layer6 has single uniform track structure
[03/14 07:35:56    78s] (I)       Layer1   numNetMinLayer=2689
[03/14 07:35:56    78s] (I)       Layer2   numNetMinLayer=0
[03/14 07:35:56    78s] (I)       Layer3   numNetMinLayer=0
[03/14 07:35:56    78s] (I)       Layer4   numNetMinLayer=0
[03/14 07:35:56    78s] (I)       Layer5   numNetMinLayer=0
[03/14 07:35:56    78s] (I)       Layer6   numNetMinLayer=0
[03/14 07:35:56    78s] [NR-eagl] numViaLayers=5
[03/14 07:35:56    78s] (I)       end build via table
[03/14 07:35:56    78s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=738 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 07:35:56    78s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 07:35:56    78s] (I)       num ignored nets =0
[03/14 07:35:56    78s] (I)       readDataFromPlaceDB
[03/14 07:35:56    78s] (I)       Read net information..
[03/14 07:35:56    78s] [NR-eagl] Read numTotalNets=2689  numIgnoredNets=0
[03/14 07:35:56    78s] (I)       Read testcase time = 0.010 seconds
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] (I)       totalGlobalPin=9489, totalPins=9832
[03/14 07:35:56    78s] (I)       Model blockage into capacity
[03/14 07:35:56    78s] (I)       Read numBlocks=738  numPreroutedWires=0  numCapScreens=0
[03/14 07:35:56    78s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 07:35:56    78s] (I)       blocked area on Layer2 : 9942722800  (14.19%)
[03/14 07:35:56    78s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/14 07:35:56    78s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/14 07:35:56    78s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/14 07:35:56    78s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/14 07:35:56    78s] (I)       Modeling time = 0.000 seconds
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] [NR-eagl] There are 38 clock nets ( 0 with NDR ).
[03/14 07:35:56    78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1394.1 MB
[03/14 07:35:56    78s] (I)       Layer1  viaCost=200.00
[03/14 07:35:56    78s] (I)       Layer2  viaCost=100.00
[03/14 07:35:56    78s] (I)       Layer3  viaCost=100.00
[03/14 07:35:56    78s] (I)       Layer4  viaCost=100.00
[03/14 07:35:56    78s] (I)       Layer5  viaCost=200.00
[03/14 07:35:56    78s] (I)       ---------------------Grid Graph Info--------------------
[03/14 07:35:56    78s] (I)       routing area        :  (0, 0) - (269640, 259860)
[03/14 07:35:56    78s] (I)       core area           :  (3150, 3050) - (266490, 256810)
[03/14 07:35:56    78s] (I)       Site Width          :   630  (dbu)
[03/14 07:35:56    78s] (I)       Row Height          :  4880  (dbu)
[03/14 07:35:56    78s] (I)       GCell Width         :  4880  (dbu)
[03/14 07:35:56    78s] (I)       GCell Height        :  4880  (dbu)
[03/14 07:35:56    78s] (I)       grid                :    55    53     6
[03/14 07:35:56    78s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/14 07:35:56    78s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/14 07:35:56    78s] (I)       Default wire width  :   230   280   280   280   280   440
[03/14 07:35:56    78s] (I)       Default wire space  :   230   280   280   280   280   460
[03/14 07:35:56    78s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/14 07:35:56    78s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/14 07:35:56    78s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/14 07:35:56    78s] (I)       Total num of tracks :     0   428   425   428   425   214
[03/14 07:35:56    78s] (I)       Num of masks        :     1     1     1     1     1     1
[03/14 07:35:56    78s] (I)       --------------------------------------------------------
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1394.1 MB
[03/14 07:35:56    78s] (I)       Loading and dumping file time : 0.05 seconds
[03/14 07:35:56    78s] (I)       ============= Initialization =============
[03/14 07:35:56    78s] [NR-eagl] EstWL : 26872
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] (I)       total 2D Cap : 100598 = (46750 H, 53848 V)
[03/14 07:35:56    78s] (I)       botLay=Layer1  topLay=Layer6  numSeg=6872
[03/14 07:35:56    78s] (I)       ============  Phase 1a Route ============
[03/14 07:35:56    78s] (I)       Phase 1a runs 0.01 seconds
[03/14 07:35:56    78s] [NR-eagl] Usage: 26872 = (14171 H, 12701 V) = (30.31% H, 27.17% V) = (6.915e+04um H, 6.198e+04um V)
[03/14 07:35:56    78s] [NR-eagl] 
[03/14 07:35:56    78s] (I)       ============  Phase 1b Route ============
[03/14 07:35:56    78s] [NR-eagl] Usage: 26872 = (14171 H, 12701 V) = (30.31% H, 27.17% V) = (6.915e+04um H, 6.198e+04um V)
[03/14 07:35:56    78s] [NR-eagl] 
[03/14 07:35:56    78s] (I)       [03/14 07:35:56    78s] [NR-eagl] ============  Phase 1c Route ============
earlyGlobalRoute overflow: 0.43% H + 0.40% V
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] [NR-eagl] Usage: 26872 = (14171 H, 12701 V) = (30.31% H, 27.17% V) = (6.915e+04um H, 6.198e+04um V)
[03/14 07:35:56    78s] [NR-eagl] 
[03/14 07:35:56    78s] (I)       ============  Phase 1d Route ============
[03/14 07:35:56    78s] [NR-eagl] Usage: 26872 = (14171 H, 12701 V) = (30.31% H, 27.17% V) = (6.915e+04um H, 6.198e+04um V)
[03/14 07:35:56    78s] [NR-eagl] 
[03/14 07:35:56    78s] (I)       ============  Phase 1e Route ============
[03/14 07:35:56    78s] (I)       Phase 1e runs 0.00 seconds
[03/14 07:35:56    78s] [NR-eagl] Usage: 26872 = (14171 H, 12701 V) = (30.31% H, 27.17% V) = (6.915e+04um H, 6.198e+04um V)
[03/14 07:35:56    78s] [NR-eagl] 
[03/14 07:35:56    78s] (I)       ============  Phase 1l Route ============
[03/14 07:35:56    78s] [NR-eagl] earlyGlobalRoute overflow: 0.43% H + 0.40% V
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] (I)       dpBasedLA: time=0.01  totalOF=1195359  totalVia=23583  totalWL=26869  total(Via+WL)=50452 
[03/14 07:35:56    78s] (I)       Total Global Routing Runtime: 0.04 seconds
[03/14 07:35:56    78s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.41% H + 0.17% V
[03/14 07:35:56    78s] [NR-eagl] Overflow after earlyGlobalRoute 0.48% H + 0.22% V
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 07:35:56    78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] ** np local hotspot detection info verbose **
[03/14 07:35:56    78s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 07:35:56    78s] 
[03/14 07:35:56    78s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/14 07:35:56    78s] (I)       [03/14 07:35:56    78s] Skipped repairing congestion.
============= track Assignment ============
[03/14 07:35:56    78s] (I)       extract Global 3D Wires
[03/14 07:35:56    78s] (I)       Extract Global WL : time=0.01
[03/14 07:35:56    78s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/14 07:35:56    78s] (I)       track assignment initialization runtime=662 millisecond
[03/14 07:35:56    78s] (I)       #threads=1 for track assignment
[03/14 07:35:56    78s] (I)       track assignment kernel runtime=68168 millisecond
[03/14 07:35:56    78s] (I)       End Greedy Track Assignment
[03/14 07:35:56    79s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9790
[03/14 07:35:56    79s] [NR-eagl] Layer2(MET2)(V) length: 2.973506e+04um, number of vias: 12659
[03/14 07:35:56    79s] [NR-eagl] Layer3(MET3)(H) length: 4.600833e+04um, number of vias: 3808
[03/14 07:35:56    79s] [NR-eagl] Layer4(MET4)(V) length: 3.086111e+04um, number of vias: 1939
[03/14 07:35:56    79s] [NR-eagl] Layer5(MET5)(H) length: 2.549322e+04um, number of vias: 315
[03/14 07:35:56    79s] [NR-eagl] Layer6(METTP)(V) length: 5.664457e+03um, number of vias: 0
[03/14 07:35:56    79s] [NR-eagl] Total length: 1.377622e+05um, number of vias: 28511
[03/14 07:35:56    79s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/14 07:35:56    79s] *** Finishing place_design default flow ***
[03/14 07:35:56    79s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/14 07:35:56    79s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/14 07:35:56    79s] ***** Total cpu  0:0:38
[03/14 07:35:56    79s] ***** Total real time  0:0:20
[03/14 07:35:56    79s] **place_design ... cpu = 0: 0:38, real = 0: 0:20, mem = 1361.6M **
[03/14 07:35:56    79s] 
[03/14 07:35:56    79s] *** Summary of all messages that are not suppressed in this session:
[03/14 07:35:56    79s] Severity  ID               Count  Summary                                  
[03/14 07:35:56    79s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/14 07:35:56    79s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/14 07:35:56    79s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/14 07:35:56    79s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/14 07:35:56    79s] *** Message Summary: 3 warning(s), 2 error(s)
[03/14 07:35:56    79s] 
[03/14 07:35:56    79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:35:56    79s] UM:                                                                   final
[03/14 07:35:56    79s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/14 07:35:56    79s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:35:56    79s] UM:         51.48             84                                      place_design
[03/14 07:35:56    79s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 07:35:56    79s] #spOpts: mergeVia=F 
[03/14 07:35:56    79s] Core basic site is core
[03/14 07:35:56    79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:35:56    79s] #spOpts: mergeVia=F 
[03/14 07:35:56    79s] Info: 8 threads available for lower-level modules during optimization.
[03/14 07:35:56    79s] GigaOpt running with 8 threads.
[03/14 07:35:56    79s] Updating RC grid for preRoute extraction ...
[03/14 07:35:56    79s] Initializing multi-corner capacitance tables ... 
[03/14 07:35:56    79s] Initializing multi-corner resistance tables ...
[03/14 07:35:59    82s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1367.6M, totSessionCpu=0:01:21 **
[03/14 07:35:59    82s] Added -handlePreroute to trialRouteMode
[03/14 07:35:59    82s] *** opt_design -pre_cts ***
[03/14 07:35:59    82s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 07:35:59    82s] Setup Target Slack: user slack 0; extra slack 0.1
[03/14 07:35:59    82s] Hold Target Slack: user slack 0
[03/14 07:35:59    82s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/14 07:35:59    82s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/14 07:35:59    82s] 'set_default_switching_activity' finished successfully.
[03/14 07:35:59    82s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/14 07:35:59    82s] Type 'man IMPOPT-3195' for more detail.
[03/14 07:35:59    82s] Multi-VT timing optimization disabled based on library information.
[03/14 07:35:59    82s] Summary for sequential cells idenfication: 
[03/14 07:35:59    82s] Identified SBFF number: 128
[03/14 07:35:59    82s] Identified MBFF number: 0
[03/14 07:35:59    82s] Not identified SBFF number: 0
[03/14 07:35:59    82s] Not identified MBFF number: 0
[03/14 07:35:59    82s] Number of sequential cells which are not FFs: 106
[03/14 07:35:59    82s] 
[03/14 07:35:59    82s] Start to check current routing status for nets...
[03/14 07:35:59    82s] Using hname+ instead name for net compare
[03/14 07:35:59    82s] Activating lazyNetListOrdering
[03/14 07:35:59    82s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/14 07:35:59    82s] All nets are already routed correctly.
[03/14 07:35:59    82s] End to check current routing status for nets (mem=1367.6M)
[03/14 07:35:59    82s] Extraction called for design 'cpu_z80' of instances=3365 and nets=2715 using extraction engine 'preRoute' .
[03/14 07:35:59    82s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:35:59    82s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:35:59    82s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:35:59    82s] RC Extraction called in multi-corner(1) mode.
[03/14 07:35:59    82s] RCMode: PreRoute
[03/14 07:35:59    82s]       RC Corner Indexes            0   
[03/14 07:35:59    82s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:35:59    82s] Resistance Scaling Factor    : 1.00000 
[03/14 07:35:59    82s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:35:59    82s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:35:59    82s] Shrink Factor                : 1.00000
[03/14 07:35:59    82s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:35:59    82s] Using capacitance table file ...
[03/14 07:35:59    82s] Updating RC grid for preRoute extraction ...
[03/14 07:35:59    82s] Initializing multi-corner capacitance tables ... 
[03/14 07:36:00    82s] Initializing multi-corner resistance tables ...
[03/14 07:36:00    82s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1361.559M)
[03/14 07:36:00    83s] #################################################################################
[03/14 07:36:00    83s] # Design Stage: PreRoute
[03/14 07:36:00    83s] # Design Name: cpu_z80
[03/14 07:36:00    83s] # Design Mode: 90nm
[03/14 07:36:00    83s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:36:00    83s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:36:00    83s] # Signoff Settings: SI Off 
[03/14 07:36:00    83s] #################################################################################
[03/14 07:36:00    83s] Calculate delays in Single mode...
[03/14 07:36:00    83s] Topological Sorting (CPU = 0:00:00.0, MEM = 1503.6M, InitMEM = 1503.6M)
[03/14 07:36:00    84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:36:00    84s] End delay calculation. (MEM=1942.37 CPU=0:00:01.2 REAL=0:00:00.0)
[03/14 07:36:00    84s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 1942.4M) ***
[03/14 07:36:00    85s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:00.0 totSessionCpu=0:01:24 mem=1942.4M)
[03/14 07:36:00    85s] 
[03/14 07:36:00    85s] ------------------------------------------------------------
[03/14 07:36:00    85s]              Initial Summary                             
[03/14 07:36:00    85s] ------------------------------------------------------------
[03/14 07:36:00    85s] 
[03/14 07:36:00    85s] Setup views included:
[03/14 07:36:00    85s]  default_emulate_view 
[03/14 07:36:00    85s] 
[03/14 07:36:00    85s] +--------------------+---------+
[03/14 07:36:00    85s] |     Setup mode     |   all   |
[03/14 07:36:00    85s] +--------------------+---------+
[03/14 07:36:00    85s] |           WNS (ns):| -0.555  |
[03/14 07:36:00    85s] |           TNS (ns):| -4.691  |
[03/14 07:36:00    85s] |    Violating Paths:|   31    |
[03/14 07:36:00    85s] |          All Paths:|   410   |
[03/14 07:36:00    85s] +--------------------+---------+
[03/14 07:36:00    85s] 
[03/14 07:36:00    85s] +----------------+-------------------------------+------------------+
[03/14 07:36:00    85s] |                |              Real             |       Total      |
[03/14 07:36:00    85s] |    DRVs        +------------------+------------+------------------|
[03/14 07:36:00    85s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:36:00    85s] +----------------+------------------+------------+------------------+
[03/14 07:36:00    85s] |   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
[03/14 07:36:00    85s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:00    85s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:00    85s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:00    85s] +----------------+------------------+------------+------------------+
[03/14 07:36:00    85s] 
[03/14 07:36:00    85s] Density: 82.112%
[03/14 07:36:00    85s] ------------------------------------------------------------
[03/14 07:36:00    85s] **opt_design ... cpu = 0:00:03, real = 0:00:01, mem = 1517.6M, totSessionCpu=0:01:24 **
[03/14 07:36:00    85s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/14 07:36:00    85s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:00    85s] #spOpts: mergeVia=F 
[03/14 07:36:01    85s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:01    85s] #spOpts: mergeVia=F 
[03/14 07:36:01    85s] *** Starting optimizing excluded clock nets MEM= 1517.6M) ***
[03/14 07:36:01    85s] *info: No excluded clock nets to be optimized.
[03/14 07:36:01    85s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1517.6M) ***
[03/14 07:36:01    85s] Summary for sequential cells idenfication: 
[03/14 07:36:01    85s] Identified SBFF number: 128
[03/14 07:36:01    85s] Identified MBFF number: 0
[03/14 07:36:01    85s] Not identified SBFF number: 0
[03/14 07:36:01    85s] Not identified MBFF number: 0
[03/14 07:36:01    85s] Number of sequential cells which are not FFs: 106
[03/14 07:36:01    85s] 
[03/14 07:36:01    85s] The useful skew maximum allowed delay is: 0.3
[03/14 07:36:01    85s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:01    85s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:01    85s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:01    85s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:01    85s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:01    85s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:01    85s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:01    85s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:01    85s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:03    88s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:04    88s] *info: There are 10 candidate Buffer cells
[03/14 07:36:04    88s] *info: There are 10 candidate Inverter cells
[03/14 07:36:07    91s] 
[03/14 07:36:07    91s] Netlist preparation processing... 
[03/14 07:36:07    91s] Removed 1 instance
[03/14 07:36:07    91s] *info: Marking 0 isolation instances dont touch
[03/14 07:36:07    91s] *info: Marking 0 level shifter instances dont touch
[03/14 07:36:07    91s] **opt_design ... cpu = 0:00:10, real = 0:00:08, mem = 1598.8M, totSessionCpu=0:01:31 **
[03/14 07:36:07    91s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:07    91s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:07    91s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:07    91s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:07    91s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:07    91s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:07    91s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:07    91s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:07    91s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:07    91s] Begin: Area Reclaim Optimization
[03/14 07:36:09    94s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:09    94s] #spOpts: mergeVia=F 
[03/14 07:36:10    94s] Reclaim Optimization WNS Slack -0.555  TNS Slack -4.691 Density 82.09
[03/14 07:36:10    94s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:10    94s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:36:10    94s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:10    94s] |    82.09%|        -|  -0.555|  -4.691|   0:00:00.0| 2352.7M|
[03/14 07:36:10    95s] |    82.09%|        0|  -0.555|  -4.691|   0:00:00.0| 2363.4M|
[03/14 07:36:10    95s] |    82.09%|        0|  -0.555|  -4.691|   0:00:00.0| 2363.4M|
[03/14 07:36:11    98s] |    81.55%|       49|  -0.537|  -5.430|   0:00:01.0| 2365.4M|
[03/14 07:36:11    98s] |    81.52%|        3|  -0.537|  -5.430|   0:00:00.0| 2365.4M|
[03/14 07:36:11    98s] |    81.52%|        0|  -0.537|  -5.430|   0:00:00.0| 2365.4M|
[03/14 07:36:11    98s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:11    98s] Reclaim Optimization End WNS Slack -0.537  TNS Slack -5.430 Density 81.52
[03/14 07:36:11    98s] 
[03/14 07:36:11    98s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 46 **
[03/14 07:36:11    98s] --------------------------------------------------------------
[03/14 07:36:11    98s] |                                   | Total     | Sequential |
[03/14 07:36:11    98s] --------------------------------------------------------------
[03/14 07:36:11    98s] | Num insts resized                 |      43  |       1    |
[03/14 07:36:11    98s] | Num insts undone                  |       6  |       0    |
[03/14 07:36:11    98s] | Num insts Downsized               |      43  |       1    |
[03/14 07:36:11    98s] | Num insts Samesized               |       0  |       0    |
[03/14 07:36:11    98s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:36:11    98s] | Num multiple commits+uncommits    |       3  |       -    |
[03/14 07:36:11    98s] --------------------------------------------------------------
[03/14 07:36:11    98s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:04.0) **
[03/14 07:36:11    98s] Executing incremental physical updates
[03/14 07:36:11    98s] Executing incremental physical updates
[03/14 07:36:11    98s] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:04, mem=1637.82M, totSessionCpu=0:01:38).
[03/14 07:36:11    98s] **opt_design ... cpu = 0:00:17, real = 0:00:12, mem = 1637.8M, totSessionCpu=0:01:38 **
[03/14 07:36:11    98s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:11    98s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:11    98s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:11    98s] Begin: GigaOpt high fanout net optimization
[03/14 07:36:11    98s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:11    98s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:11    98s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:11    98s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:11    98s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:11    98s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:11    98s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:11    98s] #spOpts: mergeVia=F 
[03/14 07:36:15   102s] DEBUG: @coeDRVCandCache::init.
[03/14 07:36:15   102s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:15   102s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:36:15   102s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:15   102s] |    81.52%|        -|  -0.537|  -5.361|   0:00:00.0| 2352.1M|
[03/14 07:36:15   102s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:36:15   102s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:36:15   102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:36:15   102s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:36:15   102s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:36:15   102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:36:15   102s] |    81.52%|        -|  -0.537|  -5.361|   0:00:00.0| 2384.1M|
[03/14 07:36:15   102s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:15   102s] 
[03/14 07:36:15   102s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2384.1M) ***
[03/14 07:36:15   102s] DEBUG: @coeDRVCandCache::cleanup.
[03/14 07:36:15   102s] End: GigaOpt high fanout net optimization
[03/14 07:36:15   102s] Begin: GigaOpt DRV Optimization
[03/14 07:36:15   102s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/14 07:36:15   102s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/14 07:36:15   102s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:15   102s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:15   102s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:15   102s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:15   102s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:15   102s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:15   102s] PhyDesignGrid: maxLocalDensity 3.00
[03/14 07:36:15   102s] #spOpts: mergeVia=F 
[03/14 07:36:16   103s] DEBUG: @coeDRVCandCache::init.
[03/14 07:36:16   103s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:36:16   103s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 07:36:16   103s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:36:16   103s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 07:36:16   103s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:36:16   103s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:36:16   103s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:36:16   103s] Info: violation cost 4.969179 (cap = 2.655221, tran = 2.313958, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:36:16   103s] |    12   |    14   |    12   |     12  |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  81.52  |            |           |
[03/14 07:36:16   104s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:36:16   104s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:36:16   104s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:36:16   104s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.40 |          4|          0|         10|  81.68  |   0:00:00.0|    2386.7M|
[03/14 07:36:16   104s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:36:16   104s] 
[03/14 07:36:16   104s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2386.7M) ***
[03/14 07:36:16   104s] 
[03/14 07:36:16   104s] DEBUG: @coeDRVCandCache::cleanup.
[03/14 07:36:16   104s] End: GigaOpt DRV Optimization
[03/14 07:36:16   104s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 07:36:16   104s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/14 07:36:16   104s] **opt_design ... cpu = 0:00:22, real = 0:00:17, mem = 1658.8M, totSessionCpu=0:01:43 **
[03/14 07:36:16   104s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:16   104s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:16   104s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:16   104s] Begin: GigaOpt Global Optimization
[03/14 07:36:16   104s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:16   104s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:16   104s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:16   104s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:16   104s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:16   104s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:16   104s] PhyDesignGrid: maxLocalDensity 1.20
[03/14 07:36:16   104s] #spOpts: mergeVia=F 
[03/14 07:36:22   109s] *info: 38 clock nets excluded
[03/14 07:36:22   109s] *info: 7 special nets excluded.
[03/14 07:36:22   109s] *info: 25 no-driver nets excluded.
[03/14 07:36:24   112s] ** GigaOpt Global Opt WNS Slack -0.402  TNS Slack -4.402 
[03/14 07:36:24   112s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:24   112s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:36:24   112s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:24   112s] |  -0.402|  -4.402|    81.68%|   0:00:00.0| 2418.7M|default_emulate_view|  default| CPU_REGS_pc_reg[15]/D                         |
[03/14 07:36:25   113s] |  -0.236|  -0.481|    81.87%|   0:00:01.0| 2446.4M|default_emulate_view|  default| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:25   114s] |   0.000|   0.000|    81.93%|   0:00:00.0| 2446.4M|                  NA|       NA| NA                                            |
[03/14 07:36:25   114s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:25   114s] 
[03/14 07:36:25   114s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=2446.4M) ***
[03/14 07:36:25   114s] 
[03/14 07:36:25   114s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=2446.4M) ***
[03/14 07:36:25   114s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/14 07:36:25   114s] End: GigaOpt Global Optimization
[03/14 07:36:25   114s] **opt_design ... cpu = 0:00:32, real = 0:00:26, mem = 1707.7M, totSessionCpu=0:01:53 **
[03/14 07:36:25   114s] 
[03/14 07:36:25   114s] Active setup views:
[03/14 07:36:25   114s]  default_emulate_view
[03/14 07:36:25   114s]   Dominating endpoints: 0
[03/14 07:36:25   114s]   Dominating TNS: -0.000
[03/14 07:36:25   114s] 
[03/14 07:36:25   114s] *** Timing NOT met, worst failing slack is 0.000
[03/14 07:36:25   114s] *** Check timing (0:00:00.0)
[03/14 07:36:25   114s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:25   114s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:25   114s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:25   114s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:25   114s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:25   114s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:25   114s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:25   114s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:25   114s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:25   114s] **opt_design ... cpu = 0:00:32, real = 0:00:26, mem = 1705.7M, totSessionCpu=0:01:54 **
[03/14 07:36:25   114s] **INFO: Flow update: Design is easy to close.
[03/14 07:36:25   114s] setup target slack: 0.1
[03/14 07:36:25   114s] extra slack: 0.1
[03/14 07:36:25   114s] std delay: 0.0364
[03/14 07:36:25   114s] real setup target slack: 0.0364
[03/14 07:36:25   114s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:26   114s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:26   114s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:26   114s] [NR-eagl] Started earlyGlobalRoute kernel
[03/14 07:36:26   114s] [NR-eagl] Initial Peak syMemory usage = 1713.7 MB
[03/14 07:36:26   114s] (I)       Reading DB...
[03/14 07:36:26   114s] (I)       congestionReportName   : 
[03/14 07:36:26   114s] [NR-eagl] buildTerm2TermWires    : 0
[03/14 07:36:26   114s] [NR-eagl] doTrackAssignment      : 1
[03/14 07:36:26   114s] (I)       dumpBookshelfFiles     : 0
[03/14 07:36:26   114s] [NR-eagl] numThreads             : 1
[03/14 07:36:26   114s] [NR-eagl] honorMsvRouteConstraint: false
[03/14 07:36:26   114s] (I)       honorPin               : false
[03/14 07:36:26   114s] (I)       honorPinGuide          : true
[03/14 07:36:26   114s] (I)       honorPartition         : false
[03/14 07:36:26   114s] (I)       allowPartitionCrossover: false
[03/14 07:36:26   114s] (I)       honorSingleEntry       : true
[03/14 07:36:26   114s] (I)       honorSingleEntryStrong : true
[03/14 07:36:26   114s] (I)       handleViaSpacingRule   : false
[03/14 07:36:26   114s] (I)       PDConstraint           : none
[03/14 07:36:26   114s] [NR-eagl] honorClockSpecNDR      : 0
[03/14 07:36:26   114s] (I)       routingEffortLevel     : 3
[03/14 07:36:26   114s] [NR-eagl] minRouteLayer          : 2
[03/14 07:36:26   114s] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 07:36:26   114s] (I)       numRowsPerGCell        : 1
[03/14 07:36:26   114s] (I)       speedUpLargeDesign     : 0
[03/14 07:36:26   114s] (I)       speedUpBlkViolationClean: 0
[03/14 07:36:26   114s] (I)       autoGCellMerging       : 1
[03/14 07:36:26   114s] (I)       multiThreadingTA       : 0
[03/14 07:36:26   114s] (I)       punchThroughDistance   : -1
[03/14 07:36:26   114s] (I)       blockedPinEscape       : 0
[03/14 07:36:26   114s] (I)       blkAwareLayerSwitching : 0
[03/14 07:36:26   114s] (I)       betterClockWireModeling: 0
[03/14 07:36:26   114s] (I)       scenicBound            : 1.15
[03/14 07:36:26   114s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 07:36:26   114s] (I)       source-to-sink ratio   : 0.00
[03/14 07:36:26   114s] (I)       targetCongestionRatio  : 1.00
[03/14 07:36:26   114s] (I)       layerCongestionRatio   : 0.70
[03/14 07:36:26   114s] (I)       m1CongestionRatio      : 0.10
[03/14 07:36:26   114s] (I)       m2m3CongestionRatio    : 0.70
[03/14 07:36:26   114s] (I)       pinAccessEffort        : 0.10
[03/14 07:36:26   114s] (I)       localRouteEffort       : 1.00
[03/14 07:36:26   114s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 07:36:26   114s] (I)       supplyScaleFactorH     : 1.00
[03/14 07:36:26   114s] (I)       supplyScaleFactorV     : 1.00
[03/14 07:36:26   114s] (I)       highlight3DOverflowFactor: 0.00
[03/14 07:36:26   114s] (I)       skipTrackCommand             : 
[03/14 07:36:26   114s] (I)       readTROption           : true
[03/14 07:36:26   114s] (I)       extraSpacingBothSide   : false
[03/14 07:36:26   114s] [NR-eagl] numTracksPerClockWire  : 0
[03/14 07:36:26   114s] (I)       routeSelectedNetsOnly  : false
[03/14 07:36:26   114s] (I)       before initializing RouteDB syMemory usage = 1713.7 MB
[03/14 07:36:26   114s] (I)       starting read tracks
[03/14 07:36:26   114s] (I)       build grid graph
[03/14 07:36:26   114s] (I)       build grid graph start
[03/14 07:36:26   114s] (I)       build grid graph end
[03/14 07:36:26   114s] [NR-eagl] Layer1 has no routable track
[03/14 07:36:26   114s] [NR-eagl] Layer2 has single uniform track structure
[03/14 07:36:26   114s] [NR-eagl] Layer3 has single uniform track structure
[03/14 07:36:26   114s] [NR-eagl] Layer4 has single uniform track structure
[03/14 07:36:26   114s] [NR-eagl] Layer5 has single uniform track structure
[03/14 07:36:26   114s] [NR-eagl] Layer6 has single uniform track structure
[03/14 07:36:26   114s] (I)       Layer1   numNetMinLayer=2700
[03/14 07:36:26   114s] (I)       Layer2   numNetMinLayer=0
[03/14 07:36:26   114s] (I)       Layer3   numNetMinLayer=0
[03/14 07:36:26   114s] (I)       Layer4   numNetMinLayer=0
[03/14 07:36:26   114s] (I)       Layer5   numNetMinLayer=0
[03/14 07:36:26   114s] (I)       Layer6   numNetMinLayer=0
[03/14 07:36:26   114s] [NR-eagl] numViaLayers=5
[03/14 07:36:26   114s] (I)       end build via table
[03/14 07:36:26   114s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=738 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 07:36:26   114s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 07:36:26   114s] (I)       num ignored nets =2
[03/14 07:36:26   114s] (I)       readDataFromPlaceDB
[03/14 07:36:26   114s] (I)       Read net information..
[03/14 07:36:26   114s] [NR-eagl] Read numTotalNets=2700  numIgnoredNets=0
[03/14 07:36:26   114s] (I)       Read testcase time = 0.010 seconds
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] (I)       totalGlobalPin=9496, totalPins=9850
[03/14 07:36:26   114s] (I)       Model blockage into capacity
[03/14 07:36:26   114s] (I)       Read numBlocks=738  numPreroutedWires=0  numCapScreens=0
[03/14 07:36:26   114s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 07:36:26   114s] (I)       blocked area on Layer2 : 9942722800  (14.19%)
[03/14 07:36:26   114s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/14 07:36:26   114s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/14 07:36:26   114s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/14 07:36:26   114s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/14 07:36:26   114s] (I)       Modeling time = 0.010 seconds
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] [NR-eagl] There are 38 clock nets ( 0 with NDR ).
[03/14 07:36:26   114s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1713.7 MB
[03/14 07:36:26   114s] (I)       Layer1  viaCost=200.00
[03/14 07:36:26   114s] (I)       Layer2  viaCost=100.00
[03/14 07:36:26   114s] (I)       Layer3  viaCost=100.00
[03/14 07:36:26   114s] (I)       Layer4  viaCost=100.00
[03/14 07:36:26   114s] (I)       Layer5  viaCost=200.00
[03/14 07:36:26   114s] (I)       ---------------------Grid Graph Info--------------------
[03/14 07:36:26   114s] (I)       routing area        :  (0, 0) - (269640, 259860)
[03/14 07:36:26   114s] (I)       core area           :  (3150, 3050) - (266490, 256810)
[03/14 07:36:26   114s] (I)       Site Width          :   630  (dbu)
[03/14 07:36:26   114s] (I)       Row Height          :  4880  (dbu)
[03/14 07:36:26   114s] (I)       GCell Width         :  4880  (dbu)
[03/14 07:36:26   114s] (I)       GCell Height        :  4880  (dbu)
[03/14 07:36:26   114s] (I)       grid                :    55    53     6
[03/14 07:36:26   114s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/14 07:36:26   114s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/14 07:36:26   114s] (I)       Default wire width  :   230   280   280   280   280   440
[03/14 07:36:26   114s] (I)       Default wire space  :   230   280   280   280   280   460
[03/14 07:36:26   114s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/14 07:36:26   114s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/14 07:36:26   114s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/14 07:36:26   114s] (I)       Total num of tracks :     0   428   425   428   425   214
[03/14 07:36:26   114s] (I)       Num of masks        :     1     1     1     1     1     1
[03/14 07:36:26   114s] (I)       --------------------------------------------------------
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] (I)       After initializing earlyGlobalRoute syMemory usage = 1713.7 MB
[03/14 07:36:26   114s] (I)       Loading and dumping file time : 0.06 seconds
[03/14 07:36:26   114s] (I)       ============= Initialization =============
[03/14 07:36:26   114s] [NR-eagl] EstWL : 26868
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] (I)       total 2D Cap : 100598 = (46750 H, 53848 V)
[03/14 07:36:26   114s] (I)       botLay=Layer1  topLay=Layer6  numSeg=6875
[03/14 07:36:26   114s] (I)       ============  Phase 1a Route ============
[03/14 07:36:26   114s] (I)       Phase 1a runs 0.01 seconds
[03/14 07:36:26   114s] [NR-eagl] Usage: 26868 = (14157 H, 12711 V) = (30.28% H, 27.19% V) = (6.909e+04um H, 6.203e+04um V)
[03/14 07:36:26   114s] [NR-eagl] 
[03/14 07:36:26   114s] (I)       ============  Phase 1b Route ============
[03/14 07:36:26   114s] [NR-eagl] Usage: 26868 = (14157 H, 12711 V) = (30.28% H, 27.19% V) = (6.909e+04um H, 6.203e+04um V)
[03/14 07:36:26   114s] [NR-eagl] 
[03/14 07:36:26   114s] (I)       ============  Phase 1c Route ============
[03/14 07:36:26   114s] [NR-eagl] earlyGlobalRoute overflow: 0.57% H + 0.44% V
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] [NR-eagl] Usage: 26868 = (14157 H, 12711 V) = (30.28% H, 27.19% V) = (6.909e+04um H, 6.203e+04um V)
[03/14 07:36:26   114s] [NR-eagl] 
[03/14 07:36:26   114s] (I)       ============  Phase 1d Route ============
[03/14 07:36:26   114s] [NR-eagl] Usage: 26868 = (14157 H, 12711 V) = (30.28% H, 27.19% V) = (6.909e+04um H, 6.203e+04um V)
[03/14 07:36:26   114s] [NR-eagl] 
[03/14 07:36:26   114s] (I)       ============  Phase 1e Route ============
[03/14 07:36:26   114s] (I)       Phase 1e runs 0.00 seconds
[03/14 07:36:26   114s] [NR-eagl] Usage: 26868 = (14157 H, 12711 V) = (30.28% H, 27.19% V) = (6.909e+04um H, 6.203e+04um V)
[03/14 07:36:26   114s] [NR-eagl] 
[03/14 07:36:26   114s] (I)       ============  Phase 1l Route ============
[03/14 07:36:26   114s] [NR-eagl] earlyGlobalRoute overflow: 0.57% H + 0.44% V
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] (I)       dpBasedLA: time=0.01  totalOF=1197095  totalVia=23599  totalWL=26865  total(Via+WL)=50464 
[03/14 07:36:26   114s] (I)       Total Global Routing Runtime: 0.03 seconds
[03/14 07:36:26   114s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.38% H + 0.24% V
[03/14 07:36:26   114s] [NR-eagl] Overflow after earlyGlobalRoute 0.43% H + 0.27% V
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] [NR-eagl] End Peak syMemory usage = 1713.7 MB
[03/14 07:36:26   114s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
[03/14 07:36:26   114s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 07:36:26   114s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:26   114s] 
[03/14 07:36:26   114s] ** np local hotspot detection info verbose **
[03/14 07:36:26   114s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:26   114s] 
[03/14 07:36:26   115s] Apply auto density screen in post-place stage.
[03/14 07:36:26   115s] Auto density screen increases utilization from 0.819 to 0.819
[03/14 07:36:26   115s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1713.7M
[03/14 07:36:26   115s] Total net length = 1.157e+05 (6.209e+04 5.360e+04) (ext = 3.569e+03)
[03/14 07:36:26   115s] *** Starting refinePlace (0:01:54 mem=1713.7M) ***
[03/14 07:36:26   115s] *** Checked 2 GNC rules.
[03/14 07:36:26   115s] *** Applying global-net connections...
[03/14 07:36:26   115s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:36:26   115s] **WARN: (IMPSP-315):	Found 3376 instances insts with no PG Term connections.
[03/14 07:36:26   115s] Type 'man IMPSP-315' for more detail.
[03/14 07:36:26   115s] default core: bins with density >  0.75 = 69.4 % ( 25 / 36 )
[03/14 07:36:26   115s] Density distribution unevenness ratio = 5.214%
[03/14 07:36:26   115s] RPlace IncrNP: Rollback Lev = -5
[03/14 07:36:26   115s] RPlace: Density =0.962667, incremental np is triggered.
[03/14 07:36:26   115s] nrCritNet: 0.00% ( 0 / 2702 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/14 07:36:26   115s] incrNP running in 8 threads.
[03/14 07:36:26   115s] Congestion driven padding in post-place stage.
[03/14 07:36:26   115s] Congestion driven padding increases utilization from 1.170 to 1.000
[03/14 07:36:26   115s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1713.7M
[03/14 07:36:30   132s] default core: bins with density >  0.75 = 66.7 % ( 24 / 36 )
[03/14 07:36:30   132s] RPlace postIncrNP: Density = 0.962667 -> 1.051948.
[03/14 07:36:30   132s] RPlace postIncrNP Info: Density distribution changes:
[03/14 07:36:30   132s] Density distribution unevenness ratio = 7.000%
[03/14 07:36:30   132s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/14 07:36:30   132s] [1.05 - 1.10] :	 0 (0.00%) -> 1 (2.78%)
[03/14 07:36:30   132s] [1.00 - 1.05] :	 0 (0.00%) -> 2 (5.56%)
[03/14 07:36:30   132s] [0.95 - 1.00] :	 1 (2.78%) -> 1 (2.78%)
[03/14 07:36:30   132s] [0.90 - 0.95] :	 8 (22.22%) -> 7 (19.44%)
[03/14 07:36:30   132s] [0.85 - 0.90] :	 8 (22.22%) -> 7 (19.44%)
[03/14 07:36:30   132s] [0.80 - 0.85] :	 7 (19.44%) -> 3 (8.33%)
[03/14 07:36:30   132s] [CPU] RefinePlace/IncrNP (cpu=0:00:17.5, real=0:00:04.0, mem=1713.7MB) @(0:01:54 - 0:02:12).
[03/14 07:36:30   132s] Move report: incrNP moves 2639 insts, mean move: 18.77 um, max move: 90.99 um
[03/14 07:36:30   132s] 	Max move on inst (FE_OFC9_WR): (114.66, 90.89) --> (117.81, 3.05)
[03/14 07:36:30   132s] Move report: Timing Driven Placement moves 2639 insts, mean move: 18.77 um, max move: 90.99 um
[03/14 07:36:30   132s] 	Max move on inst (FE_OFC9_WR): (114.66, [03/14 07:36:30   132s] Starting refinePlace ...
90.89) --> (117.81, 3.05)
[03/14 07:36:30   132s] 	Runtime: CPU: 0:00:17.5 REAL: 0:00:04.0 MEM: 1713.7MB
[03/14 07:36:30   132s] default core: bins with density >  0.75 = 41.7 % ( 15 / 36 )
[03/14 07:36:30   132s] Density distribution unevenness ratio = 6.436%
[03/14 07:36:30   132s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:36:30   132s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1713.7MB) @(0:02:12 - 0:02:12).
[03/14 07:36:30   132s] Move report: preRPlace moves 1179 insts, mean move: 6.84 um, max move: 44.10 um
[03/14 07:36:30   132s] 	Max move on inst (SINT_reg): (122.22, 3.05) --> (78.12, 3.05)
[03/14 07:36:30   132s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/14 07:36:30   132s] 	Violation at original loc: Placement Blockage Violation
[03/14 07:36:30   132s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 07:36:30   132s] tweakage running in 8 threads.
[03/14 07:36:30   132s] Placement tweakage begins.
[03/14 07:36:30   132s] wire length = 1.393e+05
[03/14 07:36:30   133s] wire length = 1.340e+05
[03/14 07:36:30   133s] Placement tweakage ends.
[03/14 07:36:30   133s] Move report: tweak moves 759 insts, mean move: 3.96 um, max move: 17.01 um
[03/14 07:36:30   133s] 	Max move on inst (RC_CG_HIER_INST4/g12): (161.91, 27.45) --> (178.92, 27.45)
[03/14 07:36:30   133s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=1713.7MB) @(0:02:12 - 0:02:12).
[03/14 07:36:30   133s] Move report: legalization moves 1560 insts, mean move: 10.98 um, max move: 102.48 um
[03/14 07:36:30   133s] 	Max move on inst (CPU_REGS_regs_hi_data_reg[1][7]): (253.89, 222.65) --> (253.89, 120.17)
[03/14 07:36:30   133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1713.7MB) @(0:02:12 - 0:02:12).
[03/14 07:36:30   133s] Move report: Detail placement moves 2238 insts, mean move: 11.04 um, max move: 102.48 um
[03/14 07:36:30   133s] 	Max move on inst (CPU_REGS_regs_hi_data_reg[1][7]): (253.89, 222.65) --> (253.89, 120.17)
[03/14 07:36:30   133s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1713.7MB
[03/14 07:36:30   133s] Statistics of distance of Instance movement in refine placement:
[03/14 07:36:30   133s]   maximum (X+Y) =       116.82 um
[03/14 07:36:30   133s]   inst (FE_OFC9_WR) with max move: (114.66, 90.89) -> (85.68, 3.05)
[03/14 07:36:30   133s]   mean    (X+Y) =        21.63 um
[03/14 07:36:30   133s] Total instances flipped for WireLenOpt: 508
[03/14 07:36:30   133s] Total instances flipped, including legalization: 12
[03/14 07:36:30   133s] Summary Report:
[03/14 07:36:30   133s] Instances move: 2603 (out of 2648 movable)
[03/14 07:36:30   133s] Mean displacement: [03/14 07:36:30   133s] Total instances moved : 2603
21.63 um
[03/14 07:36:30   133s] Max displacement: 116.82 um (Instance: FE_OFC9_WR) (114.66, 90.89) -> (85.68, 3.05)
[03/14 07:36:30   133s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[03/14 07:36:30   133s] Total net length = 1.092e+05 (5.819e+04 5.103e+04) (ext = 3.540e+03)
[03/14 07:36:30   133s] Runtime: CPU: 0:00:18.1 REAL: 0:00:04.0 MEM: [03/14 07:36:30   133s] [CPU] RefinePlace/total (cpu=0:00:18.1, real=0:00:04.0, mem=1713.7MB) @(0:01:54 - 0:02:12).
1713.7MB
[03/14 07:36:30   133s] *** Finished refinePlace (0:02:12 mem=1713.7M) ***
[03/14 07:36:30   133s] Total net length = 1.284e+05 (6.830e+04 6.007e+04) (ext = 3.719e+03)
[03/14 07:36:30   133s] default core: bins with density >  0.75 =   50 % ( 18 / 36 )
[03/14 07:36:30   133s] Density distribution unevenness ratio = 5.212%
[03/14 07:36:30   133s] Trial Route Overflow 0(H) 0(V)
[03/14 07:36:30   133s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/14 07:36:30   133s] Starting congestion repair ...
[03/14 07:36:30   133s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:30   133s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:30   133s] (I)       Reading DB...
[03/14 07:36:30   133s] (I)       congestionReportName   : 
[03/14 07:36:30   133s] [NR-eagl] buildTerm2TermWires    : 1
[03/14 07:36:30   133s] [NR-eagl] doTrackAssignment      : 1
[03/14 07:36:30   133s] (I)       dumpBookshelfFiles     : 0
[03/14 07:36:30   133s] [NR-eagl] numThreads             : 1
[03/14 07:36:30   133s] [NR-eagl] honorMsvRouteConstraint: false
[03/14 07:36:30   133s] (I)       honorPin               : false
[03/14 07:36:30   133s] (I)       honorPinGuide          : true
[03/14 07:36:30   133s] (I)       honorPartition         : false
[03/14 07:36:30   133s] (I)       allowPartitionCrossover: false
[03/14 07:36:30   133s] (I)       honorSingleEntry       : true
[03/14 07:36:30   133s] (I)       honorSingleEntryStrong : true
[03/14 07:36:30   133s] (I)       handleViaSpacingRule   : false
[03/14 07:36:30   133s] (I)       PDConstraint           : none
[03/14 07:36:30   133s] [NR-eagl] honorClockSpecNDR      : 0
[03/14 07:36:30   133s] (I)       routingEffortLevel     : 3
[03/14 07:36:30   133s] [NR-eagl] minRouteLayer          : 2
[03/14 07:36:30   133s] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 07:36:30   133s] (I)       numRowsPerGCell        : 1
[03/14 07:36:30   133s] (I)       speedUpLargeDesign     : 0
[03/14 07:36:30   133s] (I)       speedUpBlkViolationClean: 0
[03/14 07:36:30   133s] (I)       autoGCellMerging       : 1
[03/14 07:36:30   133s] (I)       multiThreadingTA       : 0
[03/14 07:36:30   133s] (I)       punchThroughDistance   : -1
[03/14 07:36:30   133s] (I)       blockedPinEscape       : 0
[03/14 07:36:30   133s] (I)       blkAwareLayerSwitching : 0
[03/14 07:36:30   133s] (I)       betterClockWireModeling: 0
[03/14 07:36:30   133s] (I)       scenicBound            : 1.15
[03/14 07:36:30   133s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 07:36:30   133s] (I)       source-to-sink ratio   : 0.00
[03/14 07:36:30   133s] (I)       targetCongestionRatio  : 1.00
[03/14 07:36:30   133s] (I)       layerCongestionRatio   : 0.70
[03/14 07:36:30   133s] (I)       m1CongestionRatio      : 0.10
[03/14 07:36:30   133s] (I)       m2m3CongestionRatio    : 0.70
[03/14 07:36:30   133s] (I)       pinAccessEffort        : 0.10
[03/14 07:36:30   133s] (I)       localRouteEffort       : 1.00
[03/14 07:36:30   133s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 07:36:30   133s] (I)       supplyScaleFactorH     : 1.00
[03/14 07:36:30   133s] (I)       supplyScaleFactorV     : 1.00
[03/14 07:36:30   133s] (I)       highlight3DOverflowFactor: 0.00
[03/14 07:36:30   133s] (I)       skipTrackCommand             : 
[03/14 07:36:30   133s] (I)       readTROption           : true
[03/14 07:36:30   133s] (I)       extraSpacingBothSide   : false
[03/14 07:36:30   133s] [NR-eagl] numTracksPerClockWire  : 0
[03/14 07:36:30   133s] (I)       routeSelectedNetsOnly  : false
[03/14 07:36:30   133s] (I)       before initializing RouteDB syMemory usage = 1713.7 MB
[03/14 07:36:30   133s] (I)       starting read tracks
[03/14 07:36:30   133s] (I)       build grid graph
[03/14 07:36:30   133s] (I)       build grid graph start
[03/14 07:36:30   133s] (I)       build grid graph end
[03/14 07:36:30   133s] [NR-eagl] Layer1 has no routable track
[03/14 07:36:30   133s] [NR-eagl] Layer2 has single uniform track structure
[03/14 07:36:30   133s] [NR-eagl] Layer3 has single uniform track structure
[03/14 07:36:30   133s] [NR-eagl] Layer4 has single uniform track structure
[03/14 07:36:30   133s] [NR-eagl] Layer5 has single uniform track structure
[03/14 07:36:30   133s] [NR-eagl] Layer6 has single uniform track structure
[03/14 07:36:30   133s] (I)       Layer1   numNetMinLayer=2700
[03/14 07:36:30   133s] (I)       Layer2   numNetMinLayer=0
[03/14 07:36:30   133s] (I)       Layer3   numNetMinLayer=0
[03/14 07:36:30   133s] (I)       Layer4   numNetMinLayer=0
[03/14 07:36:30   133s] (I)       Layer5   numNetMinLayer=0
[03/14 07:36:30   133s] (I)       Layer6   numNetMinLayer=0
[03/14 07:36:30   133s] [NR-eagl] numViaLayers=5
[03/14 07:36:30   133s] (I)       end build via table
[03/14 07:36:30   133s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=738 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 07:36:30   133s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 07:36:30   133s] (I)       num ignored nets =0
[03/14 07:36:30   133s] (I)       readDataFromPlaceDB
[03/14 07:36:30   133s] (I)       Read net information..
[03/14 07:36:30   133s] [NR-eagl] Read numTotalNets=2700  numIgnoredNets=0
[03/14 07:36:30   133s] (I)       Read testcase time = 0.000 seconds
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] (I)       totalGlobalPin=9551, totalPins=9854
[03/14 07:36:30   133s] (I)       Model blockage into capacity
[03/14 07:36:30   133s] (I)       Read numBlocks=738  numPreroutedWires=0  numCapScreens=0
[03/14 07:36:30   133s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 07:36:30   133s] (I)       blocked area on Layer2 : 9942722800  (14.19%)
[03/14 07:36:30   133s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/14 07:36:30   133s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/14 07:36:30   133s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/14 07:36:30   133s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/14 07:36:30   133s] (I)       Modeling time = 0.000 seconds
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] [NR-eagl] There are 38 clock nets ( 0 with NDR ).
[03/14 07:36:30   133s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1713.7 MB
[03/14 07:36:30   133s] (I)       Layer1  viaCost=200.00
[03/14 07:36:30   133s] (I)       Layer2  viaCost=100.00
[03/14 07:36:30   133s] (I)       Layer3  viaCost=100.00
[03/14 07:36:30   133s] (I)       Layer4  viaCost=100.00
[03/14 07:36:30   133s] (I)       Layer5  viaCost=200.00
[03/14 07:36:30   133s] (I)       ---------------------Grid Graph Info--------------------
[03/14 07:36:30   133s] (I)       routing area        :  (0, 0) - (269640, 259860)
[03/14 07:36:30   133s] (I)       core area           :  (3150, 3050) - (266490, 256810)
[03/14 07:36:30   133s] (I)       Site Width          :   630  (dbu)
[03/14 07:36:30   133s] (I)       Row Height          :  4880  (dbu)
[03/14 07:36:30   133s] (I)       GCell Width         :  4880  (dbu)
[03/14 07:36:30   133s] (I)       GCell Height        :  4880  (dbu)
[03/14 07:36:30   133s] (I)       grid                :    55    53     6
[03/14 07:36:30   133s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/14 07:36:30   133s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/14 07:36:30   133s] (I)       Default wire width  :   230   280   280   280   280   440
[03/14 07:36:30   133s] (I)       Default wire space  :   230   280   280   280   280   460
[03/14 07:36:30   133s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/14 07:36:30   133s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/14 07:36:30   133s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/14 07:36:30   133s] (I)       Total num of tracks :     0   428   425   428   425   214
[03/14 07:36:30   133s] (I)       Num of masks        :     1     1     1     1     1     1
[03/14 07:36:30   133s] (I)       --------------------------------------------------------
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] (I)       After initializing earlyGlobalRoute syMemory usage = 1713.7 MB
[03/14 07:36:30   133s] (I)       Loading and dumping file time : 0.04 seconds
[03/14 07:36:30   133s] (I)       ============= Initialization =============
[03/14 07:36:30   133s] [NR-eagl] EstWL : 30544
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] (I)       total 2D Cap : 100598 = (46750 H, 53848 V)
[03/14 07:36:30   133s] (I)       botLay=Layer1  topLay=Layer6  numSeg=6908
[03/14 07:36:30   133s] (I)       ============  Phase 1a Route ============
[03/14 07:36:30   133s] (I)       Phase 1a runs 0.01 seconds
[03/14 07:36:30   133s] [NR-eagl] Usage: 30544 = (16072 H, 14472 V) = (34.38% H, 30.96% V) = (7.843e+04um H, 7.062e+04um V)
[03/14 07:36:30   133s] [NR-eagl] 
[03/14 07:36:30   133s] (I)       ============  Phase 1b Route ============
[03/14 07:36:30   133s] [NR-eagl] Usage: 30544 = (16072 H, 14472 V) = (34.38% H, 30.96% V) = (7.843e+04um H, 7.062e+04um V)
[03/14 07:36:30   133s] [NR-eagl] 
[03/14 07:36:30   133s] (I)       ============  Phase 1c Route ============
[03/14 07:36:30   133s] [NR-eagl] earlyGlobalRoute overflow: 0.24% H + 0.68% V
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] [NR-eagl] Usage: 30544 = (16072 H, 14472 V) = (34.38% H, 30.96% V) = (7.843e+04um H, 7.062e+04um V)
[03/14 07:36:30   133s] [NR-eagl] 
[03/14 07:36:30   133s] (I)       ============  Phase 1d Route ============
[03/14 07:36:30   133s] [NR-eagl] Usage: 30544 = (16072 H, 14472 V) = (34.38% H, 30.96% V) = (7.843e+04um H, 7.062e+04um V)
[03/14 07:36:30   133s] [NR-eagl] 
[03/14 07:36:30   133s] (I)       ============  Phase 1e Route ============
[03/14 07:36:30   133s] (I)       Phase 1e runs 0.00 seconds
[03/14 07:36:30   133s] [NR-eagl] Usage: 30544 = (16072 H, 14472 V) = (34.38% H, 30.96% V) = (7.843e+04um H, 7.062e+04um V)
[03/14 07:36:30   133s] [NR-eagl] 
[03/14 07:36:30   133s] (I)       [03/14 07:36:30   133s] [NR-eagl] earlyGlobalRoute overflow: 0.24% H + 0.68% V
[03/14 07:36:30   133s] 
============  Phase 1l Route ============
[03/14 07:36:30   133s] (I)       dpBasedLA: time=0.01  totalOF=1267459  totalVia=24450  totalWL=30543  total(Via+WL)=54993 
[03/14 07:36:30   133s] (I)       Total Global Routing Runtime: 0.04 seconds
[03/14 07:36:30   133s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.24% V
[03/14 07:36:30   133s] [NR-eagl] Overflow after earlyGlobalRoute 0.08% H + 0.32% V
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 07:36:30   133s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] ** np local hotspot detection info verbose **
[03/14 07:36:30   133s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:30   133s] 
[03/14 07:36:30   133s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/14 07:36:30   133s] (I)       [03/14 07:36:30   133s] Skipped repairing congestion.
============= track Assignment ============
[03/14 07:36:30   133s] (I)       extract Global 3D Wires
[03/14 07:36:30   133s] (I)       Extract Global WL : time=0.00
[03/14 07:36:30   133s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/14 07:36:30   133s] (I)       track assignment initialization runtime=663 millisecond
[03/14 07:36:30   133s] (I)       #threads=1 for track assignment
[03/14 07:36:30   133s] (I)       track assignment kernel runtime=54964 millisecond
[03/14 07:36:30   133s] (I)       End Greedy Track Assignment
[03/14 07:36:30   133s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9812
[03/14 07:36:30   133s] [NR-eagl] Layer2(MET2)(V) length: 3.070740e+04um, number of vias: 12644
[03/14 07:36:30   133s] [NR-eagl] Layer3(MET3)(H) length: 4.849622e+04um, number of vias: 4023
[03/14 07:36:30   133s] [NR-eagl] Layer4(MET4)(V) length: 3.651337e+04um, number of vias: 2259
[03/14 07:36:30   133s] [NR-eagl] Layer5(MET5)(H) length: 3.223075e+04um, number of vias: 373
[03/14 07:36:30   133s] [NR-eagl] Layer6(METTP)(V) length: 7.396249e+03um, number of vias: 0
[03/14 07:36:30   133s] [NR-eagl] Total length: 1.553440e+05um, number of vias: 29111
[03/14 07:36:31   133s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[03/14 07:36:31   133s] Start to check current routing status for nets...
[03/14 07:36:31   133s] Using hname+ instead name for net compare
[03/14 07:36:31   133s] Activating lazyNetListOrdering
[03/14 07:36:31   133s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/14 07:36:31   133s] All nets are already routed correctly.
[03/14 07:36:31   133s] End to check current routing status for nets (mem=1615.4M)
[03/14 07:36:31   133s] Extraction called for design 'cpu_z80' of instances=3376 and nets=2727 using extraction engine 'preRoute' .
[03/14 07:36:31   133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:36:31   133s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:36:31   133s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:36:31   133s] RC Extraction called in multi-corner(1) mode.
[03/14 07:36:31   133s] RCMode: PreRoute
[03/14 07:36:31   133s]       RC Corner Indexes            0   
[03/14 07:36:31   133s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:36:31   133s] Resistance Scaling Factor    : 1.00000 
[03/14 07:36:31   133s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:36:31   133s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:36:31   133s] Shrink Factor                : 1.00000
[03/14 07:36:31   133s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:36:31   133s] Using capacitance table file ...
[03/14 07:36:31   133s] Updating RC grid for preRoute extraction ...
[03/14 07:36:31   133s] Initializing multi-corner capacitance tables ... 
[03/14 07:36:31   133s] Initializing multi-corner resistance tables ...
[03/14 07:36:31   133s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1615.449M)
[03/14 07:36:31   133s] Compute RC Scale Done ...
[03/14 07:36:31   133s] **INFO : Setting latch borrow mode to budget during optimization
[03/14 07:36:31   133s] #################################################################################
[03/14 07:36:31   133s] # Design Stage: PreRoute
[03/14 07:36:31   133s] # Design Name: cpu_z80
[03/14 07:36:31   133s] # Design Mode: 90nm
[03/14 07:36:31   133s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:36:31   133s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:36:31   133s] # Signoff Settings: SI Off 
[03/14 07:36:31   133s] #################################################################################
[03/14 07:36:31   134s] Calculate delays in Single mode...
[03/14 07:36:31   134s] Topological Sorting (CPU = 0:00:00.0, MEM = 1697.6M, InitMEM = 1697.6M)
[03/14 07:36:31   135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:36:31   135s] End delay calculation. (MEM=2157.47 CPU=0:00:01.3 REAL=0:00:00.0)
[03/14 07:36:31   135s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 2157.5M) ***
[03/14 07:36:32   136s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:02:15 mem=2157.5M)
[03/14 07:36:32   136s] 
[03/14 07:36:32   136s] ------------------------------------------------------------
[03/14 07:36:32   136s]      Summary (cpu=0.32min real=0.10min mem=1615.4M)                             
[03/14 07:36:32   136s] ------------------------------------------------------------
[03/14 07:36:32   136s] 
[03/14 07:36:32   136s] Setup views included:
[03/14 07:36:32   136s]  default_emulate_view 
[03/14 07:36:32   136s] 
[03/14 07:36:32   136s] +--------------------+---------+
[03/14 07:36:32   136s] |     Setup mode     |   all   |
[03/14 07:36:32   136s] +--------------------+---------+
[03/14 07:36:32   136s] |           WNS (ns):| -0.305  |
[03/14 07:36:32   136s] |           TNS (ns):| -1.969  |
[03/14 07:36:32   136s] |    Violating Paths:|   11    |
[03/14 07:36:32   136s] |          All Paths:|   410   |
[03/14 07:36:32   136s] +--------------------+---------+
[03/14 07:36:32   136s] 
[03/14 07:36:32   136s] +----------------+-------------------------------+------------------+
[03/14 07:36:32   136s] |                |              Real             |       Total      |
[03/14 07:36:32   136s] |    DRVs        +------------------+------------+------------------|
[03/14 07:36:32   136s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:36:32   136s] +----------------+------------------+------------+------------------+
[03/14 07:36:32   136s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:32   136s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:32   136s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:32   136s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:32   136s] +----------------+------------------+------------+------------------+
[03/14 07:36:32   136s] 
[03/14 07:36:32   136s] Density: 81.931%
[03/14 07:36:32   136s] ------------------------------------------------------------
[03/14 07:36:32   136s] **opt_design ... cpu = 0:00:54, real = 0:00:33, mem = 1699.6M, totSessionCpu=0:02:16 **
[03/14 07:36:32   136s] *** Timing NOT met, worst failing slack is -0.305
[03/14 07:36:32   136s] *** Check timing (0:00:00.0)
[03/14 07:36:32   136s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:32   136s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:32   136s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:32   136s] Begin: GigaOpt Optimization in WNS mode
[03/14 07:36:32   136s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:32   136s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:32   136s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:32   136s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:32   136s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:32   136s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:32   136s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 07:36:38   142s] *info: 38 clock nets excluded
[03/14 07:36:38   142s] *info: 7 special nets excluded.
[03/14 07:36:38   142s] *info: 25 no-driver nets excluded.
[03/14 07:36:39   143s] Effort level <high> specified for reg2reg path_group
[03/14 07:36:39   143s] Effort level <high> specified for reg2cgate path_group
[03/14 07:36:39   143s] ** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -1.969 Density 81.93
[03/14 07:36:39   143s] Optimizer WNS Pass 0
[03/14 07:36:39   144s] Active Path Group: reg2cgate reg2reg  
[03/14 07:36:39   144s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:39   144s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:36:39   144s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:39   144s] |  -0.305|   -0.305|  -1.969|   -1.969|    81.93%|   0:00:00.0| 2441.2M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:40   145s] |  -0.221|   -0.221|  -0.874|   -0.874|    82.15%|   0:00:01.0| 2462.2M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:40   146s] |  -0.190|   -0.190|  -0.713|   -0.713|    82.17%|   0:00:00.0| 2464.0M|default_emulate_view|  reg2reg| CPU_REGS_pc_reg[15]/D                         |
[03/14 07:36:40   146s] |  -0.140|   -0.140|  -0.528|   -0.528|    82.20%|   0:00:00.0| 2466.7M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:40   147s] |  -0.007|   -0.007|  -0.014|   -0.014|    82.23%|   0:00:00.0| 2469.7M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:41   147s] |   0.049|    0.049|   0.000|    0.000|    82.31%|   0:00:01.0| 2471.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:41   147s] |   0.049|    0.049|   0.000|    0.000|    82.31%|   0:00:00.0| 2471.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:41   147s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:41   147s] 
[03/14 07:36:41   147s] *** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:02.0 mem=2471.5M) ***
[03/14 07:36:41   147s] 
[03/14 07:36:41   147s] *** Finished Optimize Step Cumulative (cpu=0:00:03.5 real=0:00:02.0 mem=2471.5M) ***
[03/14 07:36:41   147s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 82.31
[03/14 07:36:41   147s] Placement Snapshot: Density distribution:
[03/14 07:36:41   147s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:36:41   147s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:36:41   147s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:36:41   147s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:36:41   147s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:36:41   147s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:36:41   147s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:36:41   147s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:36:41   147s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:36:41   147s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:36:41   147s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:36:41   147s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:36:41   147s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:36:41   147s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:36:41   147s] [0.30 - 0.35]: 1 (4.00%)
[03/14 07:36:41   147s] [0.25 - 0.30]: 1 (4.00%)
[03/14 07:36:41   147s] [0.20 - 0.25]: 5 (20.00%)
[03/14 07:36:41   147s] [0.15 - 0.20]: 3 (12.00%)
[03/14 07:36:41   147s] [0.10 - 0.15]: 6 (24.00%)
[03/14 07:36:41   147s] [0.05 - 0.10]: 3 (12.00%)
[03/14 07:36:41   147s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:36:41   147s] Begin: Area Reclaim Optimization
[03/14 07:36:41   148s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.31
[03/14 07:36:41   148s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:41   148s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:36:41   148s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:41   148s] |    82.31%|        -|   0.000|   0.000|   0:00:00.0| 2493.5M|
[03/14 07:36:41   148s] |    82.31%|        0|   0.000|   0.000|   0:00:00.0| 2501.5M|
[03/14 07:36:43   152s] |    81.50%|       57|   0.000|   0.000|   0:00:02.0| 2501.5M|
[03/14 07:36:43   152s] |    81.48%|        2|   0.000|   0.000|   0:00:00.0| 2501.5M|
[03/14 07:36:43   152s] |    81.47%|        1|   0.000|   0.000|   0:00:00.0| 2501.5M|
[03/14 07:36:43   152s] |    81.47%|        0|   0.000|   0.000|   0:00:00.0| 2501.5M|
[03/14 07:36:43   152s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:43   152s] 
[03/14 07:36:43   152s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 60 **
[03/14 07:36:43   152s] --------------------------------------------------------------
[03/14 07:36:43   152s] |                                   | Total     | Sequential |
[03/14 07:36:43   152s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.47
[03/14 07:36:43   152s] --------------------------------------------------------------
[03/14 07:36:43   152s] | Num insts resized                 |      57  |       0    |
[03/14 07:36:43   152s] | Num insts undone                  |       0  |       0    |
[03/14 07:36:43   152s] | Num insts Downsized               |      57  |       0    |
[03/14 07:36:43   152s] | Num insts Samesized               |       0  |       0    |
[03/14 07:36:43   152s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:36:43   152s] | Num multiple commits+uncommits    |       3  |       -    |
[03/14 07:36:43   152s] --------------------------------------------------------------
[03/14 07:36:43   152s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:02.0) **
[03/14 07:36:43   152s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=2493.49M, totSessionCpu=0:02:32).
[03/14 07:36:43   152s] Placement Snapshot: Density distribution:
[03/14 07:36:43   152s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:36:43   152s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:36:43   152s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:36:43   152s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:36:43   152s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:36:43   152s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:36:43   152s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:36:43   152s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:36:43   152s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:36:43   152s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:36:43   152s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:36:43   152s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:36:43   152s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:36:43   152s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:36:43   152s] [0.30 - 0.35]: 1 (4.00%)
[03/14 07:36:43   152s] [0.25 - 0.30]: 1 (4.00%)
[03/14 07:36:43   152s] [0.20 - 0.25]: 6 (24.00%)
[03/14 07:36:43   152s] [0.15 - 0.20]: 2 (8.00%)
[03/14 07:36:43   152s] [0.10 - 0.15]: 8 (32.00%)
[03/14 07:36:43   152s] [0.05 - 0.10]: 1 (4.00%)
[03/14 07:36:43   152s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:36:43   152s] *** Starting refinePlace (0:02:32 mem=2533.5M) ***
[03/14 07:36:43   152s] Total net length = 1.320e+05 (6.975e+04 6.221e+04) (ext = 3.767e+03)
[03/14 07:36:43   152s] *** Checked 2 GNC rules.
[03/14 07:36:43   152s] *** Applying global-net connections...
[03/14 07:36:43   152s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:36:43   152s] **WARN: (IMPSP-315):	Found 3385 instances insts with no PG Term connections.
[03/14 07:36:43   152s] Type 'man IMPSP-315' for more detail.
[03/14 07:36:43   152s] default core: bins with density >  0.75 =   75 % ( 27 / 36 )
[03/14 07:36:43   152s] Density distribution unevenness ratio = 6.104%
[03/14 07:36:43   152s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2533.5MB) @(0:02:32 - 0:02:32).
[03/14 07:36:43   152s] Starting refinePlace ...
[03/14 07:36:43   152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:43   152s] default core: bins with density >  0.75 =   50 % ( 18 / 36 )
[03/14 07:36:43   152s] Density distribution unevenness ratio = 5.312%
[03/14 07:36:43   152s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:36:43   152s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2535.5MB) @(0:02:32 - 0:02:32).
[03/14 07:36:43   152s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:43   152s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 07:36:43   153s] Move report: legalization moves 35 insts, mean move: 11.98 um, max move: 51.18 um
[03/14 07:36:43   153s] 	Max move on inst (CPU_ALU8_final_adder_add_1905_25_g1161): (262.71, 100.65) --> (226.17, 86.01)
[03/14 07:36:43   153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2535.5MB) @(0:02:32 - 0:02:32).
[03/14 07:36:43   153s] Move report: Detail placement moves 35 insts, mean move: 11.98 um, max move: 51.18 um
[03/14 07:36:43   153s] 	Max move on inst (CPU_ALU8_final_adder_add_1905_25_g1161): (262.71, 100.65) --> (226.17, 86.01)
[03/14 07:36:43   153s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2535.5MB
[03/14 07:36:43   153s] Statistics of distance of Instance movement in refine placement:
[03/14 07:36:43   153s]   maximum (X+Y) =        51.18 um
[03/14 07:36:43   153s]   inst (CPU_ALU8_final_adder_add_1905_25_g1161) with max move: (262.71, 100.65) -> (226.17, 86.01)
[03/14 07:36:43   153s]   mean    (X+Y) =        11.98 um
[03/14 07:36:43   153s] Summary Report:
[03/14 07:36:43   153s] Instances move: 35 (out of 2657 movable)
[03/14 07:36:43   153s] Mean displacement: 11.98 um
[03/14 07:36:43   153s] Max displacement: 51.18 um (Instance: CPU_ALU8_final_adder_add_1905_25_g1161) (262.71, 100.65) -> (226.17, 86.01)
[03/14 07:36:43   153s] Total instances moved : 35
[03/14 07:36:43   153s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
[03/14 07:36:43   153s] Total net length = 1.320e+05 (6.975e+04 6.221e+04) (ext = 3.767e+03)
[03/14 07:36:43   153s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: [03/14 07:36:43   153s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2535.5MB) @(0:02:32 - 0:02:32).
2535.5MB
[03/14 07:36:43   153s] *** Finished refinePlace (0:02:32 mem=2535.5M) ***
[03/14 07:36:43   153s] *** maximum move = 51.18 um ***
[03/14 07:36:43   153s] *** Finished re-routing un-routed nets (2535.5M) ***
[03/14 07:36:43   153s] 
[03/14 07:36:43   153s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2535.5M) ***
[03/14 07:36:43   153s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 81.47
[03/14 07:36:43   153s] Skipped Place ECO bump recovery (WNS opt)
[03/14 07:36:43   153s] Optimizer WNS Pass 1
[03/14 07:36:43   153s] Active Path Group: reg2cgate reg2reg  
[03/14 07:36:43   153s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:43   153s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:36:43   153s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:43   153s] |   0.001|    0.001|   0.000|    0.000|    81.47%|   0:00:00.0| 2535.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:44   154s] |   0.044|    0.044|   0.000|    0.000|    81.77%|   0:00:01.0| 2536.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:44   154s] |   0.044|    0.044|   0.000|    0.000|    81.77%|   0:00:00.0| 2536.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:44   154s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:44   154s] 
[03/14 07:36:44   154s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2536.5M) ***
[03/14 07:36:44   154s] 
[03/14 07:36:44   154s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2536.5M) ***
[03/14 07:36:44   154s] ** GigaOpt Optimizer WNS Slack 0.044 TNS Slack 0.000 Density 81.77
[03/14 07:36:44   154s] Placement Snapshot: Density distribution:
[03/14 07:36:44   154s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:36:44   154s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:36:44   154s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:36:44   154s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:36:44   154s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:36:44   154s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:36:44   154s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:36:44   154s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:36:44   154s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:36:44   154s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:36:44   154s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:36:44   154s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:36:44   154s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:36:44   154s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:36:44   154s] [0.30 - 0.35]: 1 (4.00%)
[03/14 07:36:44   154s] [0.25 - 0.30]: 0 (0.00%)
[03/14 07:36:44   154s] [0.20 - 0.25]: 6 (24.00%)
[03/14 07:36:44   154s] [0.15 - 0.20]: 3 (12.00%)
[03/14 07:36:44   154s] [0.10 - 0.15]: 7 (28.00%)
[03/14 07:36:44   154s] [0.05 - 0.10]: 2 (8.00%)
[03/14 07:36:44   154s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:36:44   154s] Begin: Area Reclaim Optimization
[03/14 07:36:44   155s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.77
[03/14 07:36:44   155s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:44   155s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:36:44   155s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:44   155s] |    81.77%|        -|   0.000|   0.000|   0:00:00.0| 2558.2M|
[03/14 07:36:44   155s] |    81.75%|        1|   0.000|   0.000|   0:00:00.0| 2565.2M|
[03/14 07:36:45   157s] |    81.41%|       14|   0.000|   0.000|   0:00:01.0| 2565.2M|
[03/14 07:36:45   157s] |    81.39%|        3|   0.000|   0.000|   0:00:00.0| 2565.2M|
[03/14 07:36:45   158s] |    81.39%|        0|   0.000|   0.000|   0:00:00.0| 2565.2M|
[03/14 07:36:45   158s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:45   158s] 
[03/14 07:36:45   158s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 14 **
[03/14 07:36:45   158s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.39
[03/14 07:36:45   158s] --------------------------------------------------------------
[03/14 07:36:45   158s] |                                   | Total     | Sequential |
[03/14 07:36:45   158s] --------------------------------------------------------------
[03/14 07:36:45   158s] | Num insts resized                 |      13  |       1    |
[03/14 07:36:45   158s] | Num insts undone                  |       3  |       0    |
[03/14 07:36:45   158s] | Num insts Downsized               |      13  |       1    |
[03/14 07:36:45   158s] | Num insts Samesized               |       0  |       0    |
[03/14 07:36:45   158s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:36:45   158s] | Num multiple commits+uncommits    |       1  |       -    |
[03/14 07:36:45   158s] --------------------------------------------------------------
[03/14 07:36:45   158s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:01.0) **
[03/14 07:36:45   158s] Placement Snapshot: Density distribution:
[03/14 07:36:45   158s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=2558.23M, totSessionCpu=0:02:37).
[03/14 07:36:45   158s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:36:45   158s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:36:45   158s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:36:45   158s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:36:45   158s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:36:45   158s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:36:45   158s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:36:45   158s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:36:45   158s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:36:45   158s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:36:45   158s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:36:45   158s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:36:45   158s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:36:45   158s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:36:45   158s] [0.30 - 0.35]: 1 (4.00%)
[03/14 07:36:45   158s] [0.25 - 0.30]: 0 (0.00%)
[03/14 07:36:45   158s] [0.20 - 0.25]: 7 (28.00%)
[03/14 07:36:45   158s] [0.15 - 0.20]: 3 (12.00%)
[03/14 07:36:45   158s] [0.10 - 0.15]: 7 (28.00%)
[03/14 07:36:45   158s] [0.05 - 0.10]: 1 (4.00%)
[03/14 07:36:45   158s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:36:45   158s] *** Starting refinePlace (0:02:37 mem=2565.2M) ***
[03/14 07:36:45   158s] Total net length = 1.325e+05 (6.992e+04 6.255e+04) (ext = 3.801e+03)
[03/14 07:36:45   158s] *** Checked 2 GNC rules.
[03/14 07:36:45   158s] *** Applying global-net connections...
[03/14 07:36:45   158s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:36:45   158s] **WARN: (IMPSP-315):	Found 3391 instances insts with no PG Term connections.
[03/14 07:36:45   158s] Type 'man IMPSP-315' for more detail.
[03/14 07:36:45   158s] default core: bins with density >  0.75 =   75 % ( 27 / 36 )
[03/14 07:36:45   158s] Density distribution unevenness ratio = 6.01[03/14 07:36:45   158s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2565.2MB) @(0:02:37 - 0:02:37).
0%
[03/14 07:36:45   158s] Starting refinePlace ...
[03/14 07:36:45   158s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:45   158s] default core: bins with density >  0.75 =   50 % ( 18 / 36 )
[03/14 07:36:45   158s] Density distribution unevenness ratio = 5.232%
[03/14 07:36:45   158s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:36:45   158s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2567.2MB) @(0:02:37 - 0:02:37).
[03/14 07:36:45   158s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:45   158s] wireLenOptFixPriorityInst 0 inst fixed
[03/14 07:36:45   158s] Move report: legalization moves 7 insts, mean move: 5.24 um, max move: 8.03 um
[03/14 07:36:45   158s] 	Max move on inst (FE_RC_18_0): (180.81, 51.85) --> (183.96, 56.73)
[03/14 07:36:46   158s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2567.2MB) @(0:02:37 - 0:02:37).
[03/14 07:36:46   158s] Move report: Detail placement moves 7 insts, mean move: 5.24 um, max move: 8.03 um
[03/14 07:36:46   158s] 	Max move on inst (FE_RC_18_0): (180.81, 51.85) --> (183.96, 56.73)
[03/14 07:36:46   158s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2567.2MB
[03/14 07:36:46   158s] Statistics of distance of Instance movement in refine placement:
[03/14 07:36:46   158s]   maximum (X+Y) =         8.03 um
[03/14 07:36:46   158s]   inst (FE_RC_18_0) with max move: (180.81, 51.85) -> (183.96, 56.73)
[03/14 07:36:46   158s]   mean    (X+Y) =         5.24 um
[03/14 07:36:46   158s] Total instances flipped for legalization: 2
[03/14 07:36:46   158s] Total instances moved : 7
[03/14 07:36:46   158s] Summary Report:
[03/14 07:36:46   158s] Instances move: 7 (out of 2663 movable)
[03/14 07:36:46   158s] Mean displacement: 5.24 um
[03/14 07:36:46   158s] Max displacement: 8.03 um (Instance: FE_RC_18_0) (180.81, 51.85) -> (183.96, 56.73)
[03/14 07:36:46   158s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OR2X1
[03/14 07:36:46   158s] Total net length = 1.325e+05 (6.992e+04 6.255e+04) (ext = 3.801e+03)
[03/14 07:36:46   158s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2567.2MB
[03/14 07:36:46   158s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2567.2MB) @(0:02:37 - 0:02:37).
[03/14 07:36:46   158s] *** Finished refinePlace (0:02:37 mem=2567.2M) ***
[03/14 07:36:46   158s] *** maximum move = 8.03 um ***
[03/14 07:36:46   158s] *** Finished re-routing un-routed nets (2567.2M) ***
[03/14 07:36:46   158s] 
[03/14 07:36:46   158s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2567.2M) ***
[03/14 07:36:46   158s] ** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 81.39
[03/14 07:36:46   158s] Recovering Place ECO bump
[03/14 07:36:46   158s] Active Path Group: reg2cgate reg2reg  
[03/14 07:36:46   158s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:46   158s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:36:46   158s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:46   158s] |   0.009|    0.009|   0.000|    0.000|    81.39%|   0:00:00.0| 2567.2M|default_emulate_view|  reg2reg| CPU_REGS_pc_reg[15]/D                         |
[03/14 07:36:46   159s] |   0.031|    0.031|   0.000|    0.000|    81.41%|   0:00:00.0| 2573.1M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:46   159s] |   0.051|    0.051|   0.000|    0.000|    81.41%|   0:00:00.0| 2573.1M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:46   159s] |   0.051|    0.051|   0.000|    0.000|    81.41%|   0:00:00.0| 2573.1M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:36:46   159s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:36:46   159s] 
[03/14 07:36:46   159s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=2573.1M) ***
[03/14 07:36:46   159s] 
[03/14 07:36:46   159s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:00.0 mem=2573.1M) ***
[03/14 07:36:47   160s] *** Starting refinePlace (0:02:39 mem=2573.1M) ***
[03/14 07:36:47   160s] Total net length = 1.328e+05 (7.014e+04 6.268e+04) (ext = 3.801e+03)
[03/14 07:36:47   160s] *** Checked 2 GNC rules.
[03/14 07:36:47   160s] *** Applying global-net connections...
[03/14 07:36:47   160s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:36:47   160s] **WARN: (IMPSP-315):	Found 3391 instances insts with no PG Term connections.
[03/14 07:36:47   160s] Type 'man IMPSP-315' for more detail.
[03/14 07:36:47   160s] Starting refinePlace ...
[03/14 07:36:47   160s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:47   160s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:47   160s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2573.1MB) @(0:02:39 - 0:02:39).
[03/14 07:36:47   160s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:36:47   160s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2573.1MB
[03/14 07:36:47   160s] Statistics of distance of Instance movement in refine placement:
[03/14 07:36:47   160s]   maximum (X+Y) =         0.00 um
[03/14 07:36:47   160s]   mean    (X+Y) =         0.00 um
[03/14 07:36:47   160s] Total instances moved : 0
[03/14 07:36:47   160s] Summary Report:
[03/14 07:36:47   160s] Instances move: 0 (out of 2663 movable)
[03/14 07:36:47   160s] Mean displacement: 0.00 um
[03/14 07:36:47   160s] Max displacement: 0.00 um 
[03/14 07:36:47   160s] Total net length = 1.328e+05 (7.014e+04 6.268e+04) (ext = 3.801e+03)
[03/14 07:36:47   160s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2573.1MB) @(0:02:39 - 0:02:39).
[03/14 07:36:47   160s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2573.1MB
[03/14 07:36:47   160s] *** Finished refinePlace (0:02:39 mem=2573.1M) ***
[03/14 07:36:47   160s] *** maximum move = 0.00 um ***
[03/14 07:36:47   160s] *** Finished re-routing un-routed nets (2573.1M) ***
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2573.1M) ***
[03/14 07:36:47   160s] ** GigaOpt Optimizer WNS Slack 0.051 TNS Slack 0.000 Density 81.41
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] *** Finish pre-CTS Setup Fixing (cpu=0:00:17.1 real=0:00:09.0 mem=2573.1M) ***
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] End: GigaOpt Optimization in WNS mode
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] ------------------------------------------------------------
[03/14 07:36:47   160s]      Summary (cpu=0.40min real=0.25min mem=1835.4M)                             
[03/14 07:36:47   160s] ------------------------------------------------------------
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] Setup views included:
[03/14 07:36:47   160s]  default_emulate_view 
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   160s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:36:47   160s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   160s] |           WNS (ns):|  0.051  |  0.051  |  0.647  |  3.828  |
[03/14 07:36:47   160s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:36:47   160s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:36:47   160s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:36:47   160s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] +----------------+-------------------------------+------------------+
[03/14 07:36:47   160s] |                |              Real             |       Total      |
[03/14 07:36:47   160s] |    DRVs        +------------------+------------+------------------|
[03/14 07:36:47   160s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:36:47   160s] +----------------+------------------+------------+------------------+
[03/14 07:36:47   160s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:47   160s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:47   160s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:47   160s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:47   160s] +----------------+------------------+------------+------------------+
[03/14 07:36:47   160s] 
[03/14 07:36:47   160s] Density: 81.407%
[03/14 07:36:47   160s] Routing Overflow: 0.08% H and 0.32% V
[03/14 07:36:47   160s] ------------------------------------------------------------
[03/14 07:36:47   160s] **opt_design ... cpu = 0:01:18, real = 0:00:48, mem = 1833.4M, totSessionCpu=0:02:40 **
[03/14 07:36:47   160s] *** Timing NOT met, worst failing slack is 0.051
[03/14 07:36:47   160s] *** Check timing (0:00:00.0)
[03/14 07:36:47   160s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:47   160s] optDesignOneStep: Leakage Power Flow
[03/14 07:36:47   160s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:36:47   160s] **INFO: Flow update: Design timing is met.
[03/14 07:36:47   161s] 
[03/14 07:36:47   161s] ------------------------------------------------------------
[03/14 07:36:47   161s]      Summary (cpu=0.00min real=0.00min mem=1831.3M)                             
[03/14 07:36:47   161s] ------------------------------------------------------------
[03/14 07:36:47   161s] 
[03/14 07:36:47   161s] Setup views included:
[03/14 07:36:47   161s]  default_emulate_view 
[03/14 07:36:47   161s] 
[03/14 07:36:47   161s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   161s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:36:47   161s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   161s] |           WNS (ns):|  0.051  |  0.051  |  0.647  |  3.828  |
[03/14 07:36:47   161s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:36:47   161s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:36:47   161s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:36:47   161s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:47   161s] 
[03/14 07:36:47   161s] +----------------+-------------------------------+------------------+
[03/14 07:36:47   161s] |                |              Real             |       Total      |
[03/14 07:36:47   161s] |    DRVs        +------------------+------------+------------------|
[03/14 07:36:47   161s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:36:47   161s] +----------------+------------------+------------+------------------+
[03/14 07:36:47   161s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:47   161s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:47   161s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:47   161s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:47   161s] +----------------+------------------+------------+------------------+
[03/14 07:36:47   161s] 
[03/14 07:36:47   161s] Density: 81.407%
[03/14 07:36:47   161s] Routing Overflow: 0.08% H and 0.32% V
[03/14 07:36:47   161s] ------------------------------------------------------------
[03/14 07:36:47   161s] **opt_design ... cpu = 0:01:19, real = 0:00:48, mem = 1831.3M, totSessionCpu=0:02:40 **
[03/14 07:36:47   161s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:36:47   161s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:36:47   161s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:36:47   161s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:36:47   161s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:36:47   161s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:50   163s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:50   163s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:36:50   163s] [PSP] Started earlyGlobalRoute kernel
[03/14 07:36:50   163s] [PSP] Initial Peak syMemory usage = 1835.4 MB
[03/14 07:36:50   163s] (I)       Reading DB...
[03/14 07:36:50   163s] (I)       congestionReportName   : 
[03/14 07:36:50   163s] [NR-eagl] buildTerm2TermWires    : 1
[03/14 07:36:50   163s] [NR-eagl] doTrackAssignment      : 1
[03/14 07:36:50   163s] (I)       dumpBookshelfFiles     : 0
[03/14 07:36:50   163s] [NR-eagl] numThreads             : 1
[03/14 07:36:50   163s] [NR-eagl] honorMsvRouteConstraint: false
[03/14 07:36:50   163s] (I)       honorPin               : false
[03/14 07:36:50   163s] (I)       honorPinGuide          : true
[03/14 07:36:50   163s] (I)       honorPartition         : false
[03/14 07:36:50   163s] (I)       allowPartitionCrossover: false
[03/14 07:36:50   163s] (I)       honorSingleEntry       : true
[03/14 07:36:50   163s] (I)       honorSingleEntryStrong : true
[03/14 07:36:50   163s] (I)       handleViaSpacingRule   : false
[03/14 07:36:50   163s] (I)       PDConstraint           : none
[03/14 07:36:50   163s] [NR-eagl] honorClockSpecNDR      : 0
[03/14 07:36:50   163s] (I)       routingEffortLevel     : 3
[03/14 07:36:50   163s] [NR-eagl] minRouteLayer          : 2
[03/14 07:36:50   163s] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 07:36:50   163s] (I)       numRowsPerGCell        : 1
[03/14 07:36:50   163s] (I)       speedUpLargeDesign     : 0
[03/14 07:36:50   163s] (I)       speedUpBlkViolationClean: 0
[03/14 07:36:50   163s] (I)       autoGCellMerging       : 1
[03/14 07:36:50   163s] (I)       multiThreadingTA       : 0
[03/14 07:36:50   163s] (I)       punchThroughDistance   : -1
[03/14 07:36:50   163s] (I)       blockedPinEscape       : 0
[03/14 07:36:50   163s] (I)       blkAwareLayerSwitching : 0
[03/14 07:36:50   163s] (I)       betterClockWireModeling: 0
[03/14 07:36:50   163s] (I)       scenicBound            : 1.15
[03/14 07:36:50   163s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 07:36:50   163s] (I)       source-to-sink ratio   : 0.00
[03/14 07:36:50   163s] (I)       targetCongestionRatio  : 1.00
[03/14 07:36:50   163s] (I)       layerCongestionRatio   : 0.70
[03/14 07:36:50   163s] (I)       m1CongestionRatio      : 0.10
[03/14 07:36:50   163s] (I)       m2m3CongestionRatio    : 0.70
[03/14 07:36:50   163s] (I)       pinAccessEffort        : 0.10
[03/14 07:36:50   163s] (I)       localRouteEffort       : 1.00
[03/14 07:36:50   163s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 07:36:50   163s] (I)       supplyScaleFactorH     : 1.00
[03/14 07:36:50   163s] (I)       supplyScaleFactorV     : 1.00
[03/14 07:36:50   163s] (I)       highlight3DOverflowFactor: 0.00
[03/14 07:36:50   163s] (I)       skipTrackCommand             : 
[03/14 07:36:50   163s] (I)       readTROption           : true
[03/14 07:36:50   163s] (I)       extraSpacingBothSide   : false
[03/14 07:36:50   163s] [NR-eagl] numTracksPerClockWire  : 0
[03/14 07:36:50   163s] (I)       routeSelectedNetsOnly  : false
[03/14 07:36:50   163s] (I)       before initializing RouteDB syMemory usage = 1835.4 MB
[03/14 07:36:50   163s] (I)       starting read tracks
[03/14 07:36:50   163s] (I)       build grid graph
[03/14 07:36:50   163s] (I)       build grid graph start
[03/14 07:36:50   163s] (I)       build grid graph end
[03/14 07:36:50   163s] [NR-eagl] Layer1 has no routable track
[03/14 07:36:50   163s] [NR-eagl] Layer2 has single uniform track structure
[03/14 07:36:50   163s] [NR-eagl] Layer3 has single uniform track structure
[03/14 07:36:50   163s] [NR-eagl] Layer4 has single uniform track structure
[03/14 07:36:50   163s] [NR-eagl] Layer5 has single uniform track structure
[03/14 07:36:50   163s] [NR-eagl] Layer6 has single uniform track structure
[03/14 07:36:50   163s] (I)       Layer1   numNetMinLayer=2715
[03/14 07:36:50   163s] (I)       Layer2   numNetMinLayer=0
[03/14 07:36:50   163s] (I)       Layer3   numNetMinLayer=0
[03/14 07:36:50   163s] (I)       Layer4   numNetMinLayer=0
[03/14 07:36:50   163s] (I)       Layer5   numNetMinLayer=0
[03/14 07:36:50   163s] (I)       Layer6   numNetMinLayer=0
[03/14 07:36:50   163s] [NR-eagl] numViaLayers=5
[03/14 07:36:50   163s] (I)       end build via table
[03/14 07:36:50   163s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=738 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 07:36:50   163s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/14 07:36:50   163s] (I)       num ignored nets =0
[03/14 07:36:50   163s] (I)       readDataFromPlaceDB
[03/14 07:36:50   163s] (I)       Read net information..
[03/14 07:36:50   163s] [NR-eagl] Read numTotalNets=2715  numIgnoredNets=0
[03/14 07:36:50   163s] (I)       Read testcase time = 0.000 seconds
[03/14 07:36:50   163s] 
[03/14 07:36:50   163s] (I)       totalGlobalPin=9581, totalPins=9887
[03/14 07:36:50   163s] (I)       Model blockage into capacity
[03/14 07:36:50   163s] (I)       Read numBlocks=738  numPreroutedWires=0  numCapScreens=0
[03/14 07:36:50   163s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 07:36:50   163s] (I)       blocked area on Layer2 : 9942722800  (14.19%)
[03/14 07:36:50   163s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/14 07:36:50   163s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/14 07:36:50   163s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/14 07:36:50   163s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/14 07:36:50   163s] (I)       Modeling time = 0.000 seconds
[03/14 07:36:50   163s] 
[03/14 07:36:50   163s] [NR-eagl] There are 38 clock nets ( 0 with NDR ).
[03/14 07:36:50   163s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1835.4 MB
[03/14 07:36:50   163s] (I)       Layer1  viaCost=200.00
[03/14 07:36:50   163s] (I)       Layer2  viaCost=100.00
[03/14 07:36:50   163s] (I)       Layer3  viaCost=100.00
[03/14 07:36:50   163s] (I)       Layer4  viaCost=100.00
[03/14 07:36:50   163s] (I)       Layer5  viaCost=200.00
[03/14 07:36:50   163s] (I)       ---------------------Grid Graph Info--------------------
[03/14 07:36:50   163s] (I)       routing area        :  (0, 0) - (269640, 259860)
[03/14 07:36:50   163s] (I)       core area           :  (3150, 3050) - (266490, 256810)
[03/14 07:36:50   163s] (I)       Site Width          :   630  (dbu)
[03/14 07:36:50   163s] (I)       Row Height          :  4880  (dbu)
[03/14 07:36:50   163s] (I)       GCell Width         :  4880  (dbu)
[03/14 07:36:50   163s] (I)       GCell Height        :  4880  (dbu)
[03/14 07:36:50   163s] (I)       grid                :    55    53     6
[03/14 07:36:50   163s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/14 07:36:50   163s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/14 07:36:50   163s] (I)       Default wire width  :   230   280   280   280   280   440
[03/14 07:36:50   163s] (I)       Default wire space  :   230   280   280   280   280   460
[03/14 07:36:50   163s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/14 07:36:50   163s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/14 07:36:50   163s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/14 07:36:50   163s] (I)       Total num of tracks :     0   428   425   428   425   214
[03/14 07:36:50   163s] (I)       Num of masks        :     1     1     1     1     1     1
[03/14 07:36:50   163s] (I)       --------------------------------------------------------
[03/14 07:36:50   163s] 
[03/14 07:36:50   163s] (I)       After initializing earlyGlobalRoute syMemory usage = 1835.4 MB
[03/14 07:36:50   163s] (I)       Loading and dumping file time : 0.05 seconds
[03/14 07:36:50   163s] (I)       ============= Initialization =============
[03/14 07:36:50   163s] [NR-eagl] EstWL : 30768
[03/14 07:36:50   163s] 
[03/14 07:36:50   163s] (I)       total 2D Cap : 100598 = (46750 H, 53848 V)
[03/14 07:36:50   163s] (I)       botLay=Layer1  topLay=Layer6  numSeg=6926
[03/14 07:36:50   163s] (I)       ============  Phase 1a Route ============
[03/14 07:36:50   163s] (I)       Phase 1a runs 0.00 seconds
[03/14 07:36:50   163s] [NR-eagl] Usage: 30768 = (16195 H, 14573 V) = (34.64% H, 31.17% V) = (7.903e+04um H, 7.112e+04um V)
[03/14 07:36:50   163s] [NR-eagl] 
[03/14 07:36:50   163s] (I)       ============  Phase 1b Route ============
[03/14 07:36:50   163s] [NR-eagl] Usage: 30768 = (16195 H, 14573 V) = (34.64% H, 31.17% V) = (7.903e+04um H, 7.112e+04um V)
[03/14 07:36:50   163s] [NR-eagl] 
[03/14 07:36:50   163s] (I)       ============  Phase 1c Route ============
[03/14 07:36:50   163s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.71% V
[03/14 07:36:50   163s] 
[03/14 07:36:50   163s] [NR-eagl] Usage: 30768 = (16195 H, 14573 V) = (34.64% H, 31.17% V) = (7.903e+04um H, 7.112e+04um V)
[03/14 07:36:50   163s] [NR-eagl] 
[03/14 07:36:50   163s] (I)       ============  Phase 1d Route ============
[03/14 07:36:50   163s] [NR-eagl] Usage: 30768 = (16195 H, 14573 V) = (34.64% H, 31.17% V) = (7.903e+04um H, 7.112e+04um V)
[03/14 07:36:50   163s] [NR-eagl] 
[03/14 07:36:50   163s] (I)       ============  Phase 1e Route ============
[03/14 07:36:50   163s] (I)       Phase 1e runs 0.00 seconds
[03/14 07:36:50   163s] [NR-eagl] Usage: 30768 = (16195 H, 14573 V) = (34.64% H, 31.17% V) = (7.903e+04um H, 7.112e+04um V)
[03/14 07:36:50   163s] [NR-eagl] 
[03/14 07:36:50   163s] (I)       [03/14 07:36:50   163s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.71% V
[03/14 07:36:50   163s] 
============  Phase 1l Route ============
[03/14 07:36:50   163s] (I)       dpBasedLA: time=0.01  totalOF=1268586  totalVia=24515  totalWL=30767  total(Via+WL)=55282 
[03/14 07:36:50   163s] (I)       Total Global Routing Runtime: 0.04 seconds
[03/14 07:36:50   163s] (I)       [03/14 07:36:50   163s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 0.14% V
[03/14 07:36:50   163s] [NR-eagl] Overflow after earlyGlobalRoute 0.09% H + 0.18% V
[03/14 07:36:50   163s] 
============= track Assignment ============
[03/14 07:36:50   163s] (I)       extract Global 3D Wires
[03/14 07:36:50   163s] (I)       Extract Global WL : time=0.00
[03/14 07:36:50   163s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/14 07:36:50   163s] (I)       track assignment initialization runtime=618 millisecond
[03/14 07:36:50   163s] (I)       #threads=1 for track assignment
[03/14 07:36:50   164s] (I)       track assignment kernel runtime=53744 millisecond
[03/14 07:36:50   164s] (I)       End Greedy Track Assignment
[03/14 07:36:50   164s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 9845
[03/14 07:36:50   164s] [NR-eagl] Layer2(MET2)(V) length: 3.100544e+04um, number of vias: 12719
[03/14 07:36:50   164s] [NR-eagl] Layer3(MET3)(H) length: 4.880265e+04um, number of vias: 4004
[03/14 07:36:50   164s] [NR-eagl] Layer4(MET4)(V) length: 3.669356e+04um, number of vias: 2287
[03/14 07:36:50   164s] [NR-eagl] Layer5(MET5)(H) length: 3.252202e+04um, number of vias: 379
[03/14 07:36:50   164s] [NR-eagl] Layer6(METTP)(V) length: 7.477989e+03um, number of vias: 0
[03/14 07:36:50   164s] [NR-eagl] Total length: 1.565017e+05um, number of vias: 29234
[03/14 07:36:50   164s] [NR-eagl] End Peak syMemory usage = 1753.4 MB
[03/14 07:36:50   164s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.23 seconds
[03/14 07:36:50   164s] Extraction called for design 'cpu_z80' of instances=3391 and nets=2742 using extraction engine 'preRoute' .
[03/14 07:36:50   164s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:36:50   164s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:36:50   164s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:36:50   164s] RC Extraction called in multi-corner(1) mode.
[03/14 07:36:50   164s] RCMode: PreRoute
[03/14 07:36:50   164s]       RC Corner Indexes            0   
[03/14 07:36:50   164s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:36:50   164s] Resistance Scaling Factor    : 1.00000 
[03/14 07:36:50   164s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:36:50   164s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:36:50   164s] Shrink Factor                : 1.00000
[03/14 07:36:50   164s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:36:50   164s] Using capacitance table file ...
[03/14 07:36:50   164s] Updating RC grid for preRoute extraction ...
[03/14 07:36:50   164s] Initializing multi-corner capacitance tables ... 
[03/14 07:36:50   164s] Initializing multi-corner resistance tables ...
[03/14 07:36:50   164s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1753.438M)
[03/14 07:36:51   164s] Compute RC Scale Done ...
[03/14 07:36:51   164s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 07:36:51   164s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:51   164s] 
[03/14 07:36:51   164s] ** np local hotspot detection info verbose **
[03/14 07:36:51   164s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 07:36:51   164s] 
[03/14 07:36:51   164s] Adjusting target slack by 0.1 ns for power optimization
[03/14 07:36:51   164s] #################################################################################
[03/14 07:36:51   164s] # Design Stage: PreRoute
[03/14 07:36:51   164s] # Design Name: cpu_z80
[03/14 07:36:51   164s] # Design Mode: 90nm
[03/14 07:36:51   164s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:36:51   164s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:36:51   164s] # Signoff Settings: SI Off 
[03/14 07:36:51   164s] #################################################################################
[03/14 07:36:51   164s] Calculate delays in Single mode...
[03/14 07:36:51   164s] Topological Sorting (CPU = 0:00:00.0, MEM = 1829.3M, InitMEM = 1829.3M)
[03/14 07:36:51   166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:36:51   166s] End delay calculation. (MEM=2243.71 CPU=0:00:01.2 REAL=0:00:00.0)
[03/14 07:36:51   166s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 2243.7M) ***
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] ------------------------------------------------------------
[03/14 07:36:52   167s]         Before Power Reclaim                             
[03/14 07:36:52   167s] ------------------------------------------------------------
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Setup views included:
[03/14 07:36:52   167s]  default_emulate_view 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:52   167s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:36:52   167s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:52   167s] |           WNS (ns):| -0.017  | -0.017  |  0.642  |  3.829  |
[03/14 07:36:52   167s] |           TNS (ns):| -0.033  | -0.033  |  0.000  |  0.000  |
[03/14 07:36:52   167s] |    Violating Paths:|    2    |    2    |    0    |    0    |
[03/14 07:36:52   167s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:36:52   167s] +--------------------+---------+---------+---------+---------+
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] +----------------+-------------------------------+------------------+
[03/14 07:36:52   167s] |                |              Real             |       Total      |
[03/14 07:36:52   167s] |    DRVs        +------------------+------------+------------------|
[03/14 07:36:52   167s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:36:52   167s] +----------------+------------------+------------+------------------+
[03/14 07:36:52   167s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:52   167s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:36:52   167s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:52   167s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:36:52   167s] +----------------+------------------+------------+------------------+
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Density: 81.407%
[03/14 07:36:52   167s] ------------------------------------------------------------
[03/14 07:36:52   167s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Power Net Detected:
[03/14 07:36:52   167s]     Voltage	    Name
[03/14 07:36:52   167s]     0.00V	    gnd!
[03/14 07:36:52   167s]     0.00V	    gnd
[03/14 07:36:52   167s]     0.00V	    GND
[03/14 07:36:52   167s]     0.00V	    VSS
[03/14 07:36:52   167s]     0.00V	    vdd!
[03/14 07:36:52   167s]     0.00V	    vdd
[03/14 07:36:52   167s]     0.00V	    VDD
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Power Analysis
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s]     0.00V	    gnd!
[03/14 07:36:52   167s]     0.00V	    gnd
[03/14 07:36:52   167s]     0.00V	    GND
[03/14 07:36:52   167s]     0.00V	    VSS
[03/14 07:36:52   167s]     0.00V	    vdd!
[03/14 07:36:52   167s]     0.00V	    vdd
[03/14 07:36:52   167s]     0.00V	    VDD
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Warning:
[03/14 07:36:52   167s]   There are 7 power/gnd nets that are not connected
[03/14 07:36:52   167s] VDD gnd GND VSS ...
[03/14 07:36:52   167s] Use 'globalNetConnect' to define rail connections.
[03/14 07:36:52   167s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/14 07:36:52   167s] VDD gnd GND VSS ...
[03/14 07:36:52   167s] Use 'globalNetConnect' to define rail connections.
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing Timing Library for Power Calculation
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing Timing Library for Power Calculation
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing Power Net/Grid for Power Calculation
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.66MB/1259.66MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing Timing Window Data for Power Calculation
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] CLK(117.647MHz) CK: assigning clock CLK to net CLK
[03/14 07:36:52   167s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.76MB/1259.76MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing User Attributes
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1259.80MB/1259.80MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing Signal Activity
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Starting Levelizing
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 10%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 20%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 30%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 40%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 50%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 60%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 70%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 80%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 90%
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Finished Levelizing
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Starting Activity Propagation
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[03/14 07:36:52   167s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 10%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 20%
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Finished Activity Propagation
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1260.00MB/1260.00MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Power Computation
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s]       ----------------------------------------------------------
[03/14 07:36:52   167s]       # of cell(s) missing both power/leakage table: 0
[03/14 07:36:52   167s]       # of cell(s) missing power table: 0
[03/14 07:36:52   167s]       # of cell(s) missing leakage table: 0
[03/14 07:36:52   167s]       # of MSMV cell(s) missing power_level: 0
[03/14 07:36:52   167s]       ----------------------------------------------------------
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Starting Calculating power
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 10%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 20%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 30%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 40%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 50%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 60%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 70%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 80%
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT): 90%
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Finished Calculating power
[03/14 07:36:52   167s] 2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.55MB/1274.55MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Processing User Attributes
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.55MB/1274.55MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.57MB/1274.57MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Begin Static Power Report Generation
[03/14 07:36:52   167s] *----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/14 07:36:52   167s] *	
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] * 	Date & Time:	2022-Mar-14 07:36:52 (2022-Mar-14 10:36:52 GMT)
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *	Design: cpu_z80
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *	Liberty Libraries used:
[03/14 07:36:52   167s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/14 07:36:52   167s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *	Power Domain used:
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Power View : default_emulate_view
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       User-Defined Activity : N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Activity File: N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Hierarchical Global Activity: N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Global Activity: N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Sequential Element Activity: 0.200000
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Primary Input Activity: 0.200000
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Default icg ratio: N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       Global Comb ClockGate Ratio: N.A.
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *	Power Units = 1mW
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *	Time Units = 1e-09 secs
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] *       report_power -leakage
[03/14 07:36:52   167s] *
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Total Power
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] Total Leakage Power:         0.00011953
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Group                           Leakage       Percentage 
[03/14 07:36:52   167s]                                 Power         (%)        
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] Sequential                      5.02e-05       41.64
[03/14 07:36:52   167s] Macro                          2.184e-09    0.001811
[03/14 07:36:52   167s] IO                                     0           0
[03/14 07:36:52   167s] Combinational                  6.827e-05       56.62
[03/14 07:36:52   167s] Clock (Combinational)           1.05e-06      0.8711
[03/14 07:36:52   167s] Clock (Sequential)                     0           0
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] Total                          0.0001195         100
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Rail                  Voltage   Leakage       Percentage 
[03/14 07:36:52   167s]                                 Power         (%)        
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] Default                   1.8  0.0001195         100
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] Clock                           Leakage       Percentage 
[03/14 07:36:52   167s]                                 Power         (%)        
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] CLK                             1.05e-06      0.8787
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] Total                           1.05e-06      0.8787
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s]  
[03/14 07:36:52   167s]  
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s] *	Power Distribution Summary: 
[03/14 07:36:52   167s] * 		Highest Average Power:          CPUStatus_reg[4] (SDFRQX2): 	 1.919e-07
[03/14 07:36:52   167s] * 		Highest Leakage Power:          CPUStatus_reg[4] (SDFRQX2): 	 1.919e-07
[03/14 07:36:52   167s] * 		Total Cap: 	6.05128e-11 F
[03/14 07:36:52   167s] * 		Total instances in design:  3391
[03/14 07:36:52   167s] * 		Total instances in design with no power:     0
[03/14 07:36:52   167s] *                Total instances in design with no activty:     0
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s] * 		Total Fillers and Decap:   728
[03/14 07:36:52   167s] -----------------------------------------------------------------------------------------
[03/14 07:36:52   167s]  
[03/14 07:36:52   167s] Total leakage power = 0.000119529 mW
[03/14 07:36:52   167s] Cell usage statistics:  
[03/14 07:36:52   167s] Library D_CELLS_MOSST_typ_1_80V_25C , 3391 cells ( 100.000000%) , 0.000119529 mW ( 100.000000% ) 
[03/14 07:36:52   167s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/14 07:36:52   167s] mem(process/total)=1274.72MB/1274.72MB)
[03/14 07:36:52   167s] 
[03/14 07:36:52   167s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:36:52   167s] UM:                                         -0.033            -0.017  report_power
[03/14 07:36:52   167s] Begin: Leakage Power Optimization
[03/14 07:36:55   170s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:36:55   170s] #spOpts: mergeVia=F 
[03/14 07:36:55   170s] Reclaim Optimization WNS Slack -0.017  TNS Slack -0.033 Density 81.41
[03/14 07:36:55   170s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:55   170s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:36:55   170s] +----------+---------+--------+--------+------------+--------+
[03/14 07:36:55   170s] |    81.41%|        -|  -0.017|  -0.033|   0:00:00.0| 2554.2M|
[03/14 07:37:15   190s] |    81.41%|        0|  -0.016|  -0.033|   0:00:20.0| 2554.2M|
[03/14 07:37:15   190s] |    81.41%|        0|  -0.016|  -0.033|   0:00:00.0| 2554.2M|
[03/14 07:37:15   190s] +----------+---------+--------+--------+------------+--------+
[03/14 07:37:15   190s] Reclaim Optimization End WNS Slack -0.017  TNS Slack -0.033 Density 81.41
[03/14 07:37:15   190s] 
[03/14 07:37:15   190s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/14 07:37:15   190s] --------------------------------------------------------------
[03/14 07:37:15   190s] |                                   | Total     | Sequential |
[03/14 07:37:15   190s] --------------------------------------------------------------
[03/14 07:37:15   190s] | Num insts resized                 |       0  |       0    |
[03/14 07:37:15   190s] | Num insts undone                  |       0  |       0    |
[03/14 07:37:15   190s] | Num insts Downsized               |       0  |       0    |
[03/14 07:37:15   190s] | Num insts Samesized               |       0  |       0    |
[03/14 07:37:15   190s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:37:15   190s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 07:37:15   190s] --------------------------------------------------------------
[03/14 07:37:15   190s] ** Finished Core Leakage Power Optimization (cpu = 0:00:22.8) (real = 0:00:23.0) **
[03/14 07:37:15   190s] *** Finished Leakage Power Optimization (cpu=0:00:23, real=0:00:23, mem=1845.59M, totSessionCpu=0:03:10).
[03/14 07:37:15   190s] Begin: GigaOpt postEco DRV Optimization
[03/14 07:37:15   190s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:37:15   190s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:37:15   190s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:37:15   190s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:37:15   190s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:37:15   190s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:37:15   190s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:37:15   190s] #spOpts: mergeVia=F 
[03/14 07:37:16   191s] DEBUG: @coeDRVCandCache::init.
[03/14 07:37:16   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:37:16   191s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 07:37:16   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:37:16   191s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 07:37:16   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:37:16   191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:37:16   191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:37:16   191s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:37:16   191s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  81.41  |            |           |
[03/14 07:37:16   191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:37:16   191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:37:16   191s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:37:16   191s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  81.41  |   0:00:00.0|    2569.4M|
[03/14 07:37:16   191s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:37:16   191s] 
[03/14 07:37:16   191s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2569.4M) ***
[03/14 07:37:16   191s] 
[03/14 07:37:16   191s] DEBUG: @coeDRVCandCache::cleanup.
[03/14 07:37:16   191s] End: GigaOpt postEco DRV Optimization
[03/14 07:37:16   191s] GigaOpt: WNS changes after routing: 0.051 -> -0.016 (bump = 0.067)
[03/14 07:37:16   191s] Begin: GigaOpt postEco optimization
[03/14 07:37:16   191s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:37:16   191s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:37:16   191s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:37:16   191s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:37:16   191s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:37:16   191s] Info: 38 clock nets excluded from IPO operation.
[03/14 07:37:16   191s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 07:37:16   191s] #spOpts: mergeVia=F 
[03/14 07:37:20   195s] *info: 38 clock nets excluded
[03/14 07:37:20   195s] *info: 7 special nets excluded.
[03/14 07:37:20   195s] *info: 25 no-driver nets excluded.
[03/14 07:37:20   195s] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.033 Density 81.41
[03/14 07:37:20   195s] Optimizer WNS Pass 0
[03/14 07:37:21   196s] Active Path Group: reg2cgate reg2reg  
[03/14 07:37:21   196s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:37:21   196s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:37:21   196s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:37:21   196s] |  -0.017|   -0.017|  -0.033|   -0.033|    81.41%|   0:00:00.0| 2556.4M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:21   196s] |   0.000|    0.018|   0.000|    0.000|    81.41%|   0:00:00.0| 2574.2M|default_emulate_view|       NA| NA                                            |
[03/14 07:37:21   196s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:37:21   196s] 
[03/14 07:37:21   196s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2574.2M) ***
[03/14 07:37:21   196s] 
[03/14 07:37:21   196s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2574.2M) ***
[03/14 07:37:21   196s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 81.41
[03/14 07:37:21   196s] *** Starting refinePlace (0:03:16 mem=2590.2M) ***
[03/14 07:37:21   196s] Total net length = 1.328e+05 (7.016e+04 6.264e+04) (ext = 3.787e+03)
[03/14 07:37:21   196s] *** Checked 2 GNC rules.
[03/14 07:37:21   196s] *** Applying global-net connections...
[03/14 07:37:21   196s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:37:21   196s] **WARN: (IMPSP-315):	Found 3391 instances insts with no PG Term connections.
[03/14 07:37:21   196s] Type 'man IMPSP-315' for more detail.
[03/14 07:37:21   196s] Starting refinePlace ...
[03/14 07:37:21   196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:21   196s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:21   196s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2590.2MB) @(0:03:16 - 0:03:16).
[03/14 07:37:21   196s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:21   196s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2590.2MB
[03/14 07:37:21   196s] Statistics of distance of Instance movement in refine placement:
[03/14 07:37:21   196s]   maximum (X+Y) =         0.00 um
[03/14 07:37:21   196s]   mean    (X+Y) =         0.00 um
[03/14 07:37:21   196s] Total instances moved : 0
[03/14 07:37:21   196s] Summary Report:
[03/14 07:37:21   196s] Instances move: 0 (out of 2663 movable)
[03/14 07:37:21   196s] Mean displacement: 0.00 um
[03/14 07:37:21   196s] Max displacement: 0.00 um 
[03/14 07:37:21   196s] Total net length = 1.328e+05 (7.016e+04 6.264e+04) (ext = 3.787e+03)
[03/14 07:37:21   196s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2590.2MB) @(0:03:16 - 0:03:16).
[03/14 07:37:21   196s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2590.2MB
[03/14 07:37:21   196s] *** Finished refinePlace (0:03:16 mem=2590.2M) ***
[03/14 07:37:21   196s] *** maximum move = 0.00 um ***
[03/14 07:37:21   196s] *** Finished re-routing un-routed nets (2590.2M) ***
[03/14 07:37:21   197s] 
[03/14 07:37:21   197s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2590.2M) ***
[03/14 07:37:21   197s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 81.41
[03/14 07:37:21   197s] 
[03/14 07:37:21   197s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2590.2M) ***
[03/14 07:37:21   197s] 
[03/14 07:37:21   197s] End: GigaOpt postEco optimization
[03/14 07:37:21   197s] **INFO: Flow update: Design timing is met.
[03/14 07:37:21   197s] **INFO: Flow update: Design timing is met.
[03/14 07:37:21   197s] *** Steiner Routed Nets: 0.184%; Threshold: 100; Threshold for Hold: 100
[03/14 07:37:21   197s] Start to check current routing status for nets...
[03/14 07:37:21   197s] Using hname+ instead name for net compare
[03/14 07:37:21   197s] Activating lazyNetListOrdering
[03/14 07:37:21   197s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/14 07:37:21   197s] All nets are already routed correctly.
[03/14 07:37:21   197s] End to check current routing status for nets (mem=2382.2M)
[03/14 07:37:21   197s] **INFO: Flow update: Design timing is met.
[03/14 07:37:21   197s] **INFO : Latch borrow mode reset to max_borrow
[03/14 07:37:21   197s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Power Analysis
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s]     0.00V	    gnd!
[03/14 07:37:22   197s]     0.00V	    gnd
[03/14 07:37:22   197s]     0.00V	    GND
[03/14 07:37:22   197s]     0.00V	    VSS
[03/14 07:37:22   197s]     0.00V	    vdd!
[03/14 07:37:22   197s]     0.00V	    vdd
[03/14 07:37:22   197s]     0.00V	    VDD
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Warning:
[03/14 07:37:22   197s]   There are 7 power/gnd nets that are not connected
[03/14 07:37:22   197s] VDD gnd GND VSS ...
[03/14 07:37:22   197s] Use 'globalNetConnect' to define rail connections.
[03/14 07:37:22   197s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/14 07:37:22   197s] VDD gnd GND VSS ...
[03/14 07:37:22   197s] Use 'globalNetConnect' to define rail connections.
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing Timing Library for Power Calculation
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing Timing Library for Power Calculation
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing Power Net/Grid for Power Calculation
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.33MB/1239.33MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing Timing Window Data for Power Calculation
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.54MB/1239.54MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing User Attributes
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.60MB/1239.60MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing Signal Activity
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Starting Activity Propagation
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT)
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 10%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 20%
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Finished Activity Propagation
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT)
[03/14 07:37:22   197s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.95MB/1239.95MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Power Computation
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s]       ----------------------------------------------------------
[03/14 07:37:22   197s]       # of cell(s) missing both power/leakage table: 0
[03/14 07:37:22   197s]       # of cell(s) missing power table: 0
[03/14 07:37:22   197s]       # of cell(s) missing leakage table: 0
[03/14 07:37:22   197s]       # of MSMV cell(s) missing power_level: 0
[03/14 07:37:22   197s]       ----------------------------------------------------------
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Starting Calculating power
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT)
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 10%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 20%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 30%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 40%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 50%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 60%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 70%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 80%
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT): 90%
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Finished Calculating power
[03/14 07:37:22   197s] 2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT)
[03/14 07:37:22   197s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1244.63MB/1244.63MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Processing User Attributes
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1244.63MB/1244.63MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1244.66MB/1244.66MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Begin Static Power Report Generation
[03/14 07:37:22   197s] *----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/14 07:37:22   197s] *	
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] * 	Date & Time:	2022-Mar-14 07:37:22 (2022-Mar-14 10:37:22 GMT)
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *	Design: cpu_z80
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *	Liberty Libraries used:
[03/14 07:37:22   197s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/14 07:37:22   197s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *	Power Domain used:
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Power View : default_emulate_view
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       User-Defined Activity : N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Activity File: N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Hierarchical Global Activity: N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Global Activity: N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Sequential Element Activity: 0.200000
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Primary Input Activity: 0.200000
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Default icg ratio: N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       Global Comb ClockGate Ratio: N.A.
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *	Power Units = 1mW
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *	Time Units = 1e-09 secs
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] *       report_power -leakage
[03/14 07:37:22   197s] *
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Total Power
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] Total Leakage Power:         0.00011953
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Group                           Leakage       Percentage 
[03/14 07:37:22   197s]                                 Power         (%)        
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] Sequential                      5.02e-05       41.64
[03/14 07:37:22   197s] Macro                          2.184e-09    0.001811
[03/14 07:37:22   197s] IO                                     0           0
[03/14 07:37:22   197s] Combinational                  6.827e-05       56.62
[03/14 07:37:22   197s] Clock (Combinational)           1.05e-06      0.8711
[03/14 07:37:22   197s] Clock (Sequential)                     0           0
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] Total                          0.0001195         100
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Rail                  Voltage   Leakage       Percentage 
[03/14 07:37:22   197s]                                 Power         (%)        
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] Default                   1.8  0.0001195         100
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] Clock                           Leakage       Percentage 
[03/14 07:37:22   197s]                                 Power         (%)        
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] CLK                             1.05e-06      0.8787
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] Total                           1.05e-06      0.8787
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s]  
[03/14 07:37:22   197s]  
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s] *	Power Distribution Summary: 
[03/14 07:37:22   197s] * 		Highest Average Power:          CPUStatus_reg[4] (SDFRQX2): 	 1.919e-07
[03/14 07:37:22   197s] * 		Highest Leakage Power:          CPUStatus_reg[4] (SDFRQX2): 	 1.919e-07
[03/14 07:37:22   197s] * 		Total Cap: 	6.05275e-11 F
[03/14 07:37:22   197s] * 		Total instances in design:  3391
[03/14 07:37:22   197s] * 		Total instances in design with no power:     0
[03/14 07:37:22   197s] *                Total instances in design with no activty:     0
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s] * 		Total Fillers and Decap:   728
[03/14 07:37:22   197s] -----------------------------------------------------------------------------------------
[03/14 07:37:22   197s]  
[03/14 07:37:22   197s] Total leakage power = 0.000119529 mW
[03/14 07:37:22   197s] Cell usage statistics:  
[03/14 07:37:22   197s] Library D_CELLS_MOSST_typ_1_80V_25C , 3391 cells ( 100.000000%) , 0.000119529 mW ( 100.000000% ) 
[03/14 07:37:22   197s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/14 07:37:22   197s] mem(process/total)=1245.07MB/1245.07MB)
[03/14 07:37:22   197s] 
[03/14 07:37:22   197s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:37:22   197s] UM:                                                                   report_power
[03/14 07:37:22   198s] doiPBLastSyncSlave
[03/14 07:37:22   198s] <optDesign CMD> Restore Using all VT Cells
[03/14 07:37:22   198s] Reported timing to dir ./timingReports
[03/14 07:37:22   198s] **opt_design ... cpu = 0:01:55, real = 0:01:23, mem = 1862.6M, totSessionCpu=0:03:17 **
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] ------------------------------------------------------------
[03/14 07:37:23   199s]      opt_design Final Summary                             
[03/14 07:37:23   199s] ------------------------------------------------------------
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] Setup views included:
[03/14 07:37:23   199s]  default_emulate_view 
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] +--------------------+---------+---------+---------+---------+
[03/14 07:37:23   199s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:37:23   199s] +--------------------+---------+---------+---------+---------+
[03/14 07:37:23   199s] |           WNS (ns):|  0.000  |  0.000  |  1.283  |  3.030  |
[03/14 07:37:23   199s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:37:23   199s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:37:23   199s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:37:23   199s] +--------------------+---------+---------+---------+---------+
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] +----------------+-------------------------------+------------------+
[03/14 07:37:23   199s] |                |              Real             |       Total      |
[03/14 07:37:23   199s] |    DRVs        +------------------+------------+------------------|
[03/14 07:37:23   199s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:37:23   199s] +----------------+------------------+------------+------------------+
[03/14 07:37:23   199s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:37:23   199s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:37:23   199s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:37:23   199s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:37:23   199s] +----------------+------------------+------------+------------------+
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] Density: 81.407%
[03/14 07:37:23   199s] Routing Overflow: 0.09% H and 0.18% V
[03/14 07:37:23   199s] ------------------------------------------------------------
[03/14 07:37:23   199s] **opt_design ... cpu = 0:01:56, real = 0:01:24, mem = 1862.6M, totSessionCpu=0:03:18 **
[03/14 07:37:23   199s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/14 07:37:23   199s] Type 'man IMPOPT-3195' for more detail.
[03/14 07:37:23   199s] *** Finished opt_design ***
[03/14 07:37:23   199s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:37:23   199s] UM:                                          0.000             0.000  final
[03/14 07:37:23   199s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/14 07:37:23   199s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:37:23   199s] UM:         119.5             87             0.000             0.000  opt_design_prects
[03/14 07:37:23   199s] 
[03/14 07:37:23   199s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:03 real=  0:01:29)
[03/14 07:37:23   199s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.1 real=0:00:06.1)
[03/14 07:37:23   199s] 	OPT_RUNTIME:            reclaim (count =  5): (cpu=0:00:15.3 real=0:00:07.9)
[03/14 07:37:23   199s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.1 real=0:00:08.8)
[03/14 07:37:23   199s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:21.6 real=0:00:06.4)
[03/14 07:37:23   199s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:31.1 real=0:00:21.8)
[03/14 07:37:23   199s] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=0:00:06.2 real=0:00:03.1)
[03/14 07:37:23   199s] 	OPT_RUNTIME:          phyUpdate (count =  4): (cpu=0:00:01.2 real=0:00:01.1)
[03/14 07:37:23   199s] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:01.4 real=0:00:00.7)
[03/14 07:37:23   199s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:11.9 real=0:00:11.3)
[03/14 07:37:23   199s] Info: pop threads available for lower-level modules during optimization.
[03/14 07:37:23   200s] -engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[03/14 07:37:23   200s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1812.8M **
[03/14 07:37:23   200s] setCTSMode -engine ck -moveGateLimit 25
[03/14 07:37:23   200s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] <clockDesign CMD> cleanupSpecifyClockTree
[03/14 07:37:23   200s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[03/14 07:37:23   200s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/14 07:37:23   200s] Checking spec file integrity...
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] Reading clock tree spec file 'Clock.ctstch' ...
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] RouteType               : FE_CTS_DEFAULT
[03/14 07:37:23   200s] PreferredExtraSpace     : 1
[03/14 07:37:23   200s] Shield                  : NONE
[03/14 07:37:23   200s] PreferLayer             : M3 M4 
[03/14 07:37:23   200s] RC Information for View default_emulate_view :
[03/14 07:37:23   200s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/14 07:37:23   200s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/14 07:37:23   200s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/14 07:37:23   200s] Est. Via Cap            : 0.183117(ff)
[03/14 07:37:23   200s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/14 07:37:23   200s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/14 07:37:23   200s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/14 07:37:23   200s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/14 07:37:23   200s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/14 07:37:23   200s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] RouteType               : FE_CTS_DEFAULT_LEAF
[03/14 07:37:23   200s] PreferredExtraSpace     : 1
[03/14 07:37:23   200s] Shield                  : NONE
[03/14 07:37:23   200s] PreferLayer             : M3 M4 
[03/14 07:37:23   200s] RC Information for View default_emulate_view :
[03/14 07:37:23   200s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[03/14 07:37:23   200s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[03/14 07:37:23   200s] Est. Via Res            : 4.25829(ohm) [8.23269]
[03/14 07:37:23   200s] Est. Via Cap            : 0.183117(ff)
[03/14 07:37:23   200s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[03/14 07:37:23   200s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[03/14 07:37:23   200s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/14 07:37:23   200s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[03/14 07:37:23   200s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[03/14 07:37:23   200s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] Switching off Advanced RC Correlation modes in AAE mode.
[03/14 07:37:23   200s] Active Analysis Views for CTS are,
[03/14 07:37:23   200s] #1 default_emulate_view
[03/14 07:37:23   200s] Default Analysis Views is default_emulate_view
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] ****** AutoClockRootPin ******
[03/14 07:37:23   200s] AutoClockRootPin 1: CLK
[03/14 07:37:23   200s] # NoGating         NO
[03/14 07:37:23   200s] # SetDPinAsSync    NO
[03/14 07:37:23   200s] # SetIoPinAsSync   NO
[03/14 07:37:23   200s] # SetAsyncSRPinAsSync   NO
[03/14 07:37:23   200s] # SetTriStEnPinAsSync   NO
[03/14 07:37:23   200s] # SetBBoxPinAsSync   NO
[03/14 07:37:23   200s] # RouteClkNet      YES
[03/14 07:37:23   200s] # PostOpt          YES
[03/14 07:37:23   200s] # RouteType        FE_CTS_DEFAULT
[03/14 07:37:23   200s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] ***** !! NOTE !! *****
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[03/14 07:37:23   200s] If you want to change the behavior, you need to use the SetDPinAsSync
[03/14 07:37:23   200s] or SetIoPinAsSync statement in the clock tree specification file,
[03/14 07:37:23   200s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[03/14 07:37:23   200s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[03/14 07:37:23   200s] before specifyClockTree command.
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1822.8M) ***
[03/14 07:37:23   200s] <clockDesign CMD> deleteClockTree -all
[03/14 07:37:23   200s] Redoing specifyClockTree ...
[03/14 07:37:23   200s] Checking spec file integrity...
[03/14 07:37:23   200s] 
[03/14 07:37:23   200s] deleteClockTree Option :  -all 
[03/14 07:37:23   200s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/14 07:37:23   200s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/14 07:37:23   200s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/14 07:37:23   200s] *** Removed (0) buffers and (0) inverters in Clock CLK.
[03/14 07:37:23   200s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1822.793M)
[03/14 07:37:23   200s] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1822.8M) ***
[03/14 07:37:23   200s] <clockDesign CMD> ckSynthesis -report clk_report/clock.report -forceReconvergent -breakLoop
[03/14 07:37:23   200s] Redoing specifyClockTree ...
[03/14 07:37:24   200s] Checking spec file integrity...
[03/14 07:37:24   200s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/14 07:37:24   200s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/14 07:37:24   200s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/14 07:37:24   200s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/14 07:37:24   200s] ***** Allocate Placement Memory Finished (MEM: 1822.793M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Start to trace clock trees ...
[03/14 07:37:24   200s] *** Begin Tracer (mem=1822.8M) ***
[03/14 07:37:24   200s] **INFO: remove cell BUX20 from spec CLK, because the cell cannot be placed.
[03/14 07:37:24   200s] **INFO: remove cell INX20 from spec CLK, because the cell cannot be placed.
[03/14 07:37:24   200s] Tracing Clock CLK ...
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[03/14 07:37:24   200s] **WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
[03/14 07:37:24   200s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Reconvergent mux Check for spec:CLK 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] *** End Tracer (mem=1822.8M) ***
[03/14 07:37:24   200s] ***** Allocate Obstruction Memory  Finished (MEM: 1822.793M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] # Pre-Synthesis Checks and Parameters
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Types of Check                                    :          Enabled|Disabled
[03/14 07:37:24   200s] ----------------------------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Check cell drive strength                         :          enabled
[03/14 07:37:24   200s] Check root input transition                       :          enabled
[03/14 07:37:24   200s] Check pin capacitance                             :          enabled
[03/14 07:37:24   200s] Check multiple path through MUX                   :          enabled
[03/14 07:37:24   200s] Check gating depth                                :          enabled
[03/14 07:37:24   200s] Check placement near clock pins                   :          enabled
[03/14 07:37:24   200s] Check route blockages over clock pins             :          enabled
[03/14 07:37:24   200s] Report FIXED, DontUse and DontTouch               :          enabled
[03/14 07:37:24   200s] clock gating checks                               :          enabled
[03/14 07:37:24   200s] MacroModel checks                                 :          enabled
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Parameters of checking :
[03/14 07:37:24   200s] CTS uses following values to determine if diagnostic checks are successful.
[03/14 07:37:24   200s] Use setCTSMode to change default values.
[03/14 07:37:24   200s] ----------------------------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 1) Pin capacitance check
[03/14 07:37:24   200s]    Threshold for MaxCap check                     :          90% of constraint (default)
[03/14 07:37:24   200s] 2) Gating depth check
[03/14 07:37:24   200s]    Maximum gating depth                           :          10 levels (default)
[03/14 07:37:24   200s] 3) Placement near clock pin check
[03/14 07:37:24   200s]    Threshold distance for placeable location      :          14.64(um) (default)
[03/14 07:37:24   200s] 4) Clock gating location check
[03/14 07:37:24   200s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/14 07:37:24   200s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[03/14 07:37:24   200s] 5) Macromodel check
[03/14 07:37:24   200s]    MacroModel max delay threshold                 :          0.9 (default)
[03/14 07:37:24   200s]    MacroModel max skew threshold                  :          0.9 (default)
[03/14 07:37:24   200s]    MacroModel variance step size                  :          100ps  (default)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] ****** Clock (CLK) Diagnostic check Parameters
[03/14 07:37:24   200s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/14 07:37:24   200s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/14 07:37:24   200s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/14 07:37:24   200s] Root Input Transition                             :          [207(ps) 135(ps)]
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Max Cap Limit Checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Deep Gating Level Checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] ** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Max placement distance Checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Max placement distance Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Root input tran Checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] **WARN: (IMPCK-6320):	The root input transition specified at CLK is 207p. This may make it difficult to achieve an acceptable transition time.
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Root input tran Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Attribute settings check 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following standard cells instances have FIXED placement
[03/14 07:37:24   200s] ---------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following instances are marked as DontTouch
[03/14 07:37:24   200s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/14 07:37:24   200s] | Instance                                                                                 | Analysis Views                        |
[03/14 07:37:24   200s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/14 07:37:24   200s] +------------------------------------------------------------------------------------------+---------------------------------------+
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following Cells are marked as DontUse in library 
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] | Cell                              | Analysis Views                                                                               |
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following Cells are marked as DontUse in SDC
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] | Cell                              | Analysis Views                                                                               |
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following Cells are marked as DontTouch in library 
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] | Cell                              | Analysis Views                                                                               |
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Following Cells are marked as DontTouch in SDC
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] | Cell                              | Analysis Views                                                                               |
[03/14 07:37:24   200s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Attribute settings check Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Routing OBS checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Routing OBS Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Weak Cell Checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Weak Cell Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] MacroModel Debugging Check
[03/14 07:37:24   200s] ==========================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] Summary for sequential cells idenfication: 
[03/14 07:37:24   200s] Identified SBFF number: 128
[03/14 07:37:24   200s] Identified MBFF number: 0
[03/14 07:37:24   200s] Not identified SBFF number: 0
[03/14 07:37:24   200s] Not identified MBFF number: 0
[03/14 07:37:24   200s] Number of sequential cells which are not FFs: 106
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Clock gating checks
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Clock gating Checks Finished, CPU=0:00:00.0 
[03/14 07:37:24   200s] ============================================================
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] # Summary of Pre-Synthesis Checks
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Types of Check                                    :          Number of warnings
[03/14 07:37:24   200s] ----------------------------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Check cell drive strength                         :          0
[03/14 07:37:24   200s] Check root input transition                       :          1
[03/14 07:37:24   200s] Check pin capacitance                             :          0
[03/14 07:37:24   200s] Check multiple path through MUX                   :          0
[03/14 07:37:24   200s] Check gating depth                                :          0
[03/14 07:37:24   200s] Check placement near clock pins                   :          0
[03/14 07:37:24   200s] Check route blockages over clock pins             :          0
[03/14 07:37:24   200s] Report FIXED, DontUse and DontTouch               :          0
[03/14 07:37:24   200s] clock gating checks                               :          0
[03/14 07:37:24   200s] MacroModel checks                                 :          0
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Switching off Advanced RC Correlation modes in AAE mode.
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] # During-Synthesis Checks and Parameters
[03/14 07:37:24   200s] #
[03/14 07:37:24   200s] #############################################################################
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Types of Check                                    :          Enabled|Disabled
[03/14 07:37:24   200s] ----------------------------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Check RefinePlacement move distance               :          enabled
[03/14 07:37:24   200s] Check route layer follows preference              :          enabled
[03/14 07:37:24   200s] Check route follows guide                         :          enabled
[03/14 07:37:24   200s] clock gating checks                               :          enabled
[03/14 07:37:24   200s] Wire resistance check                             :          enabled
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Parameters of checking :
[03/14 07:37:24   200s] CTS uses following values to determine if diagnostic checks are successful.
[03/14 07:37:24   200s] Use setCTSMode to change default values.
[03/14 07:37:24   200s] ----------------------------------------------------------------------------
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 1) Route layer follows preference check
[03/14 07:37:24   200s]    Minimum preferred layer utilization            :          80% (default)
[03/14 07:37:24   200s]    Minimum length to check threshold              :          126(um) (default)
[03/14 07:37:24   200s] 2) Route follows guide check
[03/14 07:37:24   200s]    Deviation in length from route guide           :          50% (user set)
[03/14 07:37:24   200s]    Minimum length to check threshold              :          126(um) (default)
[03/14 07:37:24   200s]    Delay threshold                                :          10(ps) (default)
[03/14 07:37:24   200s] 3) Saving intermediate database
[03/14 07:37:24   200s]    Save long-running subtrees time                :          0(min) (default)
[03/14 07:37:24   200s]    Maximum number of saved databases              :          1 (default)
[03/14 07:37:24   200s] 4) Clock gating location check
[03/14 07:37:24   200s]    Allowed clock gate detour                      :          913.5(um) (default)
[03/14 07:37:24   200s] 5) Wire resistance check
[03/14 07:37:24   200s]    Allowed resistance deviation                   :          0.2 (default)
[03/14 07:37:24   200s]    Resistance threshold                           :          85.1657 Ohm (user set)
[03/14 07:37:24   200s]    Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] ****** Clock (CLK) Diagnostic check Parameters
[03/14 07:37:24   200s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[03/14 07:37:24   200s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[03/14 07:37:24   200s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[03/14 07:37:24   200s] Movement threshold                                :          6.496500(um) (derived 5% of MaxBuf strength)
[03/14 07:37:24   200s] Root Input Transition                             :          [207(ps) 135(ps)]
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] ****** Clock Tree (CLK) Structure
[03/14 07:37:24   200s] Max. Skew           : 340(ps)
[03/14 07:37:24   200s] Max. Sink Transition: 200(ps)
[03/14 07:37:24   200s] Max. Buf Transition : 200(ps)
[03/14 07:37:24   200s] Max. Delay          : 10(ps)
[03/14 07:37:24   200s] Min. Delay          : 0(ps)
[03/14 07:37:24   200s] Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
[03/14 07:37:24   200s] Nr. Subtrees                    : 38
[03/14 07:37:24   200s] Nr. Sinks                       : 345
[03/14 07:37:24   200s] Nr.          Rising  Sync Pins  : 345
[03/14 07:37:24   200s] Nr. Inverter Rising  Sync Pins  : 0
[03/14 07:37:24   200s] Nr.          Falling Sync Pins  : 0
[03/14 07:37:24   200s] Nr. Inverter Falling Sync Pins  : 0
[03/14 07:37:24   200s] Nr. Unsync Pins                 : 0
[03/14 07:37:24   200s] ***********************************************************
[03/14 07:37:24   200s] SubTree No: 0
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A)
[03/14 07:37:24   200s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q)
[03/14 07:37:24   200s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2157)   
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:24   200s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13 17um (47250 198250) => (59853 203133).
[03/14 07:37:24   200s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (8-leaf) (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[03/14 07:37:24   200s]  1 channel(s).
[03/14 07:37:24   200s] Total 3 topdown clustering. 
[03/14 07:37:24   200s] Skew=1[121,122*] N8 B0 G1 A0(0.0) L[1,1] score=17400 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] Trig. Edge Skew=1[121,122*] N8 B0 G1 A0(0.0) L[1,1] score=17400 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:24   200s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:24   200s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Macro model: Skew=1[121,122]ps N1 inTran=0/0ps.
[03/14 07:37:24   200s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] SubTree No: 1
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A)
[03/14 07:37:24   200s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q)
[03/14 07:37:24   200s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2153)   
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:24   200s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13 7um (22050 208010) => (24574 203138).
[03/14 07:37:24   200s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (8-leaf) (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Total 3 topdown clustering. 
[03/14 07:37:24   200s] Skew=0[120,120*] N8 B0 G1 A0(0.0) L[1,1] score=17290 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] Trig. Edge Skew=0[120,120*] N8 B0 G1 A0(0.0) L[1,1] score=17290 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:24   200s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:24   200s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Macro model: Skew=0[120,120]ps N1 inTran=0/0ps.
[03/14 07:37:24   200s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] SubTree No: 2
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A)
[03/14 07:37:24   200s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q)
[03/14 07:37:24   200s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2151)   
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:24   200s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13 13um (89460 203130) => (80655 198262).
[03/14 07:37:24   200s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (8-leaf) (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Total 3 topdown clustering. 
[03/14 07:37:24   200s] Skew=0[126,126*] N8 B0 G1 A0(0.0) L[1,1] score=17850 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] Trig. Edge Skew=0[126,126*] N8 B0 G1 A0(0.0) L[1,1] score=17850 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2151 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:24   200s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:24   200s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Macro model: Skew=0[126,126]ps N1 inTran=0/0ps.
[03/14 07:37:24   200s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   200s] SubTree No: 3
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A)
[03/14 07:37:24   200s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q)
[03/14 07:37:24   200s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2149)   
[03/14 07:37:24   200s] 
[03/14 07:37:24   200s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:24   200s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13 20um (25200 208010) => (45997 208022).
[03/14 07:37:24   200s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (8-leaf) (mem=1830.8M)
[03/14 07:37:24   200s] 
[03/14 07:37:24   201s] Total 3 topdown clustering. 
[03/14 07:37:24   201s] Skew=0[116,116*] N8 B0 G1 A0(0.0) L[1,1] score=16900 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   201s] Trig. Edge Skew=0[116,116*] N8 B0 G1 A0(0.0) L[1,1] score=16900 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:24   201s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:24   201s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   201s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] Macro model: Skew=0[116,116]ps N1 inTran=0/0ps.
[03/14 07:37:24   201s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:24   201s] SubTree No: 4
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A)
[03/14 07:37:24   201s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q)
[03/14 07:37:24   201s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2145)   
[03/14 07:37:24   201s] 
[03/14 07:37:24   201s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:24   201s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13 12um (22050 217770) => (24581 208026).
[03/14 07:37:24   201s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (8-leaf) (mem=1830.8M)
[03/14 07:37:24   201s] 
[03/14 07:37:25   201s] Total 3 topdown clustering. 
[03/14 07:37:25   201s] Skew=0[117,117*] N8 B0 G1 A0(0.0) L[1,1] score=16940 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] Trig. Edge Skew=0[117,117*] N8 B0 G1 A0(0.0) L[1,1] score=16940 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:01.0, mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:25   201s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:25   201s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Macro model: Skew=0[117,117]ps N1 inTran=0/0ps.
[03/14 07:37:25   201s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] SubTree No: 5
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A)
[03/14 07:37:25   201s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q)
[03/14 07:37:25   201s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2143)   
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:25   201s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13 20um (97020 188490) => (96395 208022).
[03/14 07:37:25   201s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (8-leaf) (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Total 3 topdown clustering. 
[03/14 07:37:25   201s] Skew=0[121,121*] N8 B0 G1 A0(0.0) L[1,1] score=17340 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] Trig. Edge Skew=0[121,121*] N8 B0 G1 A0(0.0) L[1,1] score=17340 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2143 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:25   201s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:25   201s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Macro model: Skew=0[121,121]ps N1 inTran=0/0ps.
[03/14 07:37:25   201s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] SubTree No: 6
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A)
[03/14 07:37:25   201s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q)
[03/14 07:37:25   201s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2141)   
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:25   201s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13 22um (22050 212890) => (24582 193374).
[03/14 07:37:25   201s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (8-leaf) (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Total 3 topdown clustering. 
[03/14 07:37:25   201s] Skew=0[121,122*] N8 B0 G1 A0(0.0) L[1,1] score=17410 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] Trig. Edge Skew=0[121,122*] N8 B0 G1 A0(0.0) L[1,1] score=17410 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:25   201s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:25   201s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Macro model: Skew=0[121,122]ps N1 inTran=0/0ps.
[03/14 07:37:25   201s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   201s] SubTree No: 7
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A)
[03/14 07:37:25   201s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q)
[03/14 07:37:25   201s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2139)   
[03/14 07:37:25   201s] 
[03/14 07:37:25   201s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:25   201s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13 2um (22050 198250) => (24570 198260).
[03/14 07:37:25   201s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (8-leaf) (mem=1830.8M)
[03/14 07:37:25   201s] 
[03/14 07:37:25   202s] Total 3 topdown clustering. 
[03/14 07:37:25   202s] Skew=0[121,121*] N8 B0 G1 A0(0.0) L[1,1] score=17390 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   202s] Trig. Edge Skew=0[121,121*] N8 B0 G1 A0(0.0) L[1,1] score=17390 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:25   202s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:25   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Macro model: Skew=0[121,121]ps N1 inTran=0/0ps.
[03/14 07:37:25   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   202s] SubTree No: 8
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A)
[03/14 07:37:25   202s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q)
[03/14 07:37:25   202s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2135)   
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:25   202s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13 24um (41580 212890) => (61123 208022).
[03/14 07:37:25   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Macro model: Skew=0[170,170]ps N1 inTran=0/0ps.
[03/14 07:37:25   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:25   202s] SubTree No: 9
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A)
[03/14 07:37:25   202s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q)
[03/14 07:37:25   202s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2133)   
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:25   202s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13 15um (103950 183610) => (98286 193376).
[03/14 07:37:25   202s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (8-leaf) (mem=1830.8M)
[03/14 07:37:25   202s] 
[03/14 07:37:25   202s] Total 3 topdown clustering. 
[03/14 07:37:26   202s] Skew=1[125,125*] N8 B0 G1 A0(0.0) L[1,1] score=17790 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] Trig. Edge Skew=1[125,125*] N8 B0 G1 A0(0.0) L[1,1] score=17790 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2133 (cpu=0:00:00.2, real=0:00:01.0, mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:26   202s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:26   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Macro model: Skew=1[125,125]ps N1 inTran=0/0ps.
[03/14 07:37:26   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] SubTree No: 10
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A)
[03/14 07:37:26   202s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q)
[03/14 07:37:26   202s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2131)   
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:26   202s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13 10um (85680 198250) => (74986 198257).
[03/14 07:37:26   202s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (8-leaf) (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Total 3 topdown clustering. 
[03/14 07:37:26   202s] Skew=0[129,129*] N8 B0 G1 A0(0.0) L[1,1] score=18150 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] Trig. Edge Skew=0[129,129*] N8 B0 G1 A0(0.0) L[1,1] score=18150 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:26   202s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:26   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Macro model: Skew=0[129,129]ps N1 inTran=0/0ps.
[03/14 07:37:26   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] SubTree No: 11
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A)
[03/14 07:37:26   202s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q)
[03/14 07:37:26   202s] Output_Net: (CPU_REGS_regs_lo_rc_gclk_2129)   
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:26   202s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13 5um (85680 188490) => (85064 183616).
[03/14 07:37:26   202s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (8-leaf) (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Total 3 topdown clustering. 
[03/14 07:37:26   202s] Skew=0[126,126*] N8 B0 G1 A0(0.0) L[1,1] score=17880 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] Trig. Edge Skew=0[126,126*] N8 B0 G1 A0(0.0) L[1,1] score=17880 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:26   202s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:26   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Macro model: Skew=0[126,126]ps N1 inTran=0/0ps.
[03/14 07:37:26   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] SubTree No: 12
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Input_Pin:  (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A)
[03/14 07:37:26   202s] Output_Pin: (CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q)
[03/14 07:37:26   202s] Output_Net: (CPU_REGS_regs_lo_rc_gclk)   
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:26   202s] CTS move inst CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13 20um (119700 208010) => (99556 208017).
[03/14 07:37:26   202s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (8-leaf) (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Total 3 topdown clustering. 
[03/14 07:37:26   202s] Skew=1[123,124*] N8 B0 G1 A0(0.0) L[1,1] score=17650 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] Trig. Edge Skew=1[123,124*] N8 B0 G1 A0(0.0) L[1,1] score=17650 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_lo_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:26   202s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:26   202s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Macro model: Skew=1[123,124]ps N1 inTran=0/0ps.
[03/14 07:37:26   202s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   202s] SubTree No: 13
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A)
[03/14 07:37:26   202s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/Q)
[03/14 07:37:26   202s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2157)   
[03/14 07:37:26   202s] 
[03/14 07:37:26   202s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:26   202s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (8-leaf) (mem=1830.8M)
[03/14 07:37:26   202s] 
[03/14 07:37:26   203s] Total 3 topdown clustering. 
[03/14 07:37:26   203s] Skew=1[148,149*] N8 B0 G1 A0(0.0) L[1,1] score=20170 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   203s] Trig. Edge Skew=1[148,149*] N8 B0 G1 A0(0.0) L[1,1] score=20170 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2157 (cpu=0:00:00.2, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:26   203s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:26   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   203s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] Macro model: Skew=1[148,149]ps N1 inTran=0/0ps.
[03/14 07:37:26   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:26   203s] SubTree No: 14
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A)
[03/14 07:37:26   203s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/Q)
[03/14 07:37:26   203s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2153)   
[03/14 07:37:26   203s] 
[03/14 07:37:26   203s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:26   203s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13 17um (217350 237290) => (214208 222660).
[03/14 07:37:26   203s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (8-leaf) (mem=1830.8M)
[03/14 07:37:26   203s] 
[03/14 07:37:27   203s] Total 3 topdown clustering. 
[03/14 07:37:27   203s] Skew=0[131,131*] N8 B0 G1 A0(0.0) L[1,1] score=18370 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:27   203s] Trig. Edge Skew=0[131,131*] N8 B0 G1 A0(0.0) L[1,1] score=18370 cpu=0:00:00.0 mem=1831M 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2153 (cpu=0:00:00.2, real=0:00:01.0, mem=1830.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_START: Update Database (mem=1830.8M)
[03/14 07:37:27   203s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:27   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:27   203s] **** CK_START: Macro Models Generation (mem=1830.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Macro model: Skew=0[131,131]ps N1 inTran=0/0ps.
[03/14 07:37:27   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1830.8M)
[03/14 07:37:27   203s] SubTree No: 15
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A)
[03/14 07:37:27   203s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/Q)
[03/14 07:37:27   203s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2151)   
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:27   203s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (8-leaf) (mem=1830.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Total 3 topdown clustering. 
[03/14 07:37:27   203s] Skew=2[129,131*] N8 B0 G1 A0(0.0) L[1,1] score=18350 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] Trig. Edge Skew=2[129,131*] N8 B0 G1 A0(0.0) L[1,1] score=18350 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2151 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:27   203s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:27   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Macro model: Skew=2[129,131]ps N1 inTran=0/0ps.
[03/14 07:37:27   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] SubTree No: 16
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A)
[03/14 07:37:27   203s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/Q)
[03/14 07:37:27   203s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2149)   
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:27   203s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (8-leaf) (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Total 3 topdown clustering. 
[03/14 07:37:27   203s] Skew=2[135,138*] N8 B0 G1 A0(0.0) L[1,1] score=19030 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] Trig. Edge Skew=2[135,138*] N8 B0 G1 A0(0.0) L[1,1] score=19030 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2149 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:27   203s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:27   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Macro model: Skew=2[135,138]ps N1 inTran=0/0ps.
[03/14 07:37:27   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] SubTree No: 17
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A)
[03/14 07:37:27   203s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/Q)
[03/14 07:37:27   203s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2145)   
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:27   203s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (8-leaf) (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Total 3 topdown clustering. 
[03/14 07:37:27   203s] Skew=2[136,138*] N8 B0 G1 A0(0.0) L[1,1] score=19050 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] Trig. Edge Skew=2[136,138*] N8 B0 G1 A0(0.0) L[1,1] score=19050 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2145 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:27   203s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:27   203s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Macro model: Skew=2[136,138]ps N1 inTran=0/0ps.
[03/14 07:37:27   203s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   203s] SubTree No: 18
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A)
[03/14 07:37:27   203s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/Q)
[03/14 07:37:27   203s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2143)   
[03/14 07:37:27   203s] 
[03/14 07:37:27   203s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:27   203s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (8-leaf) (mem=1824.8M)
[03/14 07:37:27   203s] 
[03/14 07:37:27   204s] Total 3 topdown clustering. 
[03/14 07:37:27   204s] Skew=3[133,136*] N8 B0 G1 A0(0.0) L[1,1] score=18830 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   204s] Trig. Edge Skew=3[133,136*] N8 B0 G1 A0(0.0) L[1,1] score=18830 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2143 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:27   204s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:27   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   204s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] Macro model: Skew=3[133,136]ps N1 inTran=0/0ps.
[03/14 07:37:27   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:27   204s] SubTree No: 19
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A)
[03/14 07:37:27   204s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/Q)
[03/14 07:37:27   204s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2141)   
[03/14 07:37:27   204s] 
[03/14 07:37:27   204s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:27   204s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (8-leaf) (mem=1824.8M)
[03/14 07:37:27   204s] 
[03/14 07:37:28   204s] Total 3 topdown clustering. 
[03/14 07:37:28   204s] Skew=2[132,135*] N8 B0 G1 A0(0.0) L[1,1] score=18710 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] Trig. Edge Skew=2[132,135*] N8 B0 G1 A0(0.0) L[1,1] score=18710 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2141 (cpu=0:00:00.2, real=0:00:01.0, mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:28   204s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:28   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Macro model: Skew=2[132,135]ps N1 inTran=0/0ps.
[03/14 07:37:28   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] SubTree No: 20
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A)
[03/14 07:37:28   204s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/Q)
[03/14 07:37:28   204s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2139)   
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:28   204s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13 11um (183330 203130) => (190270 208022).
[03/14 07:37:28   204s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (8-leaf) (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Total 3 topdown clustering. 
[03/14 07:37:28   204s] Skew=1[136,137*] N8 B0 G1 A0(0.0) L[1,1] score=18930 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] Trig. Edge Skew=1[136,137*] N8 B0 G1 A0(0.0) L[1,1] score=18930 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2139 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:28   204s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:28   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Macro model: Skew=1[136,137]ps N1 inTran=0/0ps.
[03/14 07:37:28   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] SubTree No: 21
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A)
[03/14 07:37:28   204s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/Q)
[03/14 07:37:28   204s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2137)   
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:28   204s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2137 (8-leaf) (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Total 3 topdown clustering. 
[03/14 07:37:28   204s] Skew=1[139,140*] N8 B0 G1 A0(0.0) L[1,1] score=19230 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] Trig. Edge Skew=1[139,140*] N8 B0 G1 A0(0.0) L[1,1] score=19230 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2137 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:28   204s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:28   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Macro model: Skew=1[139,140]ps N1 inTran=0/0ps.
[03/14 07:37:28   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] SubTree No: 22
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A)
[03/14 07:37:28   204s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/Q)
[03/14 07:37:28   204s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2135)   
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:28   204s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (8-leaf) (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Total 3 topdown clustering. 
[03/14 07:37:28   204s] Skew=1[128,129*] N8 B0 G1 A0(0.0) L[1,1] score=18150 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] Trig. Edge Skew=1[128,129*] N8 B0 G1 A0(0.0) L[1,1] score=18150 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2135 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:28   204s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:28   204s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Macro model: Skew=1[128,129]ps N1 inTran=0/0ps.
[03/14 07:37:28   204s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   204s] SubTree No: 23
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A)
[03/14 07:37:28   204s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/Q)
[03/14 07:37:28   204s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2133)   
[03/14 07:37:28   204s] 
[03/14 07:37:28   204s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:28   204s] CTS move inst CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13 25um (183330 237290) => (194686 222663).
[03/14 07:37:28   204s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (8-leaf) (mem=1824.8M)
[03/14 07:37:28   204s] 
[03/14 07:37:28   205s] Total 3 topdown clustering. 
[03/14 07:37:28   205s] Skew=1[129,130*] N8 B0 G1 A0(0.0) L[1,1] score=18240 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   205s] Trig. Edge Skew=1[129,130*] N8 B0 G1 A0(0.0) L[1,1] score=18240 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2133 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:28   205s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:28   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] Macro model: Skew=1[129,130]ps N1 inTran=0/0ps.
[03/14 07:37:28   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:28   205s] SubTree No: 24
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A)
[03/14 07:37:28   205s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/Q)
[03/14 07:37:28   205s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2131)   
[03/14 07:37:28   205s] 
[03/14 07:37:28   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:28   205s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (8-leaf) (mem=1824.8M)
[03/14 07:37:28   205s] 
[03/14 07:37:29   205s] Total 3 topdown clustering. 
[03/14 07:37:29   205s] Skew=1[140,142*] N8 B0 G1 A0(0.0) L[1,1] score=19420 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] Trig. Edge Skew=1[140,142*] N8 B0 G1 A0(0.0) L[1,1] score=19420 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2131 (cpu=0:00:00.2, real=0:00:01.0, mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:29   205s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:29   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Macro model: Skew=1[140,142]ps N1 inTran=0/0ps.
[03/14 07:37:29   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] SubTree No: 25
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A)
[03/14 07:37:29   205s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/Q)
[03/14 07:37:29   205s] Output_Net: (CPU_REGS_regs_hi_rc_gclk_2129)   
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   205s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (8-leaf) (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Total 3 topdown clustering. 
[03/14 07:37:29   205s] Skew=1[136,137*] N8 B0 G1 A0(0.0) L[1,1] score=18910 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] Trig. Edge Skew=1[136,137*] N8 B0 G1 A0(0.0) L[1,1] score=18910 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk_2129 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:29   205s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:29   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Macro model: Skew=1[136,137]ps N1 inTran=0/0ps.
[03/14 07:37:29   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] SubTree No: 26
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Input_Pin:  (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A)
[03/14 07:37:29   205s] Output_Pin: (CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/Q)
[03/14 07:37:29   205s] Output_Net: (CPU_REGS_regs_hi_rc_gclk)   
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   205s] **** CK_START: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (8-leaf) (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Total 3 topdown clustering. 
[03/14 07:37:29   205s] Skew=2[134,136*] N8 B0 G1 A0(0.0) L[1,1] score=18890 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] Trig. Edge Skew=2[134,136*] N8 B0 G1 A0(0.0) L[1,1] score=18890 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_END: TopDown Tree Construction for CPU_REGS_regs_hi_rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:29   205s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:29   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Macro model: Skew=2[134,136]ps N1 inTran=0/0ps.
[03/14 07:37:29   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] SubTree No: 27
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST9/g13/A)
[03/14 07:37:29   205s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST9/g13/Q)
[03/14 07:37:29   205s] Output_Net: (CPU_REGS_rc_gclk_1544)   
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Macro model: Skew=0[162,162]ps N1 inTran=0/0ps.
[03/14 07:37:29   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] SubTree No: 28
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST8/g13/A)
[03/14 07:37:29   205s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST8/g13/Q)
[03/14 07:37:29   205s] Output_Net: (CPU_REGS_rc_gclk_1542)   
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   205s] CTS move inst CPU_REGS_RC_CG_HIER_INST8/g13 4um (217350 12810) => (221768 12821).
[03/14 07:37:29   205s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1542 (8-leaf) (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Total 3 topdown clustering. 
[03/14 07:37:29   205s] Skew=0[115,115*] N8 B0 G1 A0(0.0) L[1,1] score=16780 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] Trig. Edge Skew=0[115,115*] N8 B0 G1 A0(0.0) L[1,1] score=16780 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1542 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:29   205s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:29   205s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Macro model: Skew=0[115,115]ps N1 inTran=0/0ps.
[03/14 07:37:29   205s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   205s] SubTree No: 29
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST7/g13/A)
[03/14 07:37:29   205s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST7/g13/Q)
[03/14 07:37:29   205s] Output_Net: (CPU_REGS_rc_gclk_1540)   
[03/14 07:37:29   205s] 
[03/14 07:37:29   205s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   205s] CTS move inst CPU_REGS_RC_CG_HIER_INST7/g13 11um (223020 22570) => (221138 12824).
[03/14 07:37:29   205s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1540 (8-leaf) (mem=1824.8M)
[03/14 07:37:29   205s] 
[03/14 07:37:29   206s] Total 3 topdown clustering. 
[03/14 07:37:29   206s] Skew=0[120,120*] N8 B0 G1 A0(0.0) L[1,1] score=17260 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   206s] Trig. Edge Skew=0[120,120*] N8 B0 G1 A0(0.0) L[1,1] score=17260 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1540 (cpu=0:00:00.2, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:29   206s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:29   206s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] Macro model: Skew=0[120,120]ps N1 inTran=0/0ps.
[03/14 07:37:29   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:29   206s] SubTree No: 30
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST6/g13/A)
[03/14 07:37:29   206s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST6/g13/Q)
[03/14 07:37:29   206s] Output_Net: (CPU_REGS_rc_gclk_1538)   
[03/14 07:37:29   206s] 
[03/14 07:37:29   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:29   206s] CTS move inst CPU_REGS_RC_CG_HIER_INST6/g13 19um (200340 149450) => (209792 159226).
[03/14 07:37:29   206s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk_1538 (16-leaf) (mem=1824.8M)
[03/14 07:37:29   206s] 
[03/14 07:37:30   206s] Total 3 topdown clustering. 
[03/14 07:37:30   206s] Skew=2[187,189*] N16 B1 G1 A3(2.8) L[2,2] score=24290 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   206s] Trig. Edge Skew=2[187,189*] N16 B1 G1 A3(2.8) L[2,2] score=24290 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk_1538 (cpu=0:00:00.3, real=0:00:01.0, mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:30   206s] 1 Clock Buffers/Inverters inserted.
[03/14 07:37:30   206s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=2[187,189]ps N2 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 31
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST5/g13/A)
[03/14 07:37:30   206s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST5/g13/Q)
[03/14 07:37:30   206s] Output_Net: (CPU_REGS_rc_gclk)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: TopDown Tree Construction for CPU_REGS_rc_gclk (16-leaf) (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Total 3 topdown clustering. 
[03/14 07:37:30   206s] Skew=3[163,166*] N16 B0 G1 A0(0.0) L[1,1] score=21870 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   206s] Trig. Edge Skew=3[163,166*] N16 B0 G1 A0(0.0) L[1,1] score=21870 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] **** CK_END: TopDown Tree Construction for CPU_REGS_rc_gclk (cpu=0:00:00.3, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:30   206s] 0 Clock Buffers/Inverters inserted.
[03/14 07:37:30   206s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=3[163,166]ps N1 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 32
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (CPU_REGS_RC_CG_HIER_INST10/g13/A)
[03/14 07:37:30   206s] Output_Pin: (CPU_REGS_RC_CG_HIER_INST10/g13/Q)
[03/14 07:37:30   206s] Output_Net: (CPU_REGS_rc_gclk_1546)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=0[154,154]ps N1 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 33
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (RC_CG_HIER_INST4/g12/A)
[03/14 07:37:30   206s] Output_Pin: (RC_CG_HIER_INST4/g12/Q)
[03/14 07:37:30   206s] Output_Net: (rc_gclk_18303)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=0[109,110]ps N1 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 34
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (RC_CG_HIER_INST3/g12/A)
[03/14 07:37:30   206s] Output_Pin: (RC_CG_HIER_INST3/g12/Q)
[03/14 07:37:30   206s] Output_Net: (rc_gclk_18301)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=0[116,116]ps N1 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 35
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (RC_CG_HIER_INST2/g12/A)
[03/14 07:37:30   206s] Output_Pin: (RC_CG_HIER_INST2/g12/Q)
[03/14 07:37:30   206s] Output_Net: (rc_gclk_18299)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Macro model: Skew=0[116,116]ps N1 inTran=0/0ps.
[03/14 07:37:30   206s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   206s] SubTree No: 36
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Input_Pin:  (RC_CG_HIER_INST1/g12/A)
[03/14 07:37:30   206s] Output_Pin: (RC_CG_HIER_INST1/g12/Q)
[03/14 07:37:30   206s] Output_Net: (rc_gclk)   
[03/14 07:37:30   206s] 
[03/14 07:37:30   206s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[03/14 07:37:30   206s] **** CK_START: TopDown Tree Construction for rc_gclk (18-leaf) (mem=1824.8M)
[03/14 07:37:30   206s] 
[03/14 07:37:30   207s] Total 3 topdown clustering. 
[03/14 07:37:30   207s] Skew=3[190,193*] N18 B1 G1 A3(2.8) L[2,2] score=24730 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   207s] Trig. Edge Skew=3[190,193*] N18 B1 G1 A3(2.8) L[2,2] score=24730 cpu=0:00:00.0 mem=1825M 
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] **** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:00.3, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:30   207s] 1 Clock Buffers/Inverters inserted.
[03/14 07:37:30   207s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   207s] **** CK_START: Macro Models Generation (mem=1824.8M)
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] Macro model: Skew=3[191,194]ps N2 inTran=0/0ps.
[03/14 07:37:30   207s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:30   207s] SubTree No: 37
[03/14 07:37:30   207s] 
[03/14 07:37:30   207s] Input_Pin:  (NULL)
[03/14 07:37:30   207s] Output_Pin: (CLK)
[03/14 07:37:30   207s] Output_Net: (CLK)   
[03/14 07:37:30   207s] **** CK_START: TopDown Tree Construction for CLK (75-leaf) (37 macro model) (mem=1824.8M)
[03/14 07:37:30   207s] 
[03/14 07:37:32   208s] 0: ckNode L0_0_INX6: loc not Legalized (185541 29299)=>(187110 27450) 3um
[03/14 07:37:33   210s] Total 3 topdown clustering. 
[03/14 07:37:33   210s] Trig. Edge Skew=84[362,446*] N75 B9 G38 A21(21.0) L[3,5] C1/2 score=54088 cpu=0:00:03.0 mem=1825M 
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] **** CK_END: TopDown Tree Construction for CLK (cpu=0:00:03.0, real=0:00:03.0, mem=1824.8M)
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] **** CK_START: Update Database (mem=1824.8M)
[03/14 07:37:33   210s] 9 Clock Buffers/Inverters inserted.
[03/14 07:37:33   210s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8M)
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] Refine place movement check
[03/14 07:37:33   210s] ============================================================
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] **INFO: The distance threshold for maximum refine placement move is 6.496500 microns (5% of max driving distance).
[03/14 07:37:33   210s] 
[03/14 07:37:33   210s] ***** Start Refine Placement.....
[03/14 07:37:34   210s] *** Starting refinePlace (0:03:28 mem=1824.8M) ***
[03/14 07:37:34   210s] Total net length = 1.307e+05 (6.936e+04 6.136e+04) (ext = 3.271e+03)
[03/14 07:37:34   210s] Starting refinePlace ...
[03/14 07:37:34   210s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   210s] default core: bins with density >  0.75 = 55.6 % ( 20 / 36 )
[03/14 07:37:34   210s] Density distribution unevenness ratio = 5.766%
[03/14 07:37:34   210s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:37:34   210s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1824.8MB) @(0:03:28 - 0:03:28).
[03/14 07:37:34   210s] Move report: preRPlace moves 355 insts, mean move: 7.86 um, max move: 19.53 um
[03/14 07:37:34   210s] 	Max move on inst (g12044): (131.67, 17.69) --> (112.14, 17.69)
[03/14 07:37:34   210s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INX1
[03/14 07:37:34   210s] wireLenOptFixPriorityInst 393 inst fixed
[03/14 07:37:34   210s] Move report: legalization moves 433 insts, mean move: 10.66 um, max move: 58.59 um
[03/14 07:37:34   210s] 	Max move on inst (CPU_REGS_g12671): (204.12, 242.17) --> (262.71, 242.17)
[03/14 07:37:34   210s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:28 - 0:03:28).
[03/14 07:37:34   210s] Move report: Detail placement moves 630 insts, mean move: 10.97 um, max move: 58.59 um
[03/14 07:37:34   210s] 	Max move on inst (CPU_REGS_g12671): (204.12, 242.17) --> (262.71, 242.17)
[03/14 07:37:34   210s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1824.8MB
[03/14 07:37:34   210s] Statistics of distance of Instance movement in refine placement:
[03/14 07:37:34   210s]   maximum (X+Y) =        58.59 um
[03/14 07:37:34   210s]   inst (CPU_REGS_g12671) with max move: (204.12, 242.17) -> (262.71, 242.17)
[03/14 07:37:34   210s]   mean    (X+Y) =        10.97 um
[03/14 07:37:34   210s] Total instances flipped for legalization: 6
[03/14 07:37:34   210s] Total instances moved : 630
[03/14 07:37:34   210s] Summary Report:
[03/14 07:37:34   210s] Instances move: 630 (out of 2674 movable)
[03/14 07:37:34   210s] Mean displacement: 10.97 um
[03/14 07:37:34   210s] Max displacement: 58.59 um (Instance: CPU_REGS_g12671) (204.12, 242.17) -> (262.71, 242.17)
[03/14 07:37:34   210s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/14 07:37:34   210s] Total net length = 1.307e+05 (6.936e+04 6.136e+04) (ext = 3.271e+03)
[03/14 07:37:34   210s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1824.8MB
[03/14 07:37:34   210s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1824.8MB) @(0:03:28 - 0:03:29).
[03/14 07:37:34   210s] *** Finished refinePlace (0:03:29 mem=1824.8M) ***
[03/14 07:37:34   210s] ***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1824.797M)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12671 was moved by 58.59 microns during refinePlace. Original location : (204.12, 242.17), Refined location : (262.71, 242.17)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_ALU16_add_2022_19_g1072 was moved by 58.58 microns during refinePlace. Original location : (262.08, 247.05), Refined location : (223.02, 227.53)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g3383 was moved by 57.8 microns during refinePlace. Original location : (148.05, 247.05), Refined location : (200.97, 242.17)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12790 was moved by 53.55 microns during refinePlace. Original location : (149.94, 232.41), Refined location : (203.49, 232.41)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_ALU16_add_2022_19_g1098 was moved by 49.61 microns during refinePlace. Original location : (262.08, 242.17), Refined location : (217.35, 247.05)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12665 was moved by 48.82 microns during refinePlace. Original location : (204.12, 237.29), Refined location : (243.18, 227.53)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g7885 was moved by 45.04 microns during refinePlace. Original location : (206.64, 222.65), Refined location : (241.92, 232.41)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12648 was moved by 43.31 microns during refinePlace. Original location : (165.06, 247.05), Refined location : (203.49, 251.93)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12634 was moved by 43.31 microns during refinePlace. Original location : (165.06, 232.41), Refined location : (203.49, 227.53)
[03/14 07:37:34   210s] **WARN: (IMPCK-6323):	The placement of CPU_REGS_g12771 was moved by 41.42 microns during refinePlace. Original location : (226.17, 222.65), Refined location : (262.71, 227.53)
[03/14 07:37:34   210s] **WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 6.4965 microns.
[03/14 07:37:34   210s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] **INFO: Total instances moved beyond threshold limit during refinePlace are 404...
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] Refine place movement check finished, CPU=0:00:00.3 
[03/14 07:37:34   210s] ============================================================
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] # Analysis View: default_emulate_view
[03/14 07:37:34   210s] ********** Clock CLK Pre-Route Timing Analysis **********
[03/14 07:37:34   210s] Nr. of Subtrees                : 38
[03/14 07:37:34   210s] Nr. of Sinks                   : 345
[03/14 07:37:34   210s] Nr. of Buffer                  : 11
[03/14 07:37:34   210s] Nr. of Level (including gates) : 4
[03/14 07:37:34   210s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:34   210s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:34   210s] No Driving Cell Specified!
[03/14 07:37:34   210s] Max trig. edge delay at sink(R): SINT_reg/C 446.7(ps)
[03/14 07:37:34   210s] Min trig. edge delay at sink(R): FETCH_reg[7]/C 363.1(ps)
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s]                                  (Actual)               (Required)          
[03/14 07:37:34   210s] Rise Phase Delay               : 363.1~446.7(ps)        0~10(ps)            
[03/14 07:37:34   210s] Fall Phase Delay               : 381.8~482.2(ps)        0~10(ps)            
[03/14 07:37:34   210s] Trig. Edge Skew                : 83.6(ps)               340(ps)             
[03/14 07:37:34   210s] Rise Skew                      : 83.6(ps)               
[03/14 07:37:34   210s] Fall Skew                      : 100.4(ps)              
[03/14 07:37:34   210s] Max. Rise Buffer Tran.         : 84.8(ps)               200(ps)             
[03/14 07:37:34   210s] Max. Fall Buffer Tran.         : 72.1(ps)               200(ps)             
[03/14 07:37:34   210s] Max. Rise Sink Tran.           : 200(ps)                200(ps)             
[03/14 07:37:34   210s] Max. Fall Sink Tran.           : 114.7(ps)              200(ps)             
[03/14 07:37:34   210s] Min. Rise Buffer Tran.         : 60.7(ps)               0(ps)               
[03/14 07:37:34   210s] Min. Fall Buffer Tran.         : 41.5(ps)               0(ps)               
[03/14 07:37:34   210s] Min. Rise Sink Tran.           : 94.9(ps)               0(ps)               
[03/14 07:37:34   210s] Min. Fall Sink Tran.           : 59.6(ps)               0(ps)               
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] view default_emulate_view : skew = 83.6ps (required = 340ps)
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] Enabling 8 Threads ...
[03/14 07:37:34   210s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:37:34   210s] Switching to the default view 'default_emulate_view'...
[03/14 07:37:34   210s] *** Look For Reconvergent Clock Component ***
[03/14 07:37:34   210s] The clock tree CLK has no reconvergent cell.
[03/14 07:37:34   210s] Reducing the latency of clock tree 'CLK' in 'default_emulate_view' view ...
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] Calculating pre-route downstream delay for clock tree 'CLK'...
[03/14 07:37:34   210s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[03/14 07:37:34   210s] moving 'CLK__L1_I0' from (128520 251930) to (131670 193370)
[03/14 07:37:34   210s] MaxTriggerDelay: 436.5 (ps)
[03/14 07:37:34   210s] MinTriggerDelay: 358.1 (ps)
[03/14 07:37:34   210s] Skew: 78.4 (ps)
[03/14 07:37:34   210s] *** Finished Latency Reduction ((cpu=0:00:00.2 real=0:00:00.0 mem=1824.8M) ***
[03/14 07:37:34   210s] Reducing the skew of clock tree 'CLK' in 'default_emulate_view' view ...
[03/14 07:37:34   210s] 
[03/14 07:37:34   210s] moving 'CPU_REGS_RC_CG_HIER_INST8/g13' from (219870 17690) to (239400 3050)
[03/14 07:37:34   210s] moving 'CPU_REGS_RC_CG_HIER_INST8/g13' from (239400 3050) to (258930 22570)
[03/14 07:37:34   210s] MaxTriggerDelay: 435.8 (ps)
[03/14 07:37:34   210s] MinTriggerDelay: 368.5 (ps)
[03/14 07:37:34   210s] Skew: 67.3 (ps)
[03/14 07:37:34   210s] *** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1824.8M) ***
[03/14 07:37:34   210s] Resized (BUX6->BUX8): rc_gclk__L1_I0
[03/14 07:37:34   210s] Resized (BUX6->BUX8): CPU_REGS_rc_gclk_1538__L1_I0
[03/14 07:37:34   210s] Resized (AND2X2->AND2X1): RC_CG_HIER_INST2/g12
[03/14 07:37:34   210s] Resized (AND2X2->AND2X1): RC_CG_HIER_INST3/g12
[03/14 07:37:34   210s] Resized (AND2X2->AND2X1): RC_CG_HIER_INST4/g12
[03/14 07:37:34   210s] resized 5 standard cell(s).
[03/14 07:37:34   210s] inserted 0 standard cell(s).
[03/14 07:37:34   210s] deleted 0 standard cell(s).
[03/14 07:37:34   210s] moved 3 standard cell(s).
[03/14 07:37:34   210s] *** Optimized Clock Tree Latency (cpu=0:00:00.3 real=0:00:00.0 mem=1824.8M) ***
[03/14 07:37:34   210s] Doing the final refine placement ...
[03/14 07:37:34   210s] ***** Start Refine Placement.....
[03/14 07:37:34   210s] *** Starting refinePlace (0:03:29 mem=1824.8M) ***
[03/14 07:37:34   210s] Total net length = 1.359e+05 (7.333e+04 6.252e+04) (ext = 3.419e+03)
[03/14 07:37:34   210s] Starting refinePlace ...
[03/14 07:37:34   210s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   210s] default core: bins with density >  0.75 = 52.8 % ( 19 / 36 )
[03/14 07:37:34   210s] Density distribution unevenness ratio = 5.134%
[03/14 07:37:34   210s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:37:34   210s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
[03/14 07:37:34   210s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   210s] wireLenOptFixPriorityInst 393 inst fixed
[03/14 07:37:34   210s] Move report: legalization moves 112 insts, mean move: 14.34 um, max move: 129.46 um
[03/14 07:37:34   210s] 	Max move on inst (CPU_REGS_g12671): (262.71, 242.17) --> (143.01, 251.93)
[03/14 07:37:34   210s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
[03/14 07:37:34   210s] Move report: Detail placement moves 112 insts, mean move: 14.34 um, max move: 129.46 um
[03/14 07:37:34   210s] 	Max move on inst (CPU_REGS_g12671): (262.71, 242.17) --> (143.01, 251.93)
[03/14 07:37:34   210s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1824.8MB
[03/14 07:37:34   210s] Statistics of distance of Instance movement in refine placement:
[03/14 07:37:34   210s]   maximum (X+Y) =       129.46 um
[03/14 07:37:34   210s]   inst (CPU_REGS_g12671) with max move: (262.71, 242.17) -> (143.01, 251.93)
[03/14 07:37:34   210s]   mean    (X+Y) =        14.34 um
[03/14 07:37:34   210s] Summary Report:
[03/14 07:37:34   210s] Instances move: 112 (out of 2674 movable)
[03/14 07:37:34   210s] Mean displacement: 14.34 um
[03/14 07:37:34   210s] Max displacement: [03/14 07:37:34   210s] Total instances moved : 112
129.46 um (Instance: CPU_REGS_g12671) (262.71, 242.17) -> (143.01, 251.93)
[03/14 07:37:34   210s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/14 07:37:34   210s] Total net length = 1.359e+05 (7.333e+04 6.252e+04) (ext = 3.419e+03)
[03/14 07:37:34   210s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1824.8MB
[03/14 07:37:34   210s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
[03/14 07:37:34   210s] *** Finished refinePlace (0:03:29 mem=1824.8M) ***
[03/14 07:37:34   211s] ***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1824.797M)
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] # Analysis View: default_emulate_view
[03/14 07:37:34   211s] ********** Clock CLK Pre-Route Timing Analysis **********
[03/14 07:37:34   211s] Nr. of Subtrees                : 38
[03/14 07:37:34   211s] Nr. of Sinks                   : 345
[03/14 07:37:34   211s] Nr. of Buffer                  : 11
[03/14 07:37:34   211s] Nr. of Level (including gates) : 4
[03/14 07:37:34   211s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:34   211s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:34   211s] No Driving Cell Specified!
[03/14 07:37:34   211s] Max trig. edge delay at sink(R): CPUStatus_reg[0]/C 435.9(ps)
[03/14 07:37:34   211s] Min trig. edge delay at sink(R): CPU_REGS_regs_lo_data_reg[4][0]/C 368.5(ps)
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s]                                  (Actual)               (Required)          
[03/14 07:37:34   211s] Rise Phase Delay               : 368.5~435.9(ps)        0~10(ps)            
[03/14 07:37:34   211s] Fall Phase Delay               : 383.8~467.3(ps)        0~10(ps)            
[03/14 07:37:34   211s] Trig. Edge Skew                : 67.4(ps)               340(ps)             
[03/14 07:37:34   211s] Rise Skew                      : 67.4(ps)               
[03/14 07:37:34   211s] Fall Skew                      : 83.5(ps)               
[03/14 07:37:34   211s] Max. Rise Buffer Tran.         : 84.9(ps)               200(ps)             
[03/14 07:37:34   211s] Max. Fall Buffer Tran.         : 72.2(ps)               200(ps)             
[03/14 07:37:34   211s] Max. Rise Sink Tran.           : 200(ps)                200(ps)             
[03/14 07:37:34   211s] Max. Fall Sink Tran.           : 114.7(ps)              200(ps)             
[03/14 07:37:34   211s] Min. Rise Buffer Tran.         : 69.3(ps)               0(ps)               
[03/14 07:37:34   211s] Min. Fall Buffer Tran.         : 46.3(ps)               0(ps)               
[03/14 07:37:34   211s] Min. Rise Sink Tran.           : 77.6(ps)               0(ps)               
[03/14 07:37:34   211s] Min. Fall Sink Tran.           : 71.1(ps)               0(ps)               
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] view default_emulate_view : skew = 67.4ps (required = 340ps)
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] Generating Clock Analysis Report clk_report/clock.report ....
[03/14 07:37:34   211s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] 
[03/14 07:37:34   211s] *** ckSynthesis Opt Latency (cpu=0:00:00.6 real=0:00:00.0 mem=1824.8M) ***
[03/14 07:37:34   211s] ***** Start Refine Placement.....
[03/14 07:37:34   211s] *** Starting refinePlace (0:03:29 mem=1824.8M) ***
[03/14 07:37:34   211s] Total net length = 1.374e+05 (7.416e+04 6.327e+04) (ext = 3.437e+03)
[03/14 07:37:34   211s] Starting refinePlace ...
[03/14 07:37:34   211s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   211s] default core: bins with density >  0.75 = 52.8 % ( 19 / 36 )
[03/14 07:37:34   211s] Density distribution unevenness ratio = 5.111%
[03/14 07:37:34   211s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:37:34   211s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
[03/14 07:37:34   211s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   211s] wireLenOptFixPriorityInst 393 inst fixed
[03/14 07:37:34   211s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   211s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
[03/14 07:37:34   211s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:37:34   211s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1824.8MB
[03/14 07:37:34   211s] Statistics of distance of Instance movement in refine placement:
[03/14 07:37:34   211s]   maximum (X+Y) =         0.00 um
[03/14 07:37:34   211s]   mean    (X+Y) =         0.00 um
[03/14 07:37:34   211s] Total instances moved : 0
[03/14 07:37:34   211s] Summary Report:
[03/14 07:37:34   211s] Instances move: 0 (out of 2674 movable)
[03/14 07:37:34   211s] Mean displacement: 0.00 um
[03/14 07:37:34   211s] Max displacement: 0.00 um 
[03/14 07:37:34   211s] Total net length = 1.374e+05 (7.416e+04 6.327e+04) (ext = 3.437e+03)
[03/14 07:37:34   211s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: [03/14 07:37:34   211s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1824.8MB) @(0:03:29 - 0:03:29).
1824.8MB
[03/14 07:37:34   211s] *** Finished refinePlace (0:03:29 mem=1824.8M) ***
[03/14 07:37:35   211s] ***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 1824.797M)
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] # Analysis View: default_emulate_view
[03/14 07:37:35   211s] ********** Clock CLK Pre-Route Timing Analysis **********
[03/14 07:37:35   211s] Nr. of Subtrees                : 38
[03/14 07:37:35   211s] Nr. of Sinks                   : 345
[03/14 07:37:35   211s] Nr. of Buffer                  : 11
[03/14 07:37:35   211s] Nr. of Level (including gates) : 4
[03/14 07:37:35   211s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:35   211s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:35   211s] No Driving Cell Specified!
[03/14 07:37:35   211s] Max trig. edge delay at sink(R): CPUStatus_reg[0]/C 435.9(ps)
[03/14 07:37:35   211s] Min trig. edge delay at sink(R): CPU_REGS_regs_lo_data_reg[4][0]/C 368.5(ps)
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s]                                  (Actual)               (Required)          
[03/14 07:37:35   211s] Rise Phase Delay               : 368.5~435.9(ps)        0~10(ps)            
[03/14 07:37:35   211s] Fall Phase Delay               : 383.8~467.3(ps)        0~10(ps)            
[03/14 07:37:35   211s] Trig. Edge Skew                : 67.4(ps)               340(ps)             
[03/14 07:37:35   211s] Rise Skew                      : 67.4(ps)               
[03/14 07:37:35   211s] Fall Skew                      : 83.5(ps)               
[03/14 07:37:35   211s] Max. Rise Buffer Tran.         : 84.9(ps)               200(ps)             
[03/14 07:37:35   211s] Max. Fall Buffer Tran.         : 72.2(ps)               200(ps)             
[03/14 07:37:35   211s] Max. Rise Sink Tran.           : 200(ps)                200(ps)             
[03/14 07:37:35   211s] Max. Fall Sink Tran.           : 114.7(ps)              200(ps)             
[03/14 07:37:35   211s] Min. Rise Buffer Tran.         : 69.3(ps)               0(ps)               
[03/14 07:37:35   211s] Min. Fall Buffer Tran.         : 46.3(ps)               0(ps)               
[03/14 07:37:35   211s] Min. Rise Sink Tran.           : 77.6(ps)               0(ps)               
[03/14 07:37:35   211s] Min. Fall Sink Tran.           : 71.1(ps)               0(ps)               
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] view default_emulate_view : skew = 67.4ps (required = 340ps)
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:35   211s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] globalDetailRoute
[03/14 07:37:35   211s] 
[03/14 07:37:35   211s] #setNanoRouteMode -drouteAutoStop false
[03/14 07:37:35   211s] #setNanoRouteMode -drouteEndIteration 5
[03/14 07:37:35   211s] #setNanoRouteMode -routeSelectedNetOnly true
[03/14 07:37:35   211s] #setNanoRouteMode -routeWithEco true
[03/14 07:37:35   211s] #setNanoRouteMode -routeWithTimingDriven false
[03/14 07:37:35   211s] #Start globalDetailRoute on Mon Mar 14 07:37:35 2022
[03/14 07:37:35   211s] #
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/14 07:37:35   211s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/14 07:37:35   211s] #To increase the message display limit, refer to the product command reference manual.
[03/14 07:37:36   213s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:37:36   213s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:37:37   213s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/14 07:37:37   213s] #Using multithreading with 8 threads.
[03/14 07:37:37   213s] #Start routing data preparation.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/14 07:37:37   213s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/14 07:37:37   213s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/14 07:37:37   213s] #Minimum voltage of a net in the design = 0.000.
[03/14 07:37:37   213s] #Maximum voltage of a net in the design = 1.800.
[03/14 07:37:37   213s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/14 07:37:37   213s] #Voltage range [0.000 - 1.800] has 2749 nets.
[03/14 07:37:37   216s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/14 07:37:37   216s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:37:37   216s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:37:37   216s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:37:37   216s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:37:37   216s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/14 07:37:37   216s] #Regenerating Ggrids automatically.
[03/14 07:37:37   216s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/14 07:37:37   216s] #Using automatically generated G-grids.
[03/14 07:37:37   216s] #Done routing data preparation.
[03/14 07:37:37   216s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1278.97 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   216s] #Merging special wires using 8 threads...
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Connectivity extraction summary:
[03/14 07:37:37   216s] #2728 (99.09%) nets are without wires.
[03/14 07:37:37   216s] #25 nets are fixed|skipped|trivial (not extracted).
[03/14 07:37:37   216s] #Total number of nets = 2753.
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #reading routing guides ......
[03/14 07:37:37   216s] #Number of eco nets is 0
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Start data preparation...
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Data preparation is done on Mon Mar 14 07:37:37 2022
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Analyzing routing resource...
[03/14 07:37:37   216s] #Routing resource analysis is done on Mon Mar 14 07:37:37 2022
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #  Resource Analysis:
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 07:37:37   216s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 07:37:37   216s] #  --------------------------------------------------------------
[03/14 07:37:37   216s] #  Metal 1        H         425           0         783    92.46%
[03/14 07:37:37   216s] #  Metal 2        V         428           0         783     0.00%
[03/14 07:37:37   216s] #  Metal 3        H         425           0         783     0.00%
[03/14 07:37:37   216s] #  Metal 4        V         428           0         783     0.00%
[03/14 07:37:37   216s] #  Metal 5        H         425           0         783     0.00%
[03/14 07:37:37   216s] #  Metal 6        V         214           0         783     0.00%
[03/14 07:37:37   216s] #  --------------------------------------------------------------
[03/14 07:37:37   216s] #  Total                   2345       0.00%  4698    15.41%
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #  49 nets (1.78%) with 1 preferred extra spacing.
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Routing guide is on.
[03/14 07:37:37   216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.37 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #start global routing iteration 1...
[03/14 07:37:37   216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.20 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #start global routing iteration 2...
[03/14 07:37:37   216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.46 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Total number of trivial nets (e.g. < 2 pins) = 25 (skipped).
[03/14 07:37:37   216s] #Total number of selected nets for routing = 49.
[03/14 07:37:37   216s] #Total number of unselected nets (but routable) for routing = 2679 (skipped).
[03/14 07:37:37   216s] #Total number of nets in the design = 2753.
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #2679 skipped nets do not have any wires.
[03/14 07:37:37   216s] #49 routable nets have only global wires.
[03/14 07:37:37   216s] #49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Routed net constraints summary:
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #      Default                 49               0  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #        Total                 49               0  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Routing constraints summary of the whole design:
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #      Default                 49            2679  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #        Total                 49            2679  
[03/14 07:37:37   216s] #------------------------------------------------
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #                 OverCon          
[03/14 07:37:37   216s] #                  #Gcell    %Gcell
[03/14 07:37:37   216s] #     Layer           (1)   OverCon
[03/14 07:37:37   216s] #  --------------------------------
[03/14 07:37:37   216s] #   Metal 1      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #   Metal 2      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #   Metal 3      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #   Metal 4      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #   Metal 5      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #   Metal 6      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #  --------------------------------
[03/14 07:37:37   216s] #     Total      0(0.00%)   (0.00%)
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 07:37:37   216s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Complete Global Routing.
[03/14 07:37:37   216s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:37   216s] #Total wire length = 8980 um.
[03/14 07:37:37   216s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:37   216s] #Total wire length on LAYER MET1 = 0 um.
[03/14 07:37:37   216s] #Total wire length on LAYER MET2 = 0 um.
[03/14 07:37:37   216s] #Total wire length on LAYER MET3 = 4772 um.
[03/14 07:37:37   216s] #Total wire length on LAYER MET4 = 4207 um.
[03/14 07:37:37   216s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:37   216s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:37   216s] #Total number of vias = 1202
[03/14 07:37:37   216s] #Up-Via Summary (total 1202):
[03/14 07:37:37   216s] #           
[03/14 07:37:37   216s] #-----------------------
[03/14 07:37:37   216s] #  Metal 1          441
[03/14 07:37:37   216s] #  Metal 2          410
[03/14 07:37:37   216s] #  Metal 3          351
[03/14 07:37:37   216s] #-----------------------
[03/14 07:37:37   216s] #                  1202 
[03/14 07:37:37   216s] #
[03/14 07:37:37   216s] #Max overcon = 0 track.
[03/14 07:37:37   216s] #Total overcon = 0.00%.
[03/14 07:37:37   216s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 07:37:37   216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.54 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   216s] #
[03/14 07:37:37   217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1280.55 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   217s] #Start Track Assignment.
[03/14 07:37:37   217s] #Done with 304 horizontal wires in 1 hboxes and 282 vertical wires in 1 hboxes.
[03/14 07:37:37   217s] #Done with 41 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
[03/14 07:37:37   217s] #Complete Track Assignment.
[03/14 07:37:37   217s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:37   217s] #Total wire length = 9672 um.
[03/14 07:37:37   217s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:37   217s] #Total wire length on LAYER MET1 = 566 um.
[03/14 07:37:37   217s] #Total wire length on LAYER MET2 = 0 um.
[03/14 07:37:37   217s] #Total wire length on LAYER MET3 = 4881 um.
[03/14 07:37:37   217s] #Total wire length on LAYER MET4 = 4225 um.
[03/14 07:37:37   217s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:37   217s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:37   217s] #Total number of vias = 1202
[03/14 07:37:37   217s] #Up-Via Summary (total 1202):
[03/14 07:37:37   217s] #           
[03/14 07:37:37   217s] #-----------------------
[03/14 07:37:37   217s] #  Metal 1          441
[03/14 07:37:37   217s] #  Metal 2          410
[03/14 07:37:37   217s] #  Metal 3          351
[03/14 07:37:37   217s] #-----------------------
[03/14 07:37:37   217s] #                  1202 
[03/14 07:37:37   217s] #
[03/14 07:37:37   217s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.57 (MB), peak = 1544.39 (MB)
[03/14 07:37:37   217s] #
[03/14 07:37:37   217s] #Cpu time = 00:00:03
[03/14 07:37:37   217s] #Elapsed time = 00:00:01
[03/14 07:37:37   217s] #Increased memory = 10.73 (MB)
[03/14 07:37:37   217s] #Total memory = 1282.57 (MB)
[03/14 07:37:37   217s] #Peak memory = 1544.39 (MB)
[03/14 07:37:37   217s] #Using multithreading with 8 threads.
[03/14 07:37:38   217s] #
[03/14 07:37:38   217s] #Start Detail Routing..
[03/14 07:37:38   217s] #start initial detail routing ...
[03/14 07:37:39   220s] # ECO: 5.0% of the total area was rechecked for DRC, and 85.0% required routing.
[03/14 07:37:39   220s] #    number of violations = 20
[03/14 07:37:39   220s] #
[03/14 07:37:39   220s] #    By Layer and Type :
[03/14 07:37:39   220s] #	         MetSpc   WreExt   Totals
[03/14 07:37:39   220s] #	MET1          0        0        0
[03/14 07:37:39   220s] #	MET2         10       10       20
[03/14 07:37:39   220s] #	Totals       10       10       20
[03/14 07:37:39   220s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1378.85 (MB), peak = 1544.39 (MB)
[03/14 07:37:39   220s] #start 1st optimization iteration ...
[03/14 07:37:40   221s] #    number of violations = 8
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #    By Layer and Type :
[03/14 07:37:40   221s] #	         MetSpc   WreExt   Totals
[03/14 07:37:40   221s] #	MET1          0        0        0
[03/14 07:37:40   221s] #	MET2          4        4        8
[03/14 07:37:40   221s] #	Totals        4        4        8
[03/14 07:37:40   221s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1335.42 (MB), peak = 1544.39 (MB)
[03/14 07:37:40   221s] #start 2nd optimization iteration ...
[03/14 07:37:40   221s] #    number of violations = 2
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #    By Layer and Type :
[03/14 07:37:40   221s] #	         MetSpc   WreExt   Totals
[03/14 07:37:40   221s] #	MET1          0        0        0
[03/14 07:37:40   221s] #	MET2          1        1        2
[03/14 07:37:40   221s] #	Totals        1        1        2
[03/14 07:37:40   221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.29 (MB), peak = 1544.39 (MB)
[03/14 07:37:40   221s] #start 3rd optimization iteration ...
[03/14 07:37:40   221s] #    number of violations = 2
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #    By Layer and Type :
[03/14 07:37:40   221s] #	         MetSpc   WreExt   Totals
[03/14 07:37:40   221s] #	MET1          0        0        0
[03/14 07:37:40   221s] #	MET2          1        1        2
[03/14 07:37:40   221s] #	Totals        1        1        2
[03/14 07:37:40   221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.43 (MB), peak = 1544.39 (MB)
[03/14 07:37:40   221s] #start 4th optimization iteration ...
[03/14 07:37:40   221s] #    number of violations = 2
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #    By Layer and Type :
[03/14 07:37:40   221s] #	         MetSpc   WreExt   Totals
[03/14 07:37:40   221s] #	MET1          0        0        0
[03/14 07:37:40   221s] #	MET2          1        1        2
[03/14 07:37:40   221s] #	Totals        1        1        2
[03/14 07:37:40   221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.42 (MB), peak = 1544.39 (MB)
[03/14 07:37:40   221s] #start 5th optimization iteration ...
[03/14 07:37:40   221s] #    number of violations = 2
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #    By Layer and Type :
[03/14 07:37:40   221s] #	         MetSpc   WreExt   Totals
[03/14 07:37:40   221s] #	MET1          0        0        0
[03/14 07:37:40   221s] #	MET2          1        1        2
[03/14 07:37:40   221s] #	Totals        1        1        2
[03/14 07:37:40   221s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.48 (MB), peak = 1544.39 (MB)
[03/14 07:37:40   221s] #Complete Detail Routing.
[03/14 07:37:40   221s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:40   221s] #Total wire length = 9132 um.
[03/14 07:37:40   221s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:40   221s] #Total wire length on LAYER MET1 = 18 um.
[03/14 07:37:40   221s] #Total wire length on LAYER MET2 = 671 um.
[03/14 07:37:40   221s] #Total wire length on LAYER MET3 = 4522 um.
[03/14 07:37:40   221s] #Total wire length on LAYER MET4 = 3921 um.
[03/14 07:37:40   221s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:40   221s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:40   221s] #Total number of vias = 1237
[03/14 07:37:40   221s] #Up-Via Summary (total 1237):
[03/14 07:37:40   221s] #           
[03/14 07:37:40   221s] #-----------------------
[03/14 07:37:40   221s] #  Metal 1          441
[03/14 07:37:40   221s] #  Metal 2          409
[03/14 07:37:40   221s] #  Metal 3          387
[03/14 07:37:40   221s] #-----------------------
[03/14 07:37:40   221s] #                  1237 
[03/14 07:37:40   221s] #
[03/14 07:37:40   221s] #Total number of DRC violations = 2
[03/14 07:37:40   221s] #Total number of violations on LAYER MET1 = 0
[03/14 07:37:40   221s] #Total number of violations on LAYER MET2 = 2
[03/14 07:37:40   221s] #Total number of violations on LAYER MET3 = 0
[03/14 07:37:40   221s] #Total number of violations on LAYER MET4 = 0
[03/14 07:37:40   221s] #Total number of violations on LAYER MET5 = 0
[03/14 07:37:40   221s] #Total number of violations on LAYER METTP = 0
[03/14 07:37:40   221s] #Cpu time = 00:00:05
[03/14 07:37:40   221s] #Elapsed time = 00:00:03
[03/14 07:37:40   221s] #Increased memory = 12.55 (MB)
[03/14 07:37:40   221s] #Total memory = 1295.11 (MB)
[03/14 07:37:40   221s] #Peak memory = 1544.39 (MB)
[03/14 07:37:40   221s] #detailRoute Statistics:
[03/14 07:37:40   221s] #Cpu time = 00:00:05
[03/14 07:37:40   221s] #Elapsed time = 00:00:03
[03/14 07:37:40   221s] #Increased memory = 12.55 (MB)
[03/14 07:37:40   221s] #Total memory = 1295.12 (MB)
[03/14 07:37:40   221s] #Peak memory = 1544.39 (MB)
[03/14 07:37:40   222s] #
[03/14 07:37:40   222s] #globalDetailRoute statistics:
[03/14 07:37:40   222s] #Cpu time = 00:00:11
[03/14 07:37:40   222s] #Elapsed time = 00:00:06
[03/14 07:37:40   222s] #Increased memory = 61.15 (MB)
[03/14 07:37:40   222s] #Total memory = 1281.93 (MB)
[03/14 07:37:40   222s] #Peak memory = 1544.39 (MB)
[03/14 07:37:40   222s] #Number of warnings = 43
[03/14 07:37:40   222s] #Total number of warnings = 43
[03/14 07:37:40   222s] #Number of fails = 0
[03/14 07:37:40   222s] #Total number of fails = 0
[03/14 07:37:40   222s] #Complete globalDetailRoute on Mon Mar 14 07:37:40 2022
[03/14 07:37:40   222s] #
[03/14 07:37:40   222s] There are 4 violation left....
[03/14 07:37:40   222s] 
[03/14 07:37:40   222s] globalDetailRoute
[03/14 07:37:40   222s] 
[03/14 07:37:40   222s] #setNanoRouteMode -drouteAutoStop false
[03/14 07:37:40   222s] #setNanoRouteMode -drouteEndIteration 5
[03/14 07:37:40   222s] #setNanoRouteMode -routeSelectedNetOnly true
[03/14 07:37:40   222s] #setNanoRouteMode -routeWithEco true
[03/14 07:37:40   222s] #setNanoRouteMode -routeWithTimingDriven false
[03/14 07:37:40   222s] #Start globalDetailRoute on Mon Mar 14 07:37:40 2022
[03/14 07:37:40   222s] #
[03/14 07:37:41   222s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:37:41   222s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:37:41   222s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/14 07:37:41   222s] #Using multithreading with 8 threads.
[03/14 07:37:41   222s] #Start routing data preparation.
[03/14 07:37:41   222s] #Minimum voltage of a net in the design = 0.000.
[03/14 07:37:41   222s] #Maximum voltage of a net in the design = 1.800.
[03/14 07:37:41   222s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/14 07:37:41   222s] #Voltage range [0.000 - 1.800] has 2749 nets.
[03/14 07:37:41   222s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/14 07:37:41   222s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:37:41   222s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:37:41   222s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:37:41   222s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:37:41   222s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/14 07:37:41   222s] #Regenerating Ggrids automatically.
[03/14 07:37:41   222s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/14 07:37:41   222s] #Using automatically generated G-grids.
[03/14 07:37:41   222s] #Done routing data preparation.
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.29 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #Merging special wires using 8 threads...
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Connectivity extraction summary:
[03/14 07:37:41   222s] #48 routed nets are imported.
[03/14 07:37:41   222s] #2680 (97.35%) nets are without wires.
[03/14 07:37:41   222s] #25 nets are fixed|skipped|trivial (not extracted).
[03/14 07:37:41   222s] #Total number of nets = 2753.
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Number of eco nets is 0
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Start data preparation...
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Data preparation is done on Mon Mar 14 07:37:41 2022
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Analyzing routing resource...
[03/14 07:37:41   222s] #Routing resource analysis is done on Mon Mar 14 07:37:41 2022
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #  Resource Analysis:
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 07:37:41   222s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 07:37:41   222s] #  --------------------------------------------------------------
[03/14 07:37:41   222s] #  Metal 1        H         425           0         783    92.46%
[03/14 07:37:41   222s] #  Metal 2        V         428           0         783     0.00%
[03/14 07:37:41   222s] #  Metal 3        H         425           0         783     0.00%
[03/14 07:37:41   222s] #  Metal 4        V         428           0         783     0.00%
[03/14 07:37:41   222s] #  Metal 5        H         425           0         783     0.00%
[03/14 07:37:41   222s] #  Metal 6        V         214           0         783     0.00%
[03/14 07:37:41   222s] #  --------------------------------------------------------------
[03/14 07:37:41   222s] #  Total                   2345       0.00%  4698    15.41%
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #  49 nets (1.78%) with 1 preferred extra spacing.
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.29 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #start global routing iteration 1...
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.28 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #start global routing iteration 2...
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.45 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Total number of trivial nets (e.g. < 2 pins) = 25 (skipped).
[03/14 07:37:41   222s] #Total number of selected nets for routing = 49.
[03/14 07:37:41   222s] #Total number of unselected nets (but routable) for routing = 2679 (skipped).
[03/14 07:37:41   222s] #Total number of nets in the design = 2753.
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #2679 skipped nets do not have any wires.
[03/14 07:37:41   222s] #1 routable net has only global wires.
[03/14 07:37:41   222s] #48 routable nets have only detail routed wires.
[03/14 07:37:41   222s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 07:37:41   222s] #48 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Routed net constraints summary:
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #      Default                  1               0  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #        Total                  1               0  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Routing constraints summary of the whole design:
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #      Default                 49            2679  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #        Total                 49            2679  
[03/14 07:37:41   222s] #------------------------------------------------
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #                 OverCon          
[03/14 07:37:41   222s] #                  #Gcell    %Gcell
[03/14 07:37:41   222s] #     Layer           (1)   OverCon
[03/14 07:37:41   222s] #  --------------------------------
[03/14 07:37:41   222s] #   Metal 1      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #   Metal 2      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #   Metal 3      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #   Metal 4      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #   Metal 5      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #   Metal 6      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #  --------------------------------
[03/14 07:37:41   222s] #     Total      0(0.00%)   (0.00%)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/14 07:37:41   222s] #  Overflow after GR: 0.00% H + 0.00% V
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Complete Global Routing.
[03/14 07:37:41   222s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:41   222s] #Total wire length = 9126 um.
[03/14 07:37:41   222s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET1 = 18 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET2 = 657 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET3 = 4537 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET4 = 3915 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:41   222s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:41   222s] #Total number of vias = 1234
[03/14 07:37:41   222s] #Up-Via Summary (total 1234):
[03/14 07:37:41   222s] #           
[03/14 07:37:41   222s] #-----------------------
[03/14 07:37:41   222s] #  Metal 1          441
[03/14 07:37:41   222s] #  Metal 2          409
[03/14 07:37:41   222s] #  Metal 3          384
[03/14 07:37:41   222s] #-----------------------
[03/14 07:37:41   222s] #                  1234 
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Max overcon = 0 track.
[03/14 07:37:41   222s] #Total overcon = 0.00%.
[03/14 07:37:41   222s] #Worst layer Gcell overcon rate = 0.00%.
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.45 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.30 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #Start Track Assignment.
[03/14 07:37:41   222s] #Done with 5 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[03/14 07:37:41   222s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[03/14 07:37:41   222s] #Complete Track Assignment.
[03/14 07:37:41   222s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:41   222s] #Total wire length = 9144 um.
[03/14 07:37:41   222s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET1 = 43 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET2 = 657 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET3 = 4533 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET4 = 3912 um.
[03/14 07:37:41   222s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:41   222s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:41   222s] #Total number of vias = 1234
[03/14 07:37:41   222s] #Up-Via Summary (total 1234):
[03/14 07:37:41   222s] #           
[03/14 07:37:41   222s] #-----------------------
[03/14 07:37:41   222s] #  Metal 1          441
[03/14 07:37:41   222s] #  Metal 2          409
[03/14 07:37:41   222s] #  Metal 3          384
[03/14 07:37:41   222s] #-----------------------
[03/14 07:37:41   222s] #                  1234 
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.31 (MB), peak = 1544.39 (MB)
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Cpu time = 00:00:00
[03/14 07:37:41   222s] #Elapsed time = 00:00:00
[03/14 07:37:41   222s] #Increased memory = 0.16 (MB)
[03/14 07:37:41   222s] #Total memory = 1205.31 (MB)
[03/14 07:37:41   222s] #Peak memory = 1544.39 (MB)
[03/14 07:37:41   222s] #Using multithreading with 8 threads.
[03/14 07:37:41   222s] #
[03/14 07:37:41   222s] #Start Detail Routing..
[03/14 07:37:41   222s] #start initial detail routing ...
[03/14 07:37:42   223s] # ECO: 0.0% of the total area was rechecked for DRC, and 15.0% required routing.
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1258.07 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #start 1st optimization iteration ...
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.21 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #start 2nd optimization iteration ...
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.74 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #start 3rd optimization iteration ...
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.76 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #start 4th optimization iteration ...
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.76 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #start 5th optimization iteration ...
[03/14 07:37:42   223s] #    number of violations = 2
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #    By Layer and Type :
[03/14 07:37:42   223s] #	         MetSpc   WreExt   Totals
[03/14 07:37:42   223s] #	MET1          0        0        0
[03/14 07:37:42   223s] #	MET2          1        1        2
[03/14 07:37:42   223s] #	Totals        1        1        2
[03/14 07:37:42   223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.77 (MB), peak = 1544.39 (MB)
[03/14 07:37:42   223s] #Complete Detail Routing.
[03/14 07:37:42   223s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:37:42   223s] #Total wire length = 9142 um.
[03/14 07:37:42   223s] #Total half perimeter of net bounding box = 6445 um.
[03/14 07:37:42   223s] #Total wire length on LAYER MET1 = 18 um.
[03/14 07:37:42   223s] #Total wire length on LAYER MET2 = 669 um.
[03/14 07:37:42   223s] #Total wire length on LAYER MET3 = 4500 um.
[03/14 07:37:42   223s] #Total wire length on LAYER MET4 = 3955 um.
[03/14 07:37:42   223s] #Total wire length on LAYER MET5 = 0 um.
[03/14 07:37:42   223s] #Total wire length on LAYER METTP = 0 um.
[03/14 07:37:42   223s] #Total number of vias = 1240
[03/14 07:37:42   223s] #Up-Via Summary (total 1240):
[03/14 07:37:42   223s] #           
[03/14 07:37:42   223s] #-----------------------
[03/14 07:37:42   223s] #  Metal 1          441
[03/14 07:37:42   223s] #  Metal 2          409
[03/14 07:37:42   223s] #  Metal 3          390
[03/14 07:37:42   223s] #-----------------------
[03/14 07:37:42   223s] #                  1240 
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #Total number of DRC violations = 2
[03/14 07:37:42   223s] #Total number of violations on LAYER MET1 = 0
[03/14 07:37:42   223s] #Total number of violations on LAYER MET2 = 2
[03/14 07:37:42   223s] #Total number of violations on LAYER MET3 = 0
[03/14 07:37:42   223s] #Total number of violations on LAYER MET4 = 0
[03/14 07:37:42   223s] #Total number of violations on LAYER MET5 = 0
[03/14 07:37:42   223s] #Total number of violations on LAYER METTP = 0
[03/14 07:37:42   223s] #Cpu time = 00:00:01
[03/14 07:37:42   223s] #Elapsed time = 00:00:01
[03/14 07:37:42   223s] #Increased memory = -0.76 (MB)
[03/14 07:37:42   223s] #Total memory = 1204.55 (MB)
[03/14 07:37:42   223s] #Peak memory = 1544.39 (MB)
[03/14 07:37:42   223s] #detailRoute Statistics:
[03/14 07:37:42   223s] #Cpu time = 00:00:01
[03/14 07:37:42   223s] #Elapsed time = 00:00:01
[03/14 07:37:42   223s] #Increased memory = -0.76 (MB)
[03/14 07:37:42   223s] #Total memory = 1204.55 (MB)
[03/14 07:37:42   223s] #Peak memory = 1544.39 (MB)
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] #globalDetailRoute statistics:
[03/14 07:37:42   223s] #Cpu time = 00:00:02
[03/14 07:37:42   223s] #Elapsed time = 00:00:01
[03/14 07:37:42   223s] #Increased memory = -0.43 (MB)
[03/14 07:37:42   223s] #Total memory = 1200.58 (MB)
[03/14 07:37:42   223s] #Peak memory = 1544.39 (MB)
[03/14 07:37:42   223s] #Number of warnings = 2
[03/14 07:37:42   223s] #Total number of warnings = 45
[03/14 07:37:42   223s] #Number of fails = 0
[03/14 07:37:42   223s] #Total number of fails = 0
[03/14 07:37:42   223s] #Complete globalDetailRoute on Mon Mar 14 07:37:42 2022
[03/14 07:37:42   223s] #
[03/14 07:37:42   223s] *** Look For Un-Routed Clock Tree Net ***
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Routing correlation check
[03/14 07:37:42   223s] ============================================================
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Min length threshold value is :: 126 microns
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Allowed deviation from route guide is 50%
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Routing correlation check finished, CPU=0:00:00.0 
[03/14 07:37:42   223s] ============================================================
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Wire resistance checks
[03/14 07:37:42   223s] ============================================================
[03/14 07:37:42   223s] Calculating clock delays in preRoute mode...
[03/14 07:37:42   223s] Calculating clock delays in clkRouteOnly mode...
[03/14 07:37:42   223s] Updating RC grid for preRoute extraction ...
[03/14 07:37:42   223s] Initializing multi-corner capacitance tables ... 
[03/14 07:37:42   223s] Initializing multi-corner resistance tables ...
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2145 has 61.971 percent resistance deviation between preRoute resistance (70.7104 ohm) and after route resistance (185.938 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2153 has 57.8175 percent resistance deviation between preRoute resistance (86.5928 ohm) and after route resistance (205.281 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2149 has 57.5825 percent resistance deviation between preRoute resistance (73.8768 ohm) and after route resistance (174.166 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2141 has 56.2835 percent resistance deviation between preRoute resistance (93.5567 ohm) and after route resistance (214.008 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2143 has 56.1158 percent resistance deviation between preRoute resistance (92.0365 ohm) and after route resistance (209.726 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2131 has 54.2668 percent resistance deviation between preRoute resistance (107.348 ohm) and after route resistance (234.726 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2139 has 53.2981 percent resistance deviation between preRoute resistance (96.2133 ohm) and after route resistance (206.016 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2133 has 52.4912 percent resistance deviation between preRoute resistance (114.537 ohm) and after route resistance (241.086 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk_1540 has 52.3824 percent resistance deviation between preRoute resistance (93.3659 ohm) and after route resistance (196.074 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L1_N0 has 52.31 percent resistance deviation between preRoute resistance (210.446 ohm) and after route resistance (441.279 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2139 has 51.6006 percent resistance deviation between preRoute resistance (125.507 ohm) and after route resistance (259.316 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk has 51.1006 percent resistance deviation between preRoute resistance (97.9725 ohm) and after route resistance (200.355 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk has 50.727 percent resistance deviation between preRoute resistance (130.285 ohm) and after route resistance (264.414 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2129 has 50.5942 percent resistance deviation between preRoute resistance (110.006 ohm) and after route resistance (222.658 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2151 has 49.7422 percent resistance deviation between preRoute resistance (111.896 ohm) and after route resistance (222.643 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2137 has 49.1164 percent resistance deviation between preRoute resistance (143.99 ohm) and after route resistance (282.979 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_rc_gclk has 49.0534 percent resistance deviation between preRoute resistance (168.674 ohm) and after route resistance (331.08 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_lo_rc_gclk_2157 has 48.2695 percent resistance deviation between preRoute resistance (88.2035 ohm) and after route resistance (170.506 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2153 has 47.8101 percent resistance deviation between preRoute resistance (115.867 ohm) and after route resistance (222.011 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (IMPCK-6350):	Clock net CPU_REGS_regs_hi_rc_gclk_2143 has 47.6306 percent resistance deviation between preRoute resistance (125.043 ohm) and after route resistance (238.771 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[03/14 07:37:42   223s] **WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
[03/14 07:37:42   223s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Wire resistance checks Finished, CPU=0:00:00.0 
[03/14 07:37:42   223s] ============================================================
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] # Analysis View: default_emulate_view
[03/14 07:37:42   223s] ********** Clock CLK Clk-Route-Only Timing Analysis **********
[03/14 07:37:42   223s] Nr. of Subtrees                : 38
[03/14 07:37:42   223s] Nr. of Sinks                   : 345
[03/14 07:37:42   223s] Nr. of Buffer                  : 11
[03/14 07:37:42   223s] Nr. of Level (including gates) : 4
[03/14 07:37:42   223s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:42   223s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:42   223s] No Driving Cell Specified!
[03/14 07:37:42   223s] Max trig. edge delay at sink(R): SINT_reg/C 445.2(ps)
[03/14 07:37:42   223s] Min trig. edge delay at sink(R): CPU_REGS_flg_reg[11]/C 375.1(ps)
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s]                                  (Actual)               (Required)          
[03/14 07:37:42   223s] Rise Phase Delay               : 375.1~445.2(ps)        0~10(ps)            
[03/14 07:37:42   223s] Fall Phase Delay               : 391.4~476.6(ps)        0~10(ps)            
[03/14 07:37:42   223s] Trig. Edge Skew                : 70.1(ps)               340(ps)             
[03/14 07:37:42   223s] Rise Skew                      : 70.1(ps)               
[03/14 07:37:42   223s] Fall Skew                      : 85.2(ps)               
[03/14 07:37:42   223s] Max. Rise Buffer Tran.         : 84.7(ps)               200(ps)             
[03/14 07:37:42   223s] Max. Fall Buffer Tran.         : 72.1(ps)               200(ps)             
[03/14 07:37:42   223s] Max. Rise Sink Tran.           : 208.1(ps)              200(ps)             
[03/14 07:37:42   223s] Max. Fall Sink Tran.           : 117.5(ps)              200(ps)             
[03/14 07:37:42   223s] Min. Rise Buffer Tran.         : 69.3(ps)               0(ps)               
[03/14 07:37:42   223s] Min. Fall Buffer Tran.         : 46.3(ps)               0(ps)               
[03/14 07:37:42   223s] Min. Rise Sink Tran.           : 79(ps)                 0(ps)               
[03/14 07:37:42   223s] Min. Fall Sink Tran.           : 72.7(ps)               0(ps)               
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] view default_emulate_view : skew = 70.1ps (required = 340ps)
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] 
[03/14 07:37:42   223s] setting up for view 'default_emulate_view'...
[03/14 07:37:42   223s] Enabling 8 Threads ...
[03/14 07:37:42   223s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:37:42   224s] Selecting the worst MMMC view of clock tree 'CLK' ...
[03/14 07:37:42   224s] resized 0 standard cell(s).
[03/14 07:37:42   224s] inserted 0 standard cell(s).
[03/14 07:37:42   224s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M) ***
[03/14 07:37:42   224s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M) ***
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] None of the clock tree buffers/gates are modified by the skew optimization.
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Switching to the default view 'default_emulate_view' ...
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:42   224s] *** Look For Reconvergent Clock Component ***
[03/14 07:37:42   224s] The clock tree CLK has no reconvergent cell.
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] # Analysis View: default_emulate_view
[03/14 07:37:42   224s] ********** Clock CLK Clk-Route-Only Timing Analysis **********
[03/14 07:37:42   224s] Nr. of Subtrees                : 38
[03/14 07:37:42   224s] Nr. of Sinks                   : 345
[03/14 07:37:42   224s] Nr. of Buffer                  : 11
[03/14 07:37:42   224s] Nr. of Level (including gates) : 4
[03/14 07:37:42   224s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:42   224s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:42   224s] No Driving Cell Specified!
[03/14 07:37:42   224s] Max trig. edge delay at sink(R): SINT_reg/C 445.2(ps)
[03/14 07:37:42   224s] Min trig. edge delay at sink(R): CPU_REGS_flg_reg[11]/C 375.1(ps)
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s]                                  (Actual)               (Required)          
[03/14 07:37:42   224s] Rise Phase Delay               : 375.1~445.2(ps)        0~10(ps)            
[03/14 07:37:42   224s] Fall Phase Delay               : 391.4~476.6(ps)        0~10(ps)            
[03/14 07:37:42   224s] Trig. Edge Skew                : 70.1(ps)               340(ps)             
[03/14 07:37:42   224s] Rise Skew                      : 70.1(ps)               
[03/14 07:37:42   224s] Fall Skew                      : 85.2(ps)               
[03/14 07:37:42   224s] Max. Rise Buffer Tran.         : 84.7(ps)               200(ps)             
[03/14 07:37:42   224s] Max. Fall Buffer Tran.         : 72.1(ps)               200(ps)             
[03/14 07:37:42   224s] Max. Rise Sink Tran.           : 208.1(ps)              200(ps)             
[03/14 07:37:42   224s] Max. Fall Sink Tran.           : 117.5(ps)              200(ps)             
[03/14 07:37:42   224s] Min. Rise Buffer Tran.         : 69.3(ps)               0(ps)               
[03/14 07:37:42   224s] Min. Fall Buffer Tran.         : 46.3(ps)               0(ps)               
[03/14 07:37:42   224s] Min. Rise Sink Tran.           : 79(ps)                 0(ps)               
[03/14 07:37:42   224s] Min. Fall Sink Tran.           : 72.7(ps)               0(ps)               
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] view default_emulate_view : skew = 70.1ps (required = 340ps)
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Clock CLK has been routed. Routing guide will not be generated.
[03/14 07:37:42   224s] Generating Clock Analysis Report clk_report/clock.report ....
[03/14 07:37:42   224s] Generating Clock Routing Guide cpu_z80.rguide ....
[03/14 07:37:42   224s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Clock gating checks
[03/14 07:37:42   224s] ============================================================
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Clock gating Checks Finished, CPU=0:00:00.0 
[03/14 07:37:42   224s] ============================================================
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] #############################################################################
[03/14 07:37:42   224s] #
[03/14 07:37:42   224s] # Summary of During-Synthesis Checks
[03/14 07:37:42   224s] #
[03/14 07:37:42   224s] #############################################################################
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Types of Check                                    :          Number of warnings
[03/14 07:37:42   224s] ----------------------------------------------------------------------------
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] Check RefinePlacement move distance               :          404
[03/14 07:37:42   224s] Check route layer follows preference              :          0
[03/14 07:37:42   224s] Check route follows guide                         :          0
[03/14 07:37:42   224s] clock gating checks                               :          0
[03/14 07:37:42   224s] Wire resistance checks                            :          37
[03/14 07:37:42   224s] 
[03/14 07:37:42   224s] *** End ckSynthesis (cpu=0:00:24.2, real=0:00:19.0, mem=1825.2M) ***
[03/14 07:37:42   224s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[03/14 07:37:42   224s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/14 07:37:42   224s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clk_report/clock.postCTS.report
[03/14 07:37:42   224s] **WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[03/14 07:37:42   224s] Redoing specifyClockTree ...
[03/14 07:37:43   224s] Checking spec file integrity...
[03/14 07:37:43   224s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[03/14 07:37:43   224s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[03/14 07:37:43   224s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[03/14 07:37:43   224s] ***** Doing trialRoute -handlePreroute.
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[03/14 07:37:43   224s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   224s] *** Starting trialRoute (mem=1825.2M) ***
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Using hname+ instead name for net compare
[03/14 07:37:43   224s] Activating lazyNetListOrdering
[03/14 07:37:43   224s] There are 0 guide points passed to route_trial for fixed pins.
[03/14 07:37:43   224s] There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
[03/14 07:37:43   224s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[03/14 07:37:43   224s] Phase 0 (cpu= 0:00:00.0 real= 0:00:00.0 mem= 1825.2M)
[03/14 07:37:43   224s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Nr of prerouted/Fixed nets = 49
[03/14 07:37:43   224s] There are 49 nets with 1 extra space.
[03/14 07:37:43   224s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[03/14 07:37:43   224s] routingBox: (0 0) (269640 259860)
[03/14 07:37:43   224s] coreBox:    (3150 3050) (266490 256810)
[03/14 07:37:43   224s] There are 49 prerouted nets with extraSpace.
[03/14 07:37:43   224s] Number of multi-gpin terms=520, multi-gpins=1050, moved blk term=0/0
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1a route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Est net length = 1.488e+05um = 7.963e+04H + 6.912e+04V
[03/14 07:37:43   224s] Usage: (47.2%H 48.9%V) = (1.082e+05um 1.308e+05um) = (34077 26808)
[03/14 07:37:43   224s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[03/14 07:37:43   224s] Overflow: 47 = 17 (0.36% H) + 30 (0.65% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1b route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Usage: (47.0%H 48.9%V) = (1.077e+05um 1.308e+05um) = (33936 26807)
[03/14 07:37:43   224s] Overflow: 19 = 1 (0.02% H) + 18 (0.38% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1c route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Usage: (46.9%H 48.9%V) = (1.076e+05um 1.309e+05um) = (33894 26827)
[03/14 07:37:43   224s] Overflow: 14 = 0 (0.00% H) + 14 (0.30% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1d route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Usage: (46.9%H 48.9%V) = (1.076e+05um 1.309e+05um) = (33897 26831)
[03/14 07:37:43   224s] Overflow: 11 = 0 (0.00% H) + 11 (0.25% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1a-1d Overflow: 0.00% H + 0.25% V (0:00:00.1 1825.2M)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1e route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Usage: (46.9%H 48.9%V) = (1.076e+05um 1.309e+05um) = (33897 26830)
[03/14 07:37:43   224s] Overflow: 11 = 0 (0.00% H) + 11 (0.25% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1f route (cpu=0:00:00.0 real=0:00:00.0 mem=1825.2M):
[03/14 07:37:43   224s] Usage: (46.9%H 48.9%V) = (1.076e+05um 1.309e+05um) = (33903 26831)
[03/14 07:37:43   224s] Overflow: 8 = 0 (0.00% H) + 8 (0.18% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Congestion distribution:
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Remain	cntH		cntV
[03/14 07:37:43   224s] --------------------------------------
[03/14 07:37:43   224s]  -2:	0	 0.00%	1	 0.02%
[03/14 07:37:43   224s]  -1:	0	 0.00%	7	 0.15%
[03/14 07:37:43   224s] --------------------------------------
[03/14 07:37:43   224s]   0:	16	 0.35%	42	 0.92%
[03/14 07:37:43   224s]   1:	55	 1.20%	138	 3.01%
[03/14 07:37:43   224s]   2:	118	 2.57%	280	 6.10%
[03/14 07:37:43   224s]   3:	231	 5.03%	476	10.37%
[03/14 07:37:43   224s]   4:	339	 7.39%	628	13.68%
[03/14 07:37:43   224s]   5:	3831	83.46%	3018	65.75%
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1e-1f Overflow: 0.00% H + 0.18% V (0:00:00.0 1825.2M)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Global route (cpu=0.1s real=0.1s 1825.2M)
[03/14 07:37:43   224s] Updating RC grid for preRoute extraction ...
[03/14 07:37:43   224s] Initializing multi-corner capacitance tables ... 
[03/14 07:37:43   224s] Initializing multi-corner resistance tables ...
[03/14 07:37:43   224s] There are 49 prerouted nets with extraSpace.
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] *** After '-updateRemainTrks' operation: 
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Usage: (51.4%H 55.2%V) = (1.179e+05um 1.476e+05um) = (37136 30260)
[03/14 07:37:43   224s] Overflow: 196 = 38 (0.84% H) + 158 (3.44% V)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Phase 1l Overflow: 0.84% H + 3.44% V (0:00:00.2 1833.2M)
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Congestion distribution:
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Remain	cntH		cntV
[03/14 07:37:43   224s] --------------------------------------
[03/14 07:37:43   224s]  -4:	0	 0.00%	1	 0.02%
[03/14 07:37:43   224s]  -3:	1	 0.02%	9	 0.20%
[03/14 07:37:43   224s]  -2:	9	 0.20%	30	 0.65%
[03/14 07:37:43   224s]  -1:	24	 0.52%	98	 2.14%
[03/14 07:37:43   224s] --------------------------------------
[03/14 07:37:43   224s]   0:	61	 1.33%	196	 4.27%
[03/14 07:37:43   224s]   1:	162	 3.53%	311	 6.78%
[03/14 07:37:43   224s]   2:	199	 4.34%	431	 9.39%
[03/14 07:37:43   224s]   3:	294	 6.41%	479	10.44%
[03/14 07:37:43   224s]   4:	351	 7.65%	506	11.02%
[03/14 07:37:43   224s]   5:	3489	76.01%	2529	55.10%
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Starting trMTInitAdjWires in MT mode ...
[03/14 07:37:43   224s] Set wireMPool w/ threadCheck
[03/14 07:37:43   224s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] *** Completed Phase 1 route (cpu=0:00:00.4 real=0:00:00.3 1833.2M) ***
[03/14 07:37:43   224s] 
[03/14 07:37:43   224s] Using trMTFlushLazyWireDel= 1
[03/14 07:37:43   224s] Not using mpools for CRoute
[03/14 07:37:43   224s] Activating useFastCRoute= 1 in phase 2a.
[03/14 07:37:43   225s] Starting trMTDtrRoute1CleanupA in MT mode ...
[03/14 07:37:43   225s] Set wireMPool w/ threadCheck
[03/14 07:37:43   225s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   225s] Phase 2a (cpu=0:00:00.2 real=0:00:00.1 mem=1833.2M)
[03/14 07:37:43   225s] Not using mpools for CRoute
[03/14 07:37:43   225s] Activating useFastCRoute= 1 in phase 2b.
[03/14 07:37:43   225s] Remain wire count= 38 (w/term= 38)
[03/14 07:37:43   225s] Phase 2b (cpu=0:00:00.2 real=0:00:00.1 mem=1833.2M)
[03/14 07:37:43   225s] Starting trMTDtrRoute1CleanupB in MT mode ...
[03/14 07:37:43   225s] Set wireMPool w/ threadCheck
[03/14 07:37:43   225s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   225s] Cleanup real= 0:00:00.0
[03/14 07:37:43   225s] Phase 2 total (cpu=0:00:00.5 real=0:00:00.2 mem=1833.2M)
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Total length: 1.679e+05um, number of vias: 26751
[03/14 07:37:43   225s] M1(H) length: 1.775e+01um, number of vias: 9867
[03/14 07:37:43   225s] M2(V) length: 3.238e+04um, number of vias: 9199
[03/14 07:37:43   225s] M3(H) length: 5.607e+04um, number of vias: 4896
[03/14 07:37:43   225s] M4(V) length: 4.126e+04um, number of vias: 2191
[03/14 07:37:43   225s] M5(H) length: 2.969e+04um, number of vias: 598
[03/14 07:37:43   225s] M6(V) length: 8.471e+03um
[03/14 07:37:43   225s] *** Completed Phase 2 route (cpu=0:00:00.5 real=0:00:00.3 1833.2M) ***
[03/14 07:37:43   225s] Skipping QALenRecalc
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[03/14 07:37:43   225s] Set wireMPool w/ threadCheck
[03/14 07:37:43   225s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   225s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[03/14 07:37:43   225s] *** Finished all Phases (cpu=0:00:01.0 mem=1833.2M) ***
[03/14 07:37:43   225s] trMTFlushLazyWireDel was already disabled
[03/14 07:37:43   225s] Starting trMTSprFixZeroViaCodes in MT mode ...
[03/14 07:37:43   225s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[03/14 07:37:43   225s] Starting trMTRemoveAntenna in MT mode ...
[03/14 07:37:43   225s] Set wireMPool w/ threadCheck
[03/14 07:37:43   225s] Set wireMPool w/ noThreadCheck
[03/14 07:37:43   225s] TrialRoute+GlbRouteEst total runtime= +0:00:00.6 = 0:00:00.7
[03/14 07:37:43   225s] Peak Memory Usage was 1833.2M 
[03/14 07:37:43   225s]   TrialRoute full (called once) runtime= 0:00:00.6
[03/14 07:37:43   225s]   GlbRouteEst (called once) runtime= 0:00:00.0
[03/14 07:37:43   225s] *** Finished trialRoute (cpu=0:00:01.0 real=0:00:00.6 mem=[03/14 07:37:43   225s] Set wireMPool w/ threadCheck
1833.2M) ***
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Extraction called for design 'cpu_z80' of instances=3402 and nets=2753 using extraction engine 'preRoute' .
[03/14 07:37:43   225s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:37:43   225s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:37:43   225s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:37:43   225s] RC Extraction called in multi-corner(1) mode.
[03/14 07:37:43   225s] RCMode: PreRoute
[03/14 07:37:43   225s]       RC Corner Indexes            0   
[03/14 07:37:43   225s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:37:43   225s] Resistance Scaling Factor    : 1.00000 
[03/14 07:37:43   225s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:37:43   225s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:37:43   225s] Shrink Factor                : 1.00000
[03/14 07:37:43   225s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:37:43   225s] Using capacitance table file ...
[03/14 07:37:43   225s] Updating RC grid for preRoute extraction ...
[03/14 07:37:43   225s] Initializing multi-corner capacitance tables ... 
[03/14 07:37:43   225s] Initializing multi-corner resistance tables ...
[03/14 07:37:43   225s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1833.211M)
[03/14 07:37:43   225s] setting up for view 'default_emulate_view'...
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] # Analysis View: default_emulate_view
[03/14 07:37:43   225s] ********** Clock CLK Post-CTS Timing Analysis **********
[03/14 07:37:43   225s] Nr. of Subtrees                : 38
[03/14 07:37:43   225s] Nr. of Sinks                   : 345
[03/14 07:37:43   225s] Nr. of Buffer                  : 11
[03/14 07:37:43   225s] Nr. of Level (including gates) : 4
[03/14 07:37:43   225s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:43   225s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:43   225s] No Driving Cell Specified!
[03/14 07:37:43   225s] Max trig. edge delay at sink(R): CPU_REGS_sp_reg[0]/C 336.6(ps)
[03/14 07:37:43   225s] Min trig. edge delay at sink(R): CPU_REGS_regs_hi_data_reg[0][0]/C 259.7(ps)
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s]                                  (Actual)               (Required)          
[03/14 07:37:43   225s] Rise Phase Delay               : 259.7~336.6(ps)        0~10(ps)            
[03/14 07:37:43   225s] Fall Phase Delay               : 286.8~373.4(ps)        0~10(ps)            
[03/14 07:37:43   225s] Trig. Edge Skew                : 76.9(ps)               340(ps)             
[03/14 07:37:43   225s] Rise Skew                      : 76.9(ps)               
[03/14 07:37:43   225s] Fall Skew                      : 86.6(ps)               
[03/14 07:37:43   225s] Max. Rise Buffer Tran.         : 79.1(ps)               200(ps)             
[03/14 07:37:43   225s] Max. Fall Buffer Tran.         : 66.7(ps)               200(ps)             
[03/14 07:37:43   225s] Max. Rise Sink Tran.           : 93.8(ps)               200(ps)             
[03/14 07:37:43   225s] Max. Fall Sink Tran.           : 92.3(ps)               200(ps)             
[03/14 07:37:43   225s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/14 07:37:43   225s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/14 07:37:43   225s] Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
[03/14 07:37:43   225s] Min. Fall Sink Tran.           : 4(ps)                  0(ps)               
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] view default_emulate_view : skew = 76.9ps (required = 340ps)
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Switching to the default view 'default_emulate_view' ...
[03/14 07:37:43   225s] Enabling 8 Threads ...
[03/14 07:37:43   225s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:37:43   225s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1833.2M) ***
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] *** None of the buffer chains at roots are modified by the re-build process.
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Enabling 8 Threads ...
[03/14 07:37:43   225s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:37:43   225s] Selecting the worst MMMC view of clock tree 'CLK' ...
[03/14 07:37:43   225s] resized 0 standard cell(s).
[03/14 07:37:43   225s] inserted 0 standard cell(s).
[03/14 07:37:43   225s] *** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1833.2M) ***
[03/14 07:37:43   225s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1833.2M) ***
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[03/14 07:37:43   225s] 
[03/14 07:37:43   225s] Switching to the default view 'default_emulate_view' ...
[03/14 07:37:44   225s] 
[03/14 07:37:44   225s] *** None of the buffer chains at roots are modified by the fine-tune process.
[03/14 07:37:44   225s] 
[03/14 07:37:44   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:44   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:44   225s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/14 07:37:44   225s] *** Look For Reconvergent Clock Component ***
[03/14 07:37:44   225s] The clock tree CLK has no reconvergent cell.
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] # Analysis View: default_emulate_view
[03/14 07:37:44   226s] ********** Clock CLK Post-CTS Timing Analysis **********
[03/14 07:37:44   226s] Nr. of Subtrees                : 38
[03/14 07:37:44   226s] Nr. of Sinks                   : 345
[03/14 07:37:44   226s] Nr. of Buffer                  : 11
[03/14 07:37:44   226s] Nr. of Level (including gates) : 4
[03/14 07:37:44   226s] Root Rise Input Tran           : 207(ps)
[03/14 07:37:44   226s] Root Fall Input Tran           : 135(ps)
[03/14 07:37:44   226s] No Driving Cell Specified!
[03/14 07:37:44   226s] Max trig. edge delay at sink(R): CPU_REGS_sp_reg[0]/C 336.6(ps)
[03/14 07:37:44   226s] Min trig. edge delay at sink(R): CPU_REGS_regs_hi_data_reg[0][0]/C 259.7(ps)
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s]                                  (Actual)               (Required)          
[03/14 07:37:44   226s] Rise Phase Delay               : 259.7~336.6(ps)        0~10(ps)            
[03/14 07:37:44   226s] Fall Phase Delay               : 286.8~373.4(ps)        0~10(ps)            
[03/14 07:37:44   226s] Trig. Edge Skew                : 76.9(ps)               340(ps)             
[03/14 07:37:44   226s] Rise Skew                      : 76.9(ps)               
[03/14 07:37:44   226s] Fall Skew                      : 86.6(ps)               
[03/14 07:37:44   226s] Max. Rise Buffer Tran.         : 79.1(ps)               200(ps)             
[03/14 07:37:44   226s] Max. Fall Buffer Tran.         : 66.7(ps)               200(ps)             
[03/14 07:37:44   226s] Max. Rise Sink Tran.           : 93.8(ps)               200(ps)             
[03/14 07:37:44   226s] Max. Fall Sink Tran.           : 92.3(ps)               200(ps)             
[03/14 07:37:44   226s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[03/14 07:37:44   226s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[03/14 07:37:44   226s] Min. Rise Sink Tran.           : 4(ps)                  0(ps)               
[03/14 07:37:44   226s] Min. Fall Sink Tran.           : 4(ps)                  0(ps)               
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] view default_emulate_view : skew = 76.9ps (required = 340ps)
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] Generating Clock Analysis Report clk_report/clock.postCTS.report ....
[03/14 07:37:44   226s] Clock Analysis (CPU Time 0:00:00.0)
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] *** End ckECO (cpu=0:00:01.7, real=0:00:02.0, mem=1833.2M) ***
[03/14 07:37:44   226s] **clockDesign ... cpu = 0:00:26, real = 0:00:21, mem = 1825.2M **
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] *** Summary of all messages that are not suppressed in this session:
[03/14 07:37:44   226s] Severity  ID               Count  Summary                                  
[03/14 07:37:44   226s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/14 07:37:44   226s] WARNING   IMPCK-35            74  The fanout_load of the cell's pin (%s/%s...
[03/14 07:37:44   226s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[03/14 07:37:44   226s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[03/14 07:37:44   226s] WARNING   IMPCK-6320           1  The root input transition specified at %...
[03/14 07:37:44   226s] WARNING   IMPCK-6350          37  Clock net %s has %g percent resistance d...
[03/14 07:37:44   226s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[03/14 07:37:44   226s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/14 07:37:44   226s] *** Message Summary: 145 warning(s), 0 error(s)
[03/14 07:37:44   226s] 
[03/14 07:37:44   226s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/14 07:37:44   226s] Core basic site is core
[03/14 07:37:44   226s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:37:44   226s] #spOpts: mergeVia=F 
[03/14 07:37:44   226s] Info: 8 threads available for lower-level modules during optimization.
[03/14 07:37:44   226s] GigaOpt running with 8 threads.
[03/14 07:37:46   228s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1831.2M, totSessionCpu=0:03:47 **
[03/14 07:37:46   228s] *** opt_design -post_cts ***
[03/14 07:37:46   228s] DRC Margin: user margin 0.0; extra margin 0.2
[03/14 07:37:46   228s] Hold Target Slack: user slack 0
[03/14 07:37:46   228s] Setup Target Slack: user slack 0; extra slack 0.1
[03/14 07:37:46   228s] setUsefulSkewMode -noEcoRoute
[03/14 07:37:46   228s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[03/14 07:37:47   229s] Multi-VT timing optimization disabled based on library information.
[03/14 07:37:47   229s] Summary for sequential cells idenfication: 
[03/14 07:37:47   229s] Identified SBFF number: 128
[03/14 07:37:47   229s] Identified MBFF number: 0
[03/14 07:37:47   229s] Not identified SBFF number: 0
[03/14 07:37:47   229s] Not identified MBFF number: 0
[03/14 07:37:47   229s] Number of sequential cells which are not FFs: 106
[03/14 07:37:47   229s] 
[03/14 07:37:47   229s] Start to check current routing status for nets...
[03/14 07:37:47   229s] Using hname+ instead name for net compare
[03/14 07:37:47   229s] Activating lazyNetListOrdering
[03/14 07:37:47   229s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[03/14 07:37:47   229s] All nets are already routed correctly.
[03/14 07:37:47   229s] End to check current routing status for nets (mem=1831.2M)
[03/14 07:37:50   231s] Compute RC Scale Done ...
[03/14 07:37:50   232s] #################################################################################
[03/14 07:37:50   232s] # Design Stage: PreRoute
[03/14 07:37:50   232s] # Design Name: cpu_z80
[03/14 07:37:50   232s] # Design Mode: 90nm
[03/14 07:37:50   232s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:37:50   232s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:37:50   232s] # Signoff Settings: SI Off 
[03/14 07:37:50   232s] #################################################################################
[03/14 07:37:50   232s] Calculate delays in Single mode...
[03/14 07:37:50   232s] Topological Sorting (CPU = 0:00:00.0, MEM = 1993.4M, InitMEM = 1993.4M)
[03/14 07:37:50   233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:37:50   233s] End delay calculation. (MEM=2355.86 CPU=0:00:01.3 REAL=0:00:00.0)
[03/14 07:37:50   233s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 2355.9M) ***
[03/14 07:37:50   233s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:00.0 totSessionCpu=0:03:52 mem=2355.9M)
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] ------------------------------------------------------------
[03/14 07:37:50   233s]              Initial Summary                             
[03/14 07:37:50   233s] ------------------------------------------------------------
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] Setup views included:
[03/14 07:37:50   233s]  default_emulate_view 
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] +--------------------+---------+
[03/14 07:37:50   233s] |     Setup mode     |   all   |
[03/14 07:37:50   233s] +--------------------+---------+
[03/14 07:37:50   233s] |           WNS (ns):| -0.476  |
[03/14 07:37:50   233s] |           TNS (ns):| -7.027  |
[03/14 07:37:50   233s] |    Violating Paths:|   43    |
[03/14 07:37:50   233s] |          All Paths:|   410   |
[03/14 07:37:50   233s] +--------------------+---------+
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] +----------------+-------------------------------+------------------+
[03/14 07:37:50   233s] |                |              Real             |       Total      |
[03/14 07:37:50   233s] |    DRVs        +------------------+------------+------------------|
[03/14 07:37:50   233s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:37:50   233s] +----------------+------------------+------------+------------------+
[03/14 07:37:50   233s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:37:50   233s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:37:50   233s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:37:50   233s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:37:50   233s] +----------------+------------------+------------+------------------+
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] Density: 82.707%
[03/14 07:37:50   233s] ------------------------------------------------------------
[03/14 07:37:50   233s] **opt_design ... cpu = 0:00:05, real = 0:00:04, mem = 1882.4M, totSessionCpu=0:03:52 **
[03/14 07:37:50   233s] ** INFO : this run is activating low effort ccoptDesign flow
[03/14 07:37:50   233s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:37:50   233s] #spOpts: mergeVia=F 
[03/14 07:37:50   233s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/14 07:37:50   233s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/14 07:37:50   233s] **ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".
[03/14 07:37:50   233s] 
[03/14 07:37:50   233s] Type 'man IMPOPT-3663' for more detail.
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s] Power view               = default_emulate_view
[03/14 07:37:51   234s] Number of VT partitions  = 3
[03/14 07:37:51   234s] Standard cells in design = 810
[03/14 07:37:51   234s] Instances in design      = 2674
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s] Instance distribution across the VT partitions:
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s]  LVT : inst = 1272 (47.6%), cells = 557 (69%)
[03/14 07:37:51   234s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1272 (47.6%)
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s]  SVT : inst = 1402 (52.4%), cells = 197 (24%)
[03/14 07:37:51   234s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1402 (52.4%)
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s]  HVT : inst = 0 (0.0%), cells = 29 (4%)
[03/14 07:37:51   234s]    Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 0 (0.0%)
[03/14 07:37:51   234s] 
[03/14 07:37:51   234s] Reporting took 0 sec
[03/14 07:37:51   234s] **INFO : Setting latch borrow mode to budget during optimization
[03/14 07:37:51   234s] *** Starting optimizing excluded clock nets MEM= 1874.4M) ***
[03/14 07:37:51   234s] *info: No excluded clock nets to be optimized.
[03/14 07:37:51   234s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1874.4M) ***
[03/14 07:37:51   234s] *** Starting optimizing excluded clock nets MEM= 1874.4M) ***
[03/14 07:37:51   234s] *info: No excluded clock nets to be optimized.
[03/14 07:37:51   234s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1874.4M) ***
[03/14 07:37:51   235s] *** Timing NOT met, worst failing slack is -0.476
[03/14 07:37:51   235s] *** Check timing (0:00:00.0)
[03/14 07:37:51   235s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:37:51   235s] optDesignOneStep: Leakage Power Flow
[03/14 07:37:51   235s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:37:51   235s] Begin: GigaOpt Optimization in TNS mode
[03/14 07:37:51   235s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:37:51   235s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:37:51   235s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:37:51   235s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:37:51   235s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:37:51   235s] Info: 49 nets with fixed/cover wires excluded.
[03/14 07:37:51   235s] Info: 49 clock nets excluded from IPO operation.
[03/14 07:37:51   235s] PhyDesignGrid: maxLocalDensity 0.95
[03/14 07:37:57   240s] *info: 49 clock nets excluded
[03/14 07:37:57   240s] *info: 7 special nets excluded.
[03/14 07:37:57   240s] *info: 25 no-driver nets excluded.
[03/14 07:37:57   240s] *info: 49 nets with fixed/cover wires excluded.
[03/14 07:37:58   241s] Effort level <high> specified for reg2reg path_group
[03/14 07:37:58   241s] Effort level <high> specified for reg2cgate path_group
[03/14 07:37:58   242s] ** GigaOpt Optimizer WNS Slack -0.476 TNS Slack -7.027 Density 82.71
[03/14 07:37:58   242s] Optimizer TNS Opt
[03/14 07:37:58   242s] Active Path Group: reg2reg  
[03/14 07:37:58   242s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:37:58   242s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:37:58   242s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:37:58   242s] |  -0.476|   -0.476|  -7.027|   -7.027|    82.71%|   0:00:00.0| 2613.5M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:58   243s] |  -0.401|   -0.401|  -4.508|   -4.508|    82.74%|   0:00:00.0| 2616.2M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:59   243s] |  -0.266|   -0.266|  -1.075|   -1.075|    82.74%|   0:00:01.0| 2620.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:59   244s] |  -0.249|   -0.249|  -0.991|   -0.991|    82.76%|   0:00:00.0| 2620.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:59   244s] |  -0.233|   -0.233|  -0.695|   -0.695|    82.78%|   0:00:00.0| 2620.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:59   245s] |  -0.218|   -0.218|  -0.665|   -0.665|    82.79%|   0:00:00.0| 2621.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:37:59   245s] |  -0.176|   -0.176|  -0.581|   -0.581|    82.94%|   0:00:00.0| 2623.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:38:00   246s] |  -0.159|   -0.159|  -0.547|   -0.547|    82.95%|   0:00:01.0| 2625.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:38:00   246s] |  -0.113|   -0.113|  -0.419|   -0.419|    82.99%|   0:00:00.0| 2626.7M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:38:00   247s] |  -0.089|   -0.089|  -0.293|   -0.293|    83.04%|   0:00:00.0| 2628.7M|default_emulate_view|  reg2reg| CPU_REGS_pc_reg[15]/D                         |
[03/14 07:38:00   248s] |  -0.029|   -0.029|  -0.086|   -0.086|    83.08%|   0:00:00.0| 2629.7M|default_emulate_view|  reg2reg| CPU_REGS_pc_reg[15]/D                         |
[03/14 07:38:00   249s] |   0.000|    0.035|   0.000|    0.000|    83.14%|   0:00:00.0| 2630.7M|                  NA|       NA| NA                                            |
[03/14 07:38:00   249s] |   0.000|    0.035|   0.000|    0.000|    83.14%|   0:00:00.0| 2630.7M|default_emulate_view|       NA| NA                                            |
[03/14 07:38:00   249s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:38:00   249s] 
[03/14 07:38:00   249s] *** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:02.0 mem=2630.7M) ***
[03/14 07:38:00   249s] 
[03/14 07:38:00   249s] *** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:02.0 mem=2630.7M) ***
[03/14 07:38:00   249s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 83.14
[03/14 07:38:00   249s] Placement Snapshot: Density distribution:
[03/14 07:38:00   249s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:38:00   249s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:38:00   249s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:38:00   249s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:38:00   249s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:38:00   249s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:38:00   249s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:38:00   249s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:38:00   249s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:38:00   249s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:38:00   249s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:38:00   249s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:38:00   249s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:38:00   249s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:38:00   249s] [0.30 - 0.35]: 0 (0.00%)
[03/14 07:38:00   249s] [0.25 - 0.30]: 2 (8.00%)
[03/14 07:38:00   249s] [0.20 - 0.25]: 4 (16.00%)
[03/14 07:38:00   249s] [0.15 - 0.20]: 3 (12.00%)
[03/14 07:38:00   249s] [0.10 - 0.15]: 6 (24.00%)
[03/14 07:38:00   249s] [0.05 - 0.10]: 4 (16.00%)
[03/14 07:38:00   249s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:38:00   249s] Begin: Area Reclaim Optimization
[03/14 07:38:01   249s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 83.14
[03/14 07:38:01   249s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:01   249s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:38:01   249s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:01   249s] |    83.14%|        -|   0.000|   0.000|   0:00:00.0| 2653.0M|
[03/14 07:38:01   249s] |    83.13%|        1|   0.000|   0.000|   0:00:00.0| 2660.0M|
[03/14 07:38:02   251s] |    82.93%|       16|   0.000|   0.000|   0:00:01.0| 2660.0M|
[03/14 07:38:02   251s] |    82.93%|        0|   0.000|   0.000|   0:00:00.0| 2660.0M|
[03/14 07:38:02   251s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:02   251s] 
[03/14 07:38:02   251s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 16 **
[03/14 07:38:02   251s] --------------------------------------------------------------
[03/14 07:38:02   251s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 82.93
[03/14 07:38:02   251s] |                                   | Total     | Sequential |
[03/14 07:38:02   251s] --------------------------------------------------------------
[03/14 07:38:02   251s] | Num insts resized                 |      16  |       1    |
[03/14 07:38:02   251s] | Num insts undone                  |       0  |       0    |
[03/14 07:38:02   251s] | Num insts Downsized               |      16  |       1    |
[03/14 07:38:02   251s] | Num insts Samesized               |       0  |       0    |
[03/14 07:38:02   251s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:38:02   251s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 07:38:02   251s] --------------------------------------------------------------
[03/14 07:38:02   251s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
[03/14 07:38:02   251s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2654.04M, totSessionCpu=0:04:10).
[03/14 07:38:02   251s] Placement Snapshot: Density distribution:
[03/14 07:38:02   251s] [1.00 -  +++]: 0 (0.00%)
[03/14 07:38:02   251s] [0.95 - 1.00]: 0 (0.00%)
[03/14 07:38:02   251s] [0.90 - 0.95]: 0 (0.00%)
[03/14 07:38:02   251s] [0.85 - 0.90]: 0 (0.00%)
[03/14 07:38:02   251s] [0.80 - 0.85]: 0 (0.00%)
[03/14 07:38:02   251s] [0.75 - 0.80]: 0 (0.00%)
[03/14 07:38:02   251s] [0.70 - 0.75]: 0 (0.00%)
[03/14 07:38:02   251s] [0.65 - 0.70]: 0 (0.00%)
[03/14 07:38:02   251s] [0.60 - 0.65]: 0 (0.00%)
[03/14 07:38:02   251s] [0.55 - 0.60]: 0 (0.00%)
[03/14 07:38:02   251s] [0.50 - 0.55]: 0 (0.00%)
[03/14 07:38:02   251s] [0.45 - 0.50]: 1 (4.00%)
[03/14 07:38:02   251s] [0.40 - 0.45]: 3 (12.00%)
[03/14 07:38:02   251s] [0.35 - 0.40]: 2 (8.00%)
[03/14 07:38:02   251s] [0.30 - 0.35]: 0 (0.00%)
[03/14 07:38:02   251s] [0.25 - 0.30]: 2 (8.00%)
[03/14 07:38:02   251s] [0.20 - 0.25]: 4 (16.00%)
[03/14 07:38:02   251s] [0.15 - 0.20]: 4 (16.00%)
[03/14 07:38:02   251s] [0.10 - 0.15]: 5 (20.00%)
[03/14 07:38:02   251s] [0.05 - 0.10]: 4 (16.00%)
[03/14 07:38:02   251s] [0.00 - 0.05]: 0 (0.00%)
[03/14 07:38:02   251s] *** Starting refinePlace (0:04:10 mem=2668.0M) ***
[03/14 07:38:02   251s] Total net length = 1.412e+05 (7.580e+04 6.542e+04) (ext = 3.479e+03)
[03/14 07:38:02   251s] *** Checked 2 GNC rules.
[03/14 07:38:02   251s] *** Applying global-net connections...
[03/14 07:38:02   251s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:38:02   251s] **WARN: (IMPSP-315):	Found 3418 instances insts with no PG Term connections.
[03/14 07:38:02   251s] Type 'man IMPSP-315' for more detail.
[03/14 07:38:02   251s] default core: bins with density >  0.75 = 80.6 % ( 29 / 36 )
[03/14 07:38:02   251s] Density distribution unevenness ratio = 6.244%
[03/14 07:38:02   251s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2668.0MB) @(0:04:10 - 0:04:10).
[03/14 07:38:02   251s] Starting refinePlace ...
[03/14 07:38:02   251s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:38:02   251s] default core: bins with density >  0.75 = 52.8 % ( 19 / 36 )
[03/14 07:38:02   251s] Density distribution unevenness ratio = 5.092%
[03/14 07:38:02   251s]   Spread Effort: high, pre-route mode, useDDP on.
[03/14 07:38:02   251s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2672.0MB) @(0:04:10 - 0:04:10).
[03/14 07:38:02   251s] Move report: preRPlace moves 142 insts, mean move: 4.13 um, max move: 12.60 um
[03/14 07:38:02   251s] 	Max move on inst (CPU_ALU8_g10599): (226.17, 61.61) --> (213.57, 61.61)
[03/14 07:38:02   251s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: FAX1
[03/14 07:38:02   251s] wireLenOptFixPriorityInst 345 inst fixed
[03/14 07:38:02   251s] Move report: legalization moves 132 insts, mean move: 8.53 um, max move: 126.47 um
[03/14 07:38:02   251s] 	Max move on inst (CPU_REGS_g12771): (262.71, 247.05) --> (141.12, 251.93)
[03/14 07:38:02   251s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2672.0MB) @(0:04:10 - 0:04:10).
[03/14 07:38:02   251s] Move report: Detail placement moves 196 insts, mean move: 7.65 um, max move: 126.47 um
[03/14 07:38:02   251s] 	Max move on inst (CPU_REGS_g12771): (262.71, 247.05) --> (141.12, 251.93)
[03/14 07:38:02   251s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2672.0MB
[03/14 07:38:02   251s] Statistics of distance of Instance movement in refine placement:
[03/14 07:38:02   251s]   maximum (X+Y) =       126.47 um
[03/14 07:38:02   251s]   inst (CPU_REGS_g12771) with max move: (262.71, 247.05) -> (141.12, 251.93)
[03/14 07:38:02   251s]   mean    (X+Y) =         7.65 um
[03/14 07:38:02   251s] Total instances flipped for legalization: 2
[03/14 07:38:02   251s] Total instances moved : 196
[03/14 07:38:02   251s] Summary Report:
[03/14 07:38:02   251s] Instances move: 196 (out of 2642 movable)
[03/14 07:38:02   251s] Mean displacement: 7.65 um
[03/14 07:38:02   251s] Max displacement: 126.47 um (Instance: CPU_REGS_g12771) (262.71, 247.05) -> (141.12, 251.93)
[03/14 07:38:02   251s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NA2X1
[03/14 07:38:02   251s] Total net length = 1.412e+05 (7.580e+04 6.542e+04) (ext = 3.479e+03)
[03/14 07:38:02   251s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2672.0MB
[03/14 07:38:02   251s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2672.0MB) @(0:04:10 - 0:04:10).
[03/14 07:38:02   251s] *** Finished refinePlace (0:04:10 mem=2672.0M) ***
[03/14 07:38:02   251s] *** maximum move = 126.47 um ***
[03/14 07:38:02   251s] *** Finished re-routing un-routed nets (2672.0M) ***
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2672.0M) ***
[03/14 07:38:02   252s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 82.93
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] *** Finish post-CTS Setup Fixing (cpu=0:00:10.9 real=0:00:04.0 mem=2672.0M) ***
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] End: GigaOpt Optimization in TNS mode
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] ------------------------------------------------------------
[03/14 07:38:02   252s]      Summary (cpu=0.29min real=0.18min mem=1946.2M)                             
[03/14 07:38:02   252s] ------------------------------------------------------------
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] Setup views included:
[03/14 07:38:02   252s]  default_emulate_view 
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:02   252s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:38:02   252s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:02   252s] |           WNS (ns):|  0.009  |  0.009  |  0.458  |  4.140  |
[03/14 07:38:02   252s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:38:02   252s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:38:02   252s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:38:02   252s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] +----------------+-------------------------------+------------------+
[03/14 07:38:02   252s] |                |              Real             |       Total      |
[03/14 07:38:02   252s] |    DRVs        +------------------+------------+------------------|
[03/14 07:38:02   252s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:38:02   252s] +----------------+------------------+------------+------------------+
[03/14 07:38:02   252s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:02   252s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:02   252s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:02   252s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:02   252s] +----------------+------------------+------------+------------------+
[03/14 07:38:02   252s] 
[03/14 07:38:02   252s] Density: 82.930%
[03/14 07:38:02   252s] Routing Overflow: 0.84% H and 3.44% V
[03/14 07:38:02   252s] ------------------------------------------------------------
[03/14 07:38:02   252s] **opt_design ... cpu = 0:00:24, real = 0:00:16, mem = 1944.2M, totSessionCpu=0:04:11 **
[03/14 07:38:03   252s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:38:03   252s] optDesignOneStep: Leakage Power Flow
[03/14 07:38:03   252s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:38:03   252s] **INFO: Flow update: Design timing is met.
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s]      Summary (cpu=0.00min real=0.00min mem=1942.2M)                             
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] Setup views included:
[03/14 07:38:03   253s]  default_emulate_view 
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] |           WNS (ns):|  0.009  |  0.009  |  0.458  |  4.140  |
[03/14 07:38:03   253s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:38:03   253s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:38:03   253s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] +----------------+-------------------------------+------------------+
[03/14 07:38:03   253s] |                |              Real             |       Total      |
[03/14 07:38:03   253s] |    DRVs        +------------------+------------+------------------|
[03/14 07:38:03   253s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:38:03   253s] +----------------+------------------+------------+------------------+
[03/14 07:38:03   253s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:03   253s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:03   253s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:03   253s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:03   253s] +----------------+------------------+------------+------------------+
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] Density: 82.930%
[03/14 07:38:03   253s] Routing Overflow: 0.84% H and 3.44% V
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s] **opt_design ... cpu = 0:00:24, real = 0:00:17, mem = 1942.2M, totSessionCpu=0:04:11 **
[03/14 07:38:03   253s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:38:03   253s] optDesignOneStep: Leakage Power Flow
[03/14 07:38:03   253s] **INFO: Num dontuse cells 532, Num usable cells 745
[03/14 07:38:03   253s] **INFO: Flow update: Design timing is met.
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s]      Summary (cpu=0.00min real=0.00min mem=1942.2M)                             
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] Setup views included:
[03/14 07:38:03   253s]  default_emulate_view 
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] |           WNS (ns):|  0.009  |  0.009  |  0.458  |  4.140  |
[03/14 07:38:03   253s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:38:03   253s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:38:03   253s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:38:03   253s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] +----------------+-------------------------------+------------------+
[03/14 07:38:03   253s] |                |              Real             |       Total      |
[03/14 07:38:03   253s] |    DRVs        +------------------+------------+------------------|
[03/14 07:38:03   253s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:38:03   253s] +----------------+------------------+------------+------------------+
[03/14 07:38:03   253s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:03   253s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:03   253s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:03   253s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:03   253s] +----------------+------------------+------------+------------------+
[03/14 07:38:03   253s] 
[03/14 07:38:03   253s] Density: 82.930%
[03/14 07:38:03   253s] Routing Overflow: 0.84% H and 3.44% V
[03/14 07:38:03   253s] ------------------------------------------------------------
[03/14 07:38:03   253s] **opt_design ... cpu = 0:00:25, real = 0:00:17, mem = 1942.2M, totSessionCpu=0:04:12 **
[03/14 07:38:03   253s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:38:03   253s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:38:03   253s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:38:03   253s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:38:03   253s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:38:03   253s] Info: 49 nets with fixed/cover wires excluded.
[03/14 07:38:03   253s] Info: 49 clock nets excluded from IPO operation.
[03/14 07:38:06   256s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:38:06   256s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/14 07:38:06   256s] [PSP] Started earlyGlobalRoute kernel
[03/14 07:38:06   256s] [PSP] Initial Peak syMemory usage = 1946.2 MB
[03/14 07:38:06   256s] (I)       Reading DB...
[03/14 07:38:06   256s] (I)       congestionReportName   : 
[03/14 07:38:06   256s] [NR-eagl] buildTerm2TermWires    : 1
[03/14 07:38:06   256s] [NR-eagl] doTrackAssignment      : 1
[03/14 07:38:06   256s] (I)       dumpBookshelfFiles     : 0
[03/14 07:38:06   256s] [NR-eagl] numThreads             : 1
[03/14 07:38:06   256s] [NR-eagl] honorMsvRouteConstraint: false
[03/14 07:38:06   256s] (I)       honorPin               : false
[03/14 07:38:06   256s] (I)       honorPinGuide          : true
[03/14 07:38:06   256s] (I)       honorPartition         : false
[03/14 07:38:06   256s] (I)       allowPartitionCrossover: false
[03/14 07:38:06   256s] (I)       honorSingleEntry       : true
[03/14 07:38:06   256s] (I)       honorSingleEntryStrong : true
[03/14 07:38:06   256s] (I)       handleViaSpacingRule   : false
[03/14 07:38:06   256s] (I)       PDConstraint           : none
[03/14 07:38:06   256s] [NR-eagl] honorClockSpecNDR      : 0
[03/14 07:38:06   256s] (I)       routingEffortLevel     : 3
[03/14 07:38:06   256s] [NR-eagl] minRouteLayer          : 2
[03/14 07:38:06   256s] [NR-eagl] maxRouteLayer          : 2147483647
[03/14 07:38:06   256s] (I)       numRowsPerGCell        : 1
[03/14 07:38:06   256s] (I)       speedUpLargeDesign     : 0
[03/14 07:38:06   256s] (I)       speedUpBlkViolationClean: 0
[03/14 07:38:06   256s] (I)       autoGCellMerging       : 1
[03/14 07:38:06   256s] (I)       multiThreadingTA       : 0
[03/14 07:38:06   256s] (I)       punchThroughDistance   : -1
[03/14 07:38:06   256s] (I)       blockedPinEscape       : 0
[03/14 07:38:06   256s] (I)       blkAwareLayerSwitching : 0
[03/14 07:38:06   256s] (I)       betterClockWireModeling: 0
[03/14 07:38:06   256s] (I)       scenicBound            : 1.15
[03/14 07:38:06   256s] (I)       maxScenicToAvoidBlk    : 100.00
[03/14 07:38:06   256s] (I)       source-to-sink ratio   : 0.00
[03/14 07:38:06   256s] (I)       targetCongestionRatio  : 1.00
[03/14 07:38:06   256s] (I)       layerCongestionRatio   : 0.70
[03/14 07:38:06   256s] (I)       m1CongestionRatio      : 0.10
[03/14 07:38:06   256s] (I)       m2m3CongestionRatio    : 0.70
[03/14 07:38:06   256s] (I)       pinAccessEffort        : 0.10
[03/14 07:38:06   256s] (I)       localRouteEffort       : 1.00
[03/14 07:38:06   256s] (I)       numSitesBlockedByOneVia: 8.00
[03/14 07:38:06   256s] (I)       supplyScaleFactorH     : 1.00
[03/14 07:38:06   256s] (I)       supplyScaleFactorV     : 1.00
[03/14 07:38:06   256s] (I)       highlight3DOverflowFactor: 0.00
[03/14 07:38:06   256s] (I)       skipTrackCommand             : 
[03/14 07:38:06   256s] (I)       readTROption           : true
[03/14 07:38:06   256s] (I)       extraSpacingBothSide   : false
[03/14 07:38:06   256s] [NR-eagl] numTracksPerClockWire  : 0
[03/14 07:38:06   256s] (I)       routeSelectedNetsOnly  : false
[03/14 07:38:06   256s] (I)       before initializing RouteDB syMemory usage = 1946.2 MB
[03/14 07:38:06   256s] (I)       starting read tracks
[03/14 07:38:06   256s] (I)       build grid graph
[03/14 07:38:06   256s] (I)       build grid graph start
[03/14 07:38:06   256s] (I)       build grid graph end
[03/14 07:38:06   256s] [NR-eagl] Layer1 has no routable track
[03/14 07:38:06   256s] [NR-eagl] Layer2 has single uniform track structure
[03/14 07:38:06   256s] [NR-eagl] Layer3 has single uniform track structure
[03/14 07:38:06   256s] [NR-eagl] Layer4 has single uniform track structure
[03/14 07:38:06   256s] [NR-eagl] Layer5 has single uniform track structure
[03/14 07:38:06   256s] [NR-eagl] Layer6 has single uniform track structure
[03/14 07:38:06   256s] (I)       Layer1   numNetMinLayer=2692
[03/14 07:38:06   256s] (I)       Layer2   numNetMinLayer=49
[03/14 07:38:06   256s] (I)       Layer3   numNetMinLayer=0
[03/14 07:38:06   256s] (I)       Layer4   numNetMinLayer=0
[03/14 07:38:06   256s] (I)       Layer5   numNetMinLayer=0
[03/14 07:38:06   256s] (I)       Layer6   numNetMinLayer=0
[03/14 07:38:06   256s] [NR-eagl] numViaLayers=5
[03/14 07:38:06   256s] (I)       end build via table
[03/14 07:38:06   256s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=738 numBumpBlks=0 numBoundaryFakeBlks=0
[03/14 07:38:06   256s] [NR-eagl] numPreroutedNet = 49  numPreroutedWires = 784
[03/14 07:38:06   256s] (I)       num ignored nets =0
[03/14 07:38:06   256s] (I)       readDataFromPlaceDB
[03/14 07:38:06   256s] (I)       Read net information..
[03/14 07:38:06   256s] [NR-eagl] Read numTotalNets=2741  numIgnoredNets=49
[03/14 07:38:06   256s] (I)       Read testcase time = 0.000 seconds
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       totalGlobalPin=9244, totalPins=9506
[03/14 07:38:06   256s] (I)       Model blockage into capacity
[03/14 07:38:06   256s] (I)       Read numBlocks=738  numPreroutedWires=784  numCapScreens=0
[03/14 07:38:06   256s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/14 07:38:06   256s] (I)       blocked area on Layer2 : 9942722800  (14.19%)
[03/14 07:38:06   256s] (I)       blocked area on Layer3 : 0  (0.00%)
[03/14 07:38:06   256s] (I)       blocked area on Layer4 : 0  (0.00%)
[03/14 07:38:06   256s] (I)       blocked area on Layer5 : 0  (0.00%)
[03/14 07:38:06   256s] (I)       blocked area on Layer6 : 0  (0.00%)
[03/14 07:38:06   256s] (I)       Modeling time = 0.000 seconds
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1946.2 MB
[03/14 07:38:06   256s] (I)       Layer1  viaCost=200.00
[03/14 07:38:06   256s] (I)       Layer2  viaCost=100.00
[03/14 07:38:06   256s] (I)       Layer3  viaCost=100.00
[03/14 07:38:06   256s] (I)       Layer4  viaCost=100.00
[03/14 07:38:06   256s] (I)       Layer5  viaCost=200.00
[03/14 07:38:06   256s] (I)       ---------------------Grid Graph Info--------------------
[03/14 07:38:06   256s] (I)       routing area        :  (0, 0) - (269640, 259860)
[03/14 07:38:06   256s] (I)       core area           :  (3150, 3050) - (266490, 256810)
[03/14 07:38:06   256s] (I)       Site Width          :   630  (dbu)
[03/14 07:38:06   256s] (I)       Row Height          :  4880  (dbu)
[03/14 07:38:06   256s] (I)       GCell Width         :  4880  (dbu)
[03/14 07:38:06   256s] (I)       GCell Height        :  4880  (dbu)
[03/14 07:38:06   256s] (I)       grid                :    55    53     6
[03/14 07:38:06   256s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/14 07:38:06   256s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/14 07:38:06   256s] (I)       Default wire width  :   230   280   280   280   280   440
[03/14 07:38:06   256s] (I)       Default wire space  :   230   280   280   280   280   460
[03/14 07:38:06   256s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/14 07:38:06   256s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/14 07:38:06   256s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/14 07:38:06   256s] (I)       Total num of tracks :     0   428   425   428   425   214
[03/14 07:38:06   256s] (I)       Num of masks        :     1     1     1     1     1     1
[03/14 07:38:06   256s] (I)       --------------------------------------------------------
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       After initializing earlyGlobalRoute syMemory usage = 1946.2 MB
[03/14 07:38:06   256s] (I)       Loading and dumping file time : 0.06 seconds
[03/14 07:38:06   256s] (I)       ============= Initialization =============
[03/14 07:38:06   256s] [NR-eagl] EstWL : 30895
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       total 2D Cap : 100598 = (46750 H, 53848 V)
[03/14 07:38:06   256s] (I)       botLay=Layer1  topLay=Layer6  numSeg=6603
[03/14 07:38:06   256s] (I)       ============  Phase 1a Route ============
[03/14 07:38:06   256s] (I)       Phase 1a runs 0.01 seconds
[03/14 07:38:06   256s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/14 07:38:06   256s] [NR-eagl] Usage: 30895 = (16564 H, 14331 V) = (35.43% H, 30.65% V) = (8.083e+04um H, 6.994e+04um V)
[03/14 07:38:06   256s] [NR-eagl] 
[03/14 07:38:06   256s] (I)       ============  Phase 1b Route ============
[03/14 07:38:06   256s] (I)       Phase 1b runs 0.00 seconds
[03/14 07:38:06   256s] [NR-eagl] Usage: 30932 = (16585 H, 14347 V) = (35.48% H, 30.69% V) = (8.093e+04um H, 7.001e+04um V)
[03/14 07:38:06   256s] [NR-eagl] 
[03/14 07:38:06   256s] (I)       ============  Phase 1c Route ============
[03/14 07:38:06   256s] [NR-eagl] earlyGlobalRoute overflow: 0.43% H + 0.27% V
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       Level2 Grid: 11 x 11
[03/14 07:38:06   256s] (I)       Phase 1c runs 0.00 seconds
[03/14 07:38:06   256s] [NR-eagl] Usage: 30932 = (16585 H, 14347 V) = (35.48% H, 30.69% V) = (8.093e+04um H, 7.001e+04um V)
[03/14 07:38:06   256s] [NR-eagl] 
[03/14 07:38:06   256s] (I)       ============  Phase 1d Route ============
[03/14 07:38:06   256s] (I)       Phase 1d runs 0.00 seconds
[03/14 07:38:06   256s] [NR-eagl] Usage: 30934 = (16585 H, 14349 V) = (35.48% H, 30.69% V) = (8.093e+04um H, 7.002e+04um V)
[03/14 07:38:06   256s] [NR-eagl] 
[03/14 07:38:06   256s] (I)       ============  Phase 1e Route ============
[03/14 07:38:06   256s] (I)       Phase 1e runs 0.00 seconds
[03/14 07:38:06   256s] [NR-eagl] Usage: 30934 = (16585 H, 14349 V) = (35.48% H, 30.69% V) = (8.093e+04um H, 7.002e+04um V)
[03/14 07:38:06   256s] [NR-eagl] 
[03/14 07:38:06   256s] (I)       [03/14 07:38:06   256s] [NR-eagl] earlyGlobalRoute overflow: 0.38% H + 0.24% V
[03/14 07:38:06   256s] 
============  Phase 1l Route ============
[03/14 07:38:06   256s] (I)       dpBasedLA: time=0.01  totalOF=1753995  totalVia=25225  totalWL=30934  total(Via+WL)=56159 
[03/14 07:38:06   256s] (I)       Total Global Routing Runtime: 0.05 seconds
[03/14 07:38:06   256s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 1.10% H + 0.41% V
[03/14 07:38:06   256s] [NR-eagl] Overflow after earlyGlobalRoute 1.30% H + 0.55% V
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] (I)       ============= track Assignment ============
[03/14 07:38:06   256s] (I)       extract Global 3D Wires
[03/14 07:38:06   256s] (I)       Extract Global WL : time=0.00
[03/14 07:38:06   256s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/14 07:38:06   256s] (I)       track assignment initialization runtime=596 millisecond
[03/14 07:38:06   256s] (I)       #threads=1 for track assignment
[03/14 07:38:06   256s] (I)       track assignment kernel runtime=60294 millisecond
[03/14 07:38:06   256s] (I)       End Greedy Track Assignment
[03/14 07:38:06   256s] [NR-eagl] Layer1(MET1)(F) length: 1.764000e+01um, number of vias: 9906
[03/14 07:38:06   256s] [NR-eagl] Layer2(MET2)(V) length: 3.002807e+04um, number of vias: 12601
[03/14 07:38:06   256s] [NR-eagl] Layer3(MET3)(H) length: 4.621290e+04um, number of vias: 4643
[03/14 07:38:06   256s] [NR-eagl] Layer4(MET4)(V) length: 3.858435e+04um, number of vias: 3033
[03/14 07:38:06   256s] [NR-eagl] Layer5(MET5)(H) length: 4.160854e+04um, number of vias: 582
[03/14 07:38:06   256s] [NR-eagl] Layer6(METTP)(V) length: 1.008330e+04um, number of vias: 0
[03/14 07:38:06   256s] [NR-eagl] Total length: 1.665348e+05um, number of vias: 30765
[03/14 07:38:06   256s] [NR-eagl] End Peak syMemory usage = 1936.1 MB
[03/14 07:38:06   256s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.25 seconds
[03/14 07:38:06   256s] Extraction called for design 'cpu_z80' of instances=3418 and nets=2768 using extraction engine 'preRoute' .
[03/14 07:38:06   256s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:38:06   256s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:38:06   256s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:38:06   256s] RC Extraction called in multi-corner(1) mode.
[03/14 07:38:06   256s] RCMode: PreRoute
[03/14 07:38:06   256s]       RC Corner Indexes            0   
[03/14 07:38:06   256s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:38:06   256s] Resistance Scaling Factor    : 1.00000 
[03/14 07:38:06   256s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:38:06   256s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:38:06   256s] Shrink Factor                : 1.00000
[03/14 07:38:06   256s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:38:06   256s] Using capacitance table file ...
[03/14 07:38:06   256s] Updating RC grid for preRoute extraction ...
[03/14 07:38:06   256s] Initializing multi-corner capacitance tables ... 
[03/14 07:38:06   256s] Initializing multi-corner resistance tables ...
[03/14 07:38:06   256s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1936.121M)
[03/14 07:38:06   256s] Compute RC Scale Done ...
[03/14 07:38:06   256s] Local HotSpot Analysis: normalized congestion hotspot area = 1.00/1.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/14 07:38:06   256s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] ** np local hotspot detection info verbose **
[03/14 07:38:06   256s] level 0: max group area = 1.00 (0.01%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/14 07:38:06   256s] 
[03/14 07:38:06   256s] Adjusting target slack by 0.1 ns for power optimization
[03/14 07:38:06   256s] #################################################################################
[03/14 07:38:06   256s] # Design Stage: PreRoute
[03/14 07:38:06   256s] # Design Name: cpu_z80
[03/14 07:38:06   256s] # Design Mode: 90nm
[03/14 07:38:06   256s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:38:06   256s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:38:06   256s] # Signoff Settings: SI Off 
[03/14 07:38:06   256s] #################################################################################
[03/14 07:38:06   257s] Calculate delays in Single mode...
[03/14 07:38:06   257s] Topological Sorting (CPU = 0:00:00.0, MEM = 2017.5M, InitMEM = 2017.5M)
[03/14 07:38:07   258s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:38:07   258s] End delay calculation. (MEM=2470.07 CPU=0:00:01.3 REAL=0:00:01.0)
[03/14 07:38:07   258s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2470.1M) ***
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] ------------------------------------------------------------
[03/14 07:38:07   259s]         Before Power Reclaim                             
[03/14 07:38:07   259s] ------------------------------------------------------------
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Setup views included:
[03/14 07:38:07   259s]  default_emulate_view 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:07   259s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:38:07   259s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:07   259s] |           WNS (ns):| -0.003  | -0.003  |  0.486  |  4.135  |
[03/14 07:38:07   259s] |           TNS (ns):| -0.004  | -0.004  |  0.000  |  0.000  |
[03/14 07:38:07   259s] |    Violating Paths:|    2    |    2    |    0    |    0    |
[03/14 07:38:07   259s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:38:07   259s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] +----------------+-------------------------------+------------------+
[03/14 07:38:07   259s] |                |              Real             |       Total      |
[03/14 07:38:07   259s] |    DRVs        +------------------+------------+------------------|
[03/14 07:38:07   259s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:38:07   259s] +----------------+------------------+------------+------------------+
[03/14 07:38:07   259s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:07   259s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:07   259s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:07   259s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:07   259s] +----------------+------------------+------------+------------------+
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Density: 82.930%
[03/14 07:38:07   259s] ------------------------------------------------------------
[03/14 07:38:07   259s] Info: 49 nets with fixed/cover wires excluded.
[03/14 07:38:07   259s] Info: 49 clock nets excluded from IPO operation.
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Power Analysis
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s]     0.00V	    gnd!
[03/14 07:38:07   259s]     0.00V	    gnd
[03/14 07:38:07   259s]     0.00V	    GND
[03/14 07:38:07   259s]     0.00V	    VSS
[03/14 07:38:07   259s]     0.00V	    vdd!
[03/14 07:38:07   259s]     0.00V	    vdd
[03/14 07:38:07   259s]     0.00V	    VDD
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Warning:
[03/14 07:38:07   259s]   There are 7 power/gnd nets that are not connected
[03/14 07:38:07   259s] VDD gnd GND VSS ...
[03/14 07:38:07   259s] Use 'globalNetConnect' to define rail connections.
[03/14 07:38:07   259s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/14 07:38:07   259s] VDD gnd GND VSS ...
[03/14 07:38:07   259s] Use 'globalNetConnect' to define rail connections.
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing Timing Library for Power Calculation
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing Timing Library for Power Calculation
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing Power Net/Grid for Power Calculation
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.06MB/1434.06MB)
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing Timing Window Data for Power Calculation
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] CK: assigning clock CLK to net CLK
[03/14 07:38:07   259s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.09MB/1434.09MB)
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing User Attributes
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.09MB/1434.09MB)
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Processing Signal Activity
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Starting Levelizing
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT)
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 10%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 20%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 30%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 40%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 50%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 60%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 70%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 80%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 90%
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Finished Levelizing
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT)
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Starting Activity Propagation
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT)
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 10%
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT): 20%
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Finished Activity Propagation
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT)
[03/14 07:38:07   259s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1434.09MB/1434.09MB)
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Begin Power Computation
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s]       ----------------------------------------------------------
[03/14 07:38:07   259s]       # of cell(s) missing both power/leakage table: 0
[03/14 07:38:07   259s]       # of cell(s) missing power table: 0
[03/14 07:38:07   259s]       # of cell(s) missing leakage table: 0
[03/14 07:38:07   259s]       # of MSMV cell(s) missing power_level: 0
[03/14 07:38:07   259s]       ----------------------------------------------------------
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] 
[03/14 07:38:07   259s] Starting Calculating power
[03/14 07:38:07   259s] 2022-Mar-14 07:38:07 (2022-Mar-14 10:38:07 GMT)
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 10%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 20%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 30%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 40%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 50%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 60%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 70%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 80%
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT): 90%
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Finished Calculating power
[03/14 07:38:08   259s] 2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT)
[03/14 07:38:08   259s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1448.28MB/1448.28MB)
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Begin Processing User Attributes
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1448.28MB/1448.28MB)
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1448.28MB/1448.28MB)
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Begin Static Power Report Generation
[03/14 07:38:08   259s] *----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/14 07:38:08   259s] *	
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] * 	Date & Time:	2022-Mar-14 07:38:08 (2022-Mar-14 10:38:08 GMT)
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *	Design: cpu_z80
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *	Liberty Libraries used:
[03/14 07:38:08   259s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/14 07:38:08   259s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *	Power Domain used:
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Power View : default_emulate_view
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       User-Defined Activity : N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Activity File: N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Hierarchical Global Activity: N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Global Activity: N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Sequential Element Activity: 0.200000
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Primary Input Activity: 0.200000
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Default icg ratio: N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       Global Comb ClockGate Ratio: N.A.
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *	Power Units = 1mW
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *	Time Units = 1e-09 secs
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] *       report_power -leakage
[03/14 07:38:08   259s] *
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Total Power
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] Total Leakage Power:         0.00012392
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Group                           Leakage       Percentage 
[03/14 07:38:08   259s]                                 Power         (%)        
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] Sequential                      5.02e-05       38.97
[03/14 07:38:08   259s] Macro                          2.184e-09    0.001695
[03/14 07:38:08   259s] IO                                     0           0
[03/14 07:38:08   259s] Combinational                   6.88e-05        53.4
[03/14 07:38:08   259s] Clock (Combinational)          4.916e-06       3.816
[03/14 07:38:08   259s] Clock (Sequential)                     0           0
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] Total                          0.0001239         100
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Rail                  Voltage   Leakage       Percentage 
[03/14 07:38:08   259s]                                 Power         (%)        
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] Default                   1.8  0.0001239         100
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] Clock                           Leakage       Percentage 
[03/14 07:38:08   259s]                                 Power         (%)        
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] CLK                            4.916e-06       3.967
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] Total                          4.916e-06       3.967
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s]  
[03/14 07:38:08   259s]  
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s] *	Power Distribution Summary: 
[03/14 07:38:08   259s] * 		Highest Average Power:                CLK__L1_I0 (INX16): 	 4.714e-07
[03/14 07:38:08   259s] * 		Highest Leakage Power:                CLK__L1_I0 (INX16): 	 4.714e-07
[03/14 07:38:08   259s] * 		Total Cap: 	6.5606e-11 F
[03/14 07:38:08   259s] * 		Total instances in design:  3418
[03/14 07:38:08   259s] * 		Total instances in design with no power:     0
[03/14 07:38:08   259s] *                Total instances in design with no activty:     0
[03/14 07:38:08   259s] 
[03/14 07:38:08   259s] * 		Total Fillers and Decap:   728
[03/14 07:38:08   259s] -----------------------------------------------------------------------------------------
[03/14 07:38:08   259s]  
[03/14 07:38:08   259s] Total leakage power = 0.000123917 mW
[03/14 07:38:08   259s] Cell usage statistics:  
[03/14 07:38:08   259s] Library D_CELLS_MOSST_typ_1_80V_25C , 3418 cells ( 100.000000%) , 0.000123917 mW ( 100.000000% ) 
[03/14 07:38:08   259s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/14 07:38:08   259s] mem(process/total)=1448.28MB/1448.28MB)
[03/14 07:38:08   259s] 
[03/14 07:38:08   260s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:38:08   260s] UM:                                         -0.004            -0.003  report_power
[03/14 07:38:08   260s] Begin: Leakage Power Optimization
[03/14 07:38:10   262s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:38:10   262s] #spOpts: mergeVia=F 
[03/14 07:38:11   263s] Reclaim Optimization WNS Slack -0.003  TNS Slack -0.004 Density 82.93
[03/14 07:38:11   263s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:11   263s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/14 07:38:11   263s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:11   263s] |    82.93%|        -|  -0.003|  -0.004|   0:00:00.0| 2745.4M|
[03/14 07:38:30   282s] |    82.93%|        0|  -0.003|  -0.004|   0:00:19.0| 2745.4M|
[03/14 07:38:30   282s] |    82.93%|        0|  -0.003|  -0.004|   0:00:00.0| 2745.4M|
[03/14 07:38:30   282s] +----------+---------+--------+--------+------------+--------+
[03/14 07:38:30   282s] Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.004 Density 82.93
[03/14 07:38:30   282s] 
[03/14 07:38:30   282s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/14 07:38:30   282s] --------------------------------------------------------------
[03/14 07:38:30   282s] |                                   | Total     | Sequential |
[03/14 07:38:30   282s] --------------------------------------------------------------
[03/14 07:38:30   282s] | Num insts resized                 |       0  |       0    |
[03/14 07:38:30   282s] | Num insts undone                  |       0  |       0    |
[03/14 07:38:30   282s] | Num insts Downsized               |       0  |       0    |
[03/14 07:38:30   282s] | Num insts Samesized               |       0  |       0    |
[03/14 07:38:30   282s] | Num insts Upsized                 |       0  |       0    |
[03/14 07:38:30   282s] | Num multiple commits+uncommits    |       0  |       -    |
[03/14 07:38:30   282s] --------------------------------------------------------------
[03/14 07:38:30   282s] ** Finished Core Leakage Power Optimization (cpu = 0:00:22.6) (real = 0:00:22.0) **
[03/14 07:38:30   282s] *** Finished Leakage Power Optimization (cpu=0:00:23, real=0:00:22, mem=2036.79M, totSessionCpu=0:04:41).
[03/14 07:38:30   282s] Begin: GigaOpt postEco DRV Optimization
[03/14 07:38:30   282s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:38:30   282s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:38:30   282s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:38:30   282s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:38:30   282s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:38:30   282s] Info: 49 nets with fixed/cover wires excluded.
[03/14 07:38:30   282s] Info: 49 clock nets excluded from IPO operation.
[03/14 07:38:30   282s] PhyDesignGrid: maxLocalDensity 0.98
[03/14 07:38:30   282s] #spOpts: mergeVia=F 
[03/14 07:38:31   283s] DEBUG: @coeDRVCandCache::init.
[03/14 07:38:31   283s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:38:31   283s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/14 07:38:31   283s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:38:31   283s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/14 07:38:31   283s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:38:31   283s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:38:31   283s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:38:31   283s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:38:31   283s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  82.93  |            |           |
[03/14 07:38:31   283s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/14 07:38:31   283s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/14 07:38:31   283s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/14 07:38:31   283s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  82.93  |   0:00:00.0|    2760.6M|
[03/14 07:38:31   283s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/14 07:38:31   283s] 
[03/14 07:38:31   283s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2760.6M) ***
[03/14 07:38:31   283s] 
[03/14 07:38:31   283s] DEBUG: @coeDRVCandCache::cleanup.
[03/14 07:38:31   283s] End: GigaOpt postEco DRV Optimization
[03/14 07:38:31   284s] GigaOpt: WNS changes after routing: 0.009 -> -0.003 (bump = 0.012)
[03/14 07:38:31   284s] Begin: GigaOpt postEco optimization
[03/14 07:38:31   284s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[03/14 07:38:31   284s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST16 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[03/14 07:38:31   284s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[03/14 07:38:31   284s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[03/14 07:38:31   284s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[03/14 07:38:32   284s] Info: 49 nets with fixed/cover wires excluded.
[03/14 07:38:32   284s] Info: 49 clock nets excluded from IPO operation.
[03/14 07:38:32   284s] PhyDesignGrid: maxLocalDensity 1.00
[03/14 07:38:32   284s] #spOpts: mergeVia=F 
[03/14 07:38:35   287s] *info: 49 clock nets excluded
[03/14 07:38:35   287s] *info: 7 special nets excluded.
[03/14 07:38:35   287s] *info: 25 no-driver nets excluded.
[03/14 07:38:35   287s] *info: 49 nets with fixed/cover wires excluded.
[03/14 07:38:35   288s] ** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.004 Density 82.93
[03/14 07:38:35   288s] Optimizer WNS Pass 0
[03/14 07:38:36   288s] Active Path Group: reg2cgate reg2reg  
[03/14 07:38:36   288s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:38:36   288s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[03/14 07:38:36   288s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:38:36   288s] |  -0.003|   -0.003|  -0.004|   -0.004|    82.93%|   0:00:00.0| 2744.6M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[10]/D                        |
[03/14 07:38:36   288s] |   0.000|    0.012|   0.000|    0.000|    82.93%|   0:00:00.0| 2756.4M|default_emulate_view|       NA| NA                                            |
[03/14 07:38:36   288s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[03/14 07:38:36   288s] 
[03/14 07:38:36   288s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2756.4M) ***
[03/14 07:38:36   288s] 
[03/14 07:38:36   288s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2756.4M) ***
[03/14 07:38:36   288s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 82.93
[03/14 07:38:36   288s] *** Starting refinePlace (0:04:47 mem=2772.4M) ***
[03/14 07:38:36   288s] Total net length = 1.424e+05 (7.661e+04 6.584e+04) (ext = 3.442e+03)
[03/14 07:38:36   288s] *** Checked 2 GNC rules.
[03/14 07:38:36   288s] *** Applying global-net connections...
[03/14 07:38:36   288s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/14 07:38:36   288s] **WARN: (IMPSP-315):	Found 3418 instances insts with no PG Term connections.
[03/14 07:38:36   288s] Type 'man IMPSP-315' for more detail.
[03/14 07:38:36   288s] Starting refinePlace ...
[03/14 07:38:36   288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:38:36   288s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:38:36   288s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2772.4MB) @(0:04:47 - 0:04:47).
[03/14 07:38:36   288s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/14 07:38:36   288s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2772.4MB
[03/14 07:38:36   288s] Statistics of distance of Instance movement in refine placement:
[03/14 07:38:36   288s]   maximum (X+Y) =         0.00 um
[03/14 07:38:36   288s]   mean    (X+Y) =         0.00 um
[03/14 07:38:36   288s] Total instances moved : 0
[03/14 07:38:36   288s] Summary Report:
[03/14 07:38:36   288s] Instances move: 0 (out of 2642 movable)
[03/14 07:38:36   288s] Mean displacement: 0.00 um
[03/14 07:38:36   288s] Max displacement: 0.00 um 
[03/14 07:38:36   288s] Total net length = 1.424e+05 (7.661e+04 6.584e+04) (ext = 3.442e+03)
[03/14 07:38:36   288s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: [03/14 07:38:36   288s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2772.4MB) @(0:04:47 - 0:04:47).
2772.4MB
[03/14 07:38:36   288s] *** Finished refinePlace (0:04:47 mem=2772.4M) ***
[03/14 07:38:36   288s] *** maximum move = 0.00 um ***
[03/14 07:38:36   288s] *** Finished re-routing un-routed nets (2772.4M) ***
[03/14 07:38:36   289s] 
[03/14 07:38:36   289s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2772.4M) ***
[03/14 07:38:36   289s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 82.93
[03/14 07:38:36   289s] 
[03/14 07:38:36   289s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=2772.4M) ***
[03/14 07:38:36   289s] 
[03/14 07:38:36   289s] End: GigaOpt postEco optimization
[03/14 07:38:36   289s] **INFO: Flow update: Design timing is met.
[03/14 07:38:36   289s] **INFO: Flow update: Design timing is met.
[03/14 07:38:36   289s] *** Steiner Routed Nets: 0.073%; Threshold: 100; Threshold for Hold: 100
[03/14 07:38:36   289s] Re-routed 0 nets
[03/14 07:38:36   289s] **INFO: Flow update: Design timing is met.
[03/14 07:38:36   289s] **INFO : Latch borrow mode reset to max_borrow
[03/14 07:38:36   289s] Multi-CPU acceleration using 8 CPU(s).
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Power Analysis
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s]     0.00V	    gnd!
[03/14 07:38:37   289s]     0.00V	    gnd
[03/14 07:38:37   289s]     0.00V	    GND
[03/14 07:38:37   289s]     0.00V	    VSS
[03/14 07:38:37   289s]     0.00V	    vdd!
[03/14 07:38:37   289s]     0.00V	    vdd
[03/14 07:38:37   289s]     0.00V	    VDD
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Warning:
[03/14 07:38:37   289s]   There are 7 power/gnd nets that are not connected
[03/14 07:38:37   289s] VDD gnd GND VSS ...
[03/14 07:38:37   289s] Use 'globalNetConnect' to define rail connections.
[03/14 07:38:37   289s] ** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
[03/14 07:38:37   289s] VDD gnd GND VSS ...
[03/14 07:38:37   289s] Use 'globalNetConnect' to define rail connections.
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing Timing Library for Power Calculation
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing Timing Library for Power Calculation
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing Power Net/Grid for Power Calculation
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.86MB/1403.86MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing Timing Window Data for Power Calculation
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1404.08MB/1404.08MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing User Attributes
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1404.14MB/1404.14MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing Signal Activity
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Starting Activity Propagation
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT)
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 10%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 20%
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Finished Activity Propagation
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT)
[03/14 07:38:37   289s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1404.48MB/1404.48MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Power Computation
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s]       ----------------------------------------------------------
[03/14 07:38:37   289s]       # of cell(s) missing both power/leakage table: 0
[03/14 07:38:37   289s]       # of cell(s) missing power table: 0
[03/14 07:38:37   289s]       # of cell(s) missing leakage table: 0
[03/14 07:38:37   289s]       # of MSMV cell(s) missing power_level: 0
[03/14 07:38:37   289s]       ----------------------------------------------------------
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Starting Calculating power
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT)
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 10%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 20%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 30%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 40%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 50%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 60%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 70%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 80%
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT): 90%
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Finished Calculating power
[03/14 07:38:37   289s] 2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT)
[03/14 07:38:37   289s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.66MB/1406.66MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Processing User Attributes
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.66MB/1406.66MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1406.69MB/1406.69MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Begin Static Power Report Generation
[03/14 07:38:37   289s] *----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/14 07:38:37   289s] *	
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] * 	Date & Time:	2022-Mar-14 07:38:37 (2022-Mar-14 10:38:37 GMT)
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *	Design: cpu_z80
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *	Liberty Libraries used:
[03/14 07:38:37   289s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[03/14 07:38:37   289s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *	Power Domain used:
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Power View : default_emulate_view
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       User-Defined Activity : N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Activity File: N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Hierarchical Global Activity: N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Global Activity: N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Sequential Element Activity: 0.200000
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Primary Input Activity: 0.200000
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Default icg ratio: N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       Global Comb ClockGate Ratio: N.A.
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *	Power Units = 1mW
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *	Time Units = 1e-09 secs
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] *       report_power -leakage
[03/14 07:38:37   289s] *
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Total Power
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] Total Leakage Power:         0.00012392
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Group                           Leakage       Percentage 
[03/14 07:38:37   289s]                                 Power         (%)        
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] Sequential                      5.02e-05       38.97
[03/14 07:38:37   289s] Macro                          2.184e-09    0.001695
[03/14 07:38:37   289s] IO                                     0           0
[03/14 07:38:37   289s] Combinational                   6.88e-05        53.4
[03/14 07:38:37   289s] Clock (Combinational)          4.916e-06       3.816
[03/14 07:38:37   289s] Clock (Sequential)                     0           0
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] Total                          0.0001239         100
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Rail                  Voltage   Leakage       Percentage 
[03/14 07:38:37   289s]                                 Power         (%)        
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] Default                   1.8  0.0001239         100
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] Clock                           Leakage       Percentage 
[03/14 07:38:37   289s]                                 Power         (%)        
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] CLK                            4.916e-06       3.967
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] Total                          4.916e-06       3.967
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s]  
[03/14 07:38:37   289s]  
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s] *	Power Distribution Summary: 
[03/14 07:38:37   289s] * 		Highest Average Power:                CLK__L1_I0 (INX16): 	 4.714e-07
[03/14 07:38:37   289s] * 		Highest Leakage Power:                CLK__L1_I0 (INX16): 	 4.714e-07
[03/14 07:38:37   289s] * 		Total Cap: 	6.55988e-11 F
[03/14 07:38:37   289s] * 		Total instances in design:  3418
[03/14 07:38:37   289s] * 		Total instances in design with no power:     0
[03/14 07:38:37   289s] *                Total instances in design with no activty:     0
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s] * 		Total Fillers and Decap:   728
[03/14 07:38:37   289s] -----------------------------------------------------------------------------------------
[03/14 07:38:37   289s]  
[03/14 07:38:37   289s] Total leakage power = 0.000123917 mW
[03/14 07:38:37   289s] Cell usage statistics:  
[03/14 07:38:37   289s] Library D_CELLS_MOSST_typ_1_80V_25C , 3418 cells ( 100.000000%) , 0.000123917 mW ( 100.000000% ) 
[03/14 07:38:37   289s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[03/14 07:38:37   289s] mem(process/total)=1407.04MB/1407.04MB)
[03/14 07:38:37   289s] 
[03/14 07:38:37   289s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:38:37   289s] UM:                                                                   report_power
[03/14 07:38:37   290s] doiPBLastSyncSlave
[03/14 07:38:37   290s] <optDesign CMD> Restore Using all VT Cells
[03/14 07:38:38   290s] Reported timing to dir ./timingReports
[03/14 07:38:38   290s] **opt_design ... cpu = 0:01:01, real = 0:00:52, mem = 2034.8M, totSessionCpu=0:04:48 **
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] ------------------------------------------------------------
[03/14 07:38:38   291s]      opt_design Final Summary                             
[03/14 07:38:38   291s] ------------------------------------------------------------
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] Setup views included:
[03/14 07:38:38   291s]  default_emulate_view 
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:38   291s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[03/14 07:38:38   291s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:38   291s] |           WNS (ns):|  0.000  |  0.000  |  0.972  |  3.379  |
[03/14 07:38:38   291s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[03/14 07:38:38   291s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[03/14 07:38:38   291s] |          All Paths:|   410   |   362   |   37    |   278   |
[03/14 07:38:38   291s] +--------------------+---------+---------+---------+---------+
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] +----------------+-------------------------------+------------------+
[03/14 07:38:38   291s] |                |              Real             |       Total      |
[03/14 07:38:38   291s] |    DRVs        +------------------+------------+------------------|
[03/14 07:38:38   291s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[03/14 07:38:38   291s] +----------------+------------------+------------+------------------+
[03/14 07:38:38   291s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:38   291s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[03/14 07:38:38   291s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:38   291s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[03/14 07:38:38   291s] +----------------+------------------+------------+------------------+
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] Density: 82.930%
[03/14 07:38:38   291s] Routing Overflow: 1.30% H and 0.55% V
[03/14 07:38:38   291s] ------------------------------------------------------------
[03/14 07:38:38   291s] **opt_design ... cpu = 0:01:02, real = 0:00:52, mem = 2034.8M, totSessionCpu=0:04:49 **
[03/14 07:38:38   291s] *** Finished opt_design ***
[03/14 07:38:38   291s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:38:38   291s] UM:                                          0.000             0.000  final
[03/14 07:38:38   291s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/14 07:38:38   291s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:38:38   291s] UM:         90.78             75             0.000             0.000  opt_design_postcts
[03/14 07:38:38   291s] 
[03/14 07:38:38   291s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:11 real=0:00:59.1)
[03/14 07:38:38   291s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:24.3 real=0:00:17.6)
[03/14 07:38:38   291s] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:06.9 real=0:00:02.7)
[03/14 07:38:38   291s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:01.2)
[03/14 07:38:38   291s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:00.7 real=0:00:00.6)
[03/14 07:38:38   291s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:12.0 real=0:00:11.4)
[03/14 07:38:38   291s] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[03/14 07:38:38   291s] Info: pop threads available for lower-level modules during optimization.
[03/14 07:38:38   291s] ###############################################################
[03/14 07:38:38   291s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/14 07:38:38   291s] #  OS:                Linux x86_64(Host ID pgmicro01)
[03/14 07:38:38   291s] #  Generated on:      Mon Mar 14 07:38:38 2022
[03/14 07:38:38   291s] #  Design:            cpu_z80
[03/14 07:38:38   291s] #  Command:           report_timing
[03/14 07:38:38   291s] ###############################################################
[03/14 07:38:39   292s] Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
[03/14 07:38:39   292s]              View:default_emulate_view
[03/14 07:38:39   292s]             Group:CLK
[03/14 07:38:39   292s]        Startpoint:(R) FETCH_reg[2]/C
[03/14 07:38:39   292s]             Clock:(R) CLK
[03/14 07:38:39   292s]          Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
[03/14 07:38:39   292s]             Clock:(F) CLK
[03/14 07:38:39   292s]  
[03/14 07:38:39   292s]                            Capture             Launch
[03/14 07:38:39   292s]        Clock Edge:+          4.250              0.000
[03/14 07:38:39   292s]       Src Latency:+          0.000              0.000
[03/14 07:38:39   292s]       Net Latency:+          0.418 (P)          0.412 (P)
[03/14 07:38:39   292s]           Arrival:=          4.668              0.412
[03/14 07:38:39   292s]  
[03/14 07:38:39   292s]     Time Borrowed:+          2.887
[03/14 07:38:39   292s]     Required Time:=          7.554
[03/14 07:38:39   292s]      Launch Clock:-          0.412
[03/14 07:38:39   292s]         Data Path:-          7.142
[03/14 07:38:39   292s]             Slack:=          0.000
[03/14 07:38:39   292s] 
[03/14 07:38:39   292s] #-------------------------------------------------------------------------------------------
[03/14 07:38:39   292s] # Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/14 07:38:39   292s] #                                                                      (ns)    (ns)     (ns)  
[03/14 07:38:39   292s] #-------------------------------------------------------------------------------------------
[03/14 07:38:39   292s]   FETCH_reg[2]/C              -      C       R     (arrival)       4  0.197       -    0.412  
[03/14 07:38:39   292s]   FETCH_reg[2]/Q              -      C->Q    F     DFRQX4          2      -   0.319    0.731  
[03/14 07:38:39   292s]   FE_OCPC26_FETCH_2_/Q        -      A->Q    F     BUX2           35  0.122   0.384    1.115  
[03/14 07:38:39   292s]   g12253/Q                    -      B->Q    R     NA3I1X2        16  0.525   0.459    1.574  
[03/14 07:38:39   292s]   g33090/Q                    -      A->Q    R     AND2X1          4  0.577   0.212    1.786  
[03/14 07:38:39   292s]   g32962/Q                    -      A->Q    F     NO2X1           3  0.221   0.104    1.890  
[03/14 07:38:39   292s]   g32828/Q                    -      B->Q    R     NO2X1           2  0.247   0.188    2.077  
[03/14 07:38:39   292s]   g32714/Q                    -      A->Q    F     NO3X1           3  0.242   0.104    2.181  
[03/14 07:38:39   292s]   g32545/Q                    -      E->Q    R     AN311X1         1  0.201   0.243    2.424  
[03/14 07:38:39   292s]   g32423/Q                    -      C->Q    F     ON21X1          1  0.361   0.142    2.566  
[03/14 07:38:39   292s]   g33721/Q                    -      D->Q    F     AO31X2          6  0.173   0.272    2.837  
[03/14 07:38:39   292s]   CPU_REGS_g12951/Q           -      B->Q    R     NO2I1X1         1  0.144   0.126    2.964  
[03/14 07:38:39   292s]   CPU_REGS_g12943/Q           -      B->Q    R     AO21X2         12  0.158   0.390    3.354  
[03/14 07:38:39   292s]   CPU_REGS_g12941/Q           -      A->Q    F     INX2           12  0.473   0.254    3.608  
[03/14 07:38:39   292s]   CPU_REGS_g12870/Q           -      B->Q    F     AND2X4         34  0.309   0.310    3.918  
[03/14 07:38:39   292s]   CPU_REGS_g12970/Q           -      A->Q    R     INX1            5  0.255   0.194    4.112  
[03/14 07:38:39   292s]   CPU_REGS_g12824/Q           -      A->Q    F     NO2X2           7  0.240   0.134    4.246  
[03/14 07:38:39   292s]   CPU_REGS_g12737/Q           -      A->Q    R     AN22X1          1  0.176   0.198    4.444  
[03/14 07:38:39   292s]   CPU_REGS_g12705/Q           -      A->Q    F     NA2X1           1  0.249   0.065    4.509  
[03/14 07:38:39   292s]   CPU_REGS_g12690/Q           -      C->Q    R     AN21X1          1  0.097   0.140    4.648  
[03/14 07:38:39   292s]   CPU_REGS_g12655/Q           -      A->Q    F     ON22X1          1  0.212   0.136    4.785  
[03/14 07:38:39   292s]   CPU_REGS_g12648/Q           -      A->Q    R     NA2X1           1  0.197   0.160    4.945  
[03/14 07:38:39   292s]   CPU_REGS_g12635/Q           -      B->Q    F     NA3X1          16  0.292   0.470    5.415  
[03/14 07:38:39   292s]   g12052/Q                    -      AN->Q   F     NA3I1X1         1  0.751   0.289    5.704  
[03/14 07:38:39   292s]   g12060/Q                    -      A->Q    F     OR5X1           1  0.200   0.244    5.949  
[03/14 07:38:39   292s]   g12050/Q                    -      C->Q    F     AO31X1          1  0.150   0.210    6.159  
[03/14 07:38:39   292s]   g12049/Q                    -      IN1->Q  R     MU2IX1          1  0.074   0.119    6.278  
[03/14 07:38:39   292s]   g12048/Q                    -      A->Q    F     ON211X1         1  0.181   0.084    6.362  
[03/14 07:38:39   292s]   g12047/Q                    -      IN1->Q  R     MU2IX1          1  0.171   0.138    6.501  
[03/14 07:38:39   292s]   g12046/Q                    -      IN1->Q  F     MU2IX1          1  0.211   0.102    6.602  
[03/14 07:38:39   292s]   g12045/Q                    -      IN0->Q  R     MU2IX1          2  0.212   0.207    6.810  
[03/14 07:38:39   292s]   g12043/Q                    -      A->Q    F     NO2X1           4  0.304   0.119    6.928  
[03/14 07:38:39   292s]   g12041/Q                    -      A->Q    F     AO21X1          1  0.144   0.200    7.128  
[03/14 07:38:39   292s]   g33577/Q                    -      A->Q    R     NA2X1           1  0.070   0.067    7.195  
[03/14 07:38:39   292s]   g12039/Q                    -      A->Q    F     ON21X1          2  0.132   0.068    7.263  
[03/14 07:38:39   292s]   g12038/Q                    -      A->Q    F     OR2X1           1  0.094   0.147    7.411  
[03/14 07:38:39   292s]   RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.053   0.144    7.554  
[03/14 07:38:39   292s]   RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    7.554  
[03/14 07:38:39   292s] #-------------------------------------------------------------------------------------------
[03/14 07:38:39   292s] 
[03/14 07:38:39   292s] [DEV]innovus 4> source physical/4_nano_route.tcl
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.92 (MB), peak = 1544.39 (MB)
[03/14 07:39:37   303s] #**INFO: setDesignMode -flowEffort standard
[03/14 07:39:37   303s] #**INFO: mulit-cut via swapping is disabled by user.
[03/14 07:39:37   303s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/14 07:39:37   303s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/14 07:39:37   303s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/14 07:39:37   303s] #spOpts: no_cmu 
[03/14 07:39:37   303s] Core basic site is core
[03/14 07:39:37   303s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:39:37   303s] Begin checking placement ... (start mem=2098.8M, init mem=2098.8M)
[03/14 07:39:37   303s] *info: Placed = 3418           (Fixed = 1121)
[03/14 07:39:37   303s] *info: Unplaced = 0           
[03/14 07:39:37   303s] Placement Density:82.93%(53562/64587)
[03/14 07:39:37   303s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=2098.8M)
[03/14 07:39:37   303s] #**INFO: auto set of routeWithTimingDriven to true
[03/14 07:39:37   303s] #**INFO: auto set of routeWithSiDriven to true
[03/14 07:39:37   303s] 
[03/14 07:39:37   303s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/14 07:39:37   303s] *** Changed status on (49) nets in Clock.
[03/14 07:39:37   303s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2098.8M) ***
[03/14 07:39:37   303s] 
[03/14 07:39:37   303s] globalRoute
[03/14 07:39:37   303s] 
[03/14 07:39:37   303s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/14 07:39:37   303s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/14 07:39:37   303s] #setNanoRouteMode -routeWithSiDriven true
[03/14 07:39:37   303s] #setNanoRouteMode -routeWithTimingDriven true
[03/14 07:39:37   303s] #Start globalRoute on Mon Mar 14 07:39:37 2022
[03/14 07:39:37   303s] #
[03/14 07:39:37   304s] Initializing multi-corner capacitance tables ... 
[03/14 07:39:37   304s] Initializing multi-corner resistance tables ...
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN GN of INST CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg connects to NET CLK__L4_N1 at location ( 139.545 234.240 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CLK__L4_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPUStatus_reg[4] connects to NET rc_gclk__L1_N0 at location ( 116.865 10.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET rc_gclk__L1_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPU_REGS_pc_reg[13] connects to NET CPU_REGS_rc_gclk at location ( 231.525 156.770 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CPU_REGS_rc_gclk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPU_REGS_regs_hi_data_reg[12][2] connects to NET CPU_REGS_regs_hi_rc_gclk_2131 at location ( 257.985 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CPU_REGS_regs_hi_rc_gclk_2131 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPU_REGS_regs_hi_data_reg[2][1] connects to NET CPU_REGS_regs_hi_rc_gclk_2133 at location ( 142.695 205.570 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CPU_REGS_regs_hi_rc_gclk_2133 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPU_REGS_regs_hi_data_reg[4][0] connects to NET CPU_REGS_regs_hi_rc_gclk_2139 at location ( 142.695 210.450 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CPU_REGS_regs_hi_rc_gclk_2139 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-682) Connectivity is broken at PIN C of INST CPU_REGS_regs_lo_data_reg[2][4] connects to NET CPU_REGS_regs_lo_rc_gclk_2133 at location ( 75.285 181.170 ) on LAYER MET1. The location is not inside the pin geometry extraction.
[03/14 07:39:37   304s] #WARNING (NRIG-44) Imported NET CPU_REGS_regs_lo_rc_gclk_2133 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/14 07:39:37   304s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:39:37   304s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:39:37   304s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/14 07:39:37   304s] #Using multithreading with 8 threads.
[03/14 07:39:37   304s] #Start routing data preparation.
[03/14 07:39:37   304s] #Minimum voltage of a net in the design = 0.000.
[03/14 07:39:37   304s] #Maximum voltage of a net in the design = 1.800.
[03/14 07:39:37   304s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/14 07:39:37   304s] #Voltage range [0.000 - 1.800] has 2764 nets.
[03/14 07:39:38   305s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/14 07:39:38   305s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:39:38   305s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:39:38   305s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:39:38   305s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:39:38   305s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/14 07:39:38   305s] #Regenerating Ggrids automatically.
[03/14 07:39:38   305s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/14 07:39:38   305s] #Using automatically generated G-grids.
[03/14 07:39:38   305s] #Done routing data preparation.
[03/14 07:39:38   305s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1394.09 (MB), peak = 1659.84 (MB)
[03/14 07:39:38   305s] #Merging special wires using 8 threads...
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN GN at ( 140.755 234.220 ) on MET1 for NET CLK__L4_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 231.080 156.680 ) on MET1 for NET CPU_REGS_rc_gclk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 258.800 151.975 ) on MET1 for NET CPU_REGS_regs_hi_rc_gclk_2131. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 141.620 210.535 ) on MET1 for NET CPU_REGS_regs_hi_rc_gclk_2133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 142.505 205.480 ) on MET1 for NET CPU_REGS_regs_hi_rc_gclk_2139. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 74.840 181.255 ) on MET1 for NET CPU_REGS_regs_lo_rc_gclk_2133. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 119.290 10.255 ) on MET1 for NET rc_gclk__L1_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #Connectivity extraction summary:
[03/14 07:39:38   305s] #7 routed nets are extracted.
[03/14 07:39:38   305s] #    7 (0.25%) extracted nets are partially routed.
[03/14 07:39:38   305s] #42 routed nets are imported.
[03/14 07:39:38   305s] #2694 (97.33%) nets are without wires.
[03/14 07:39:38   305s] #25 nets are fixed|skipped|trivial (not extracted).
[03/14 07:39:38   305s] #Total number of nets = 2768.
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #Number of eco nets is 7
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #Start data preparation...
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #Data preparation is done on Mon Mar 14 07:39:38 2022
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #Analyzing routing resource...
[03/14 07:39:38   305s] #Routing resource analysis is done on Mon Mar 14 07:39:38 2022
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #  Resource Analysis:
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/14 07:39:38   305s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/14 07:39:38   305s] #  --------------------------------------------------------------
[03/14 07:39:38   305s] #  Metal 1        H         425           0         783    92.72%
[03/14 07:39:38   305s] #  Metal 2        V         428           0         783     0.00%
[03/14 07:39:38   305s] #  Metal 3        H         425           0         783     0.00%
[03/14 07:39:38   305s] #  Metal 4        V         428           0         783     0.00%
[03/14 07:39:38   305s] #  Metal 5        H         425           0         783     0.00%
[03/14 07:39:38   305s] #  Metal 6        V         214           0         783     0.00%
[03/14 07:39:38   305s] #  --------------------------------------------------------------
[03/14 07:39:38   305s] #  Total                   2345       0.00%  4698    15.45%
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #  49 nets (1.77%) with 1 preferred extra spacing.
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.12 (MB), peak = 1659.84 (MB)
[03/14 07:39:38   305s] #
[03/14 07:39:38   305s] #start global routing iteration 1...
[03/14 07:39:41   308s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1395.31 (MB), peak = 1659.84 (MB)
[03/14 07:39:41   308s] #
[03/14 07:39:41   308s] #start global routing iteration 2...
[03/14 07:39:42   309s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1395.31 (MB), peak = 1659.84 (MB)
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #Total number of trivial nets (e.g. < 2 pins) = 25 (skipped).
[03/14 07:39:42   309s] #Total number of routable nets = 2743.
[03/14 07:39:42   309s] #Total number of nets in the design = 2768.
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #2701 routable nets have only global wires.
[03/14 07:39:42   309s] #42 routable nets have only detail routed wires.
[03/14 07:39:42   309s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 07:39:42   309s] #42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #Routed nets constraints summary:
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #      Default                  7            2694  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #        Total                  7            2694  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #Routing constraints summary of the whole design:
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #        Rules   Pref Extra Space   Unconstrained  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #      Default                 49            2694  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #        Total                 49            2694  
[03/14 07:39:42   309s] #------------------------------------------------
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #                 OverCon       OverCon       OverCon       OverCon          
[03/14 07:39:42   309s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/14 07:39:42   309s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[03/14 07:39:42   309s] #  --------------------------------------------------------------------------
[03/14 07:39:42   309s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/14 07:39:42   309s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/14 07:39:42   309s] #   Metal 3    178(22.7%)     40(5.11%)      6(0.77%)      3(0.38%)   (29.0%)
[03/14 07:39:42   309s] #   Metal 4     34(4.34%)      0(0.00%)      0(0.00%)      0(0.00%)   (4.34%)
[03/14 07:39:42   309s] #   Metal 5     11(1.40%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.40%)
[03/14 07:39:42   309s] #   Metal 6     12(1.53%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.53%)
[03/14 07:39:42   309s] #  --------------------------------------------------------------------------
[03/14 07:39:42   309s] #     Total    235(5.89%)     40(1.00%)      6(0.15%)      3(0.08%)   (7.12%)
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[03/14 07:39:42   309s] #  Overflow after GR: 14.26% H + 1.98% V
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #Complete Global Routing.
[03/14 07:39:42   309s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:39:42   309s] #Total wire length = 180192 um.
[03/14 07:39:42   309s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:39:42   309s] #Total wire length on LAYER MET1 = 18 um.
[03/14 07:39:42   309s] #Total wire length on LAYER MET2 = 17490 um.
[03/14 07:39:42   309s] #Total wire length on LAYER MET3 = 37653 um.
[03/14 07:39:42   309s] #Total wire length on LAYER MET4 = 43684 um.
[03/14 07:39:42   309s] #Total wire length on LAYER MET5 = 55621 um.
[03/14 07:39:42   309s] #Total wire length on LAYER METTP = 25727 um.
[03/14 07:39:42   309s] #Total number of vias = 27205
[03/14 07:39:42   309s] #Up-Via Summary (total 27205):
[03/14 07:39:42   309s] #           
[03/14 07:39:42   309s] #-----------------------
[03/14 07:39:42   309s] #  Metal 1         9698
[03/14 07:39:42   309s] #  Metal 2         7687
[03/14 07:39:42   309s] #  Metal 3         5174
[03/14 07:39:42   309s] #  Metal 4         3400
[03/14 07:39:42   309s] #  Metal 5         1246
[03/14 07:39:42   309s] #-----------------------
[03/14 07:39:42   309s] #                 27205 
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #Max overcon = 7 tracks.
[03/14 07:39:42   309s] #Total overcon = 7.12%.
[03/14 07:39:42   309s] #Worst layer Gcell overcon rate = 28.99%.
[03/14 07:39:42   309s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1395.31 (MB), peak = 1659.84 (MB)
[03/14 07:39:42   309s] #
[03/14 07:39:42   309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.17 (MB), peak = 1659.84 (MB)
[03/14 07:39:42   309s] #Start Track Assignment.
[03/14 07:39:43   310s] #Done with 5579 horizontal wires in 1 hboxes and 5124 vertical wires in 1 hboxes.
[03/14 07:39:44   311s] #Done with 1655 horizontal wires in 1 hboxes and 1147 vertical wires in 1 hboxes.
[03/14 07:39:44   311s] #Complete Track Assignment.
[03/14 07:39:44   311s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:39:44   311s] #Total wire length = 191901 um.
[03/14 07:39:44   311s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:39:44   311s] #Total wire length on LAYER MET1 = 8022 um.
[03/14 07:39:44   311s] #Total wire length on LAYER MET2 = 17498 um.
[03/14 07:39:44   311s] #Total wire length on LAYER MET3 = 40268 um.
[03/14 07:39:44   311s] #Total wire length on LAYER MET4 = 43257 um.
[03/14 07:39:44   311s] #Total wire length on LAYER MET5 = 56987 um.
[03/14 07:39:44   311s] #Total wire length on LAYER METTP = 25870 um.
[03/14 07:39:44   311s] #Total number of vias = 27202
[03/14 07:39:44   311s] #Up-Via Summary (total 27202):
[03/14 07:39:44   311s] #           
[03/14 07:39:44   311s] #-----------------------
[03/14 07:39:44   311s] #  Metal 1         9697
[03/14 07:39:44   311s] #  Metal 2         7686
[03/14 07:39:44   311s] #  Metal 3         5173
[03/14 07:39:44   311s] #  Metal 4         3400
[03/14 07:39:44   311s] #  Metal 5         1246
[03/14 07:39:44   311s] #-----------------------
[03/14 07:39:44   311s] #                 27202 
[03/14 07:39:44   311s] #
[03/14 07:39:44   311s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1397.18 (MB), peak = 1659.84 (MB)
[03/14 07:39:44   311s] #
[03/14 07:39:44   311s] #
[03/14 07:39:44   311s] #globalRoute statistics:
[03/14 07:39:44   311s] #Cpu time = 00:00:08
[03/14 07:39:44   311s] #Elapsed time = 00:00:07
[03/14 07:39:44   311s] #Increased memory = -66.43 (MB)
[03/14 07:39:44   311s] #Total memory = 1380.55 (MB)
[03/14 07:39:44   311s] #Peak memory = 1659.84 (MB)
[03/14 07:39:44   311s] #Number of warnings = 23
[03/14 07:39:44   311s] #Total number of warnings = 68
[03/14 07:39:44   311s] #Number of fails = 0
[03/14 07:39:44   311s] #Total number of fails = 0
[03/14 07:39:44   311s] #Complete globalRoute on Mon Mar 14 07:39:44 2022
[03/14 07:39:44   311s] #
[03/14 07:39:44   311s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:39:44   311s] UM:                                                                   final
[03/14 07:39:44   311s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[03/14 07:39:44   311s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/14 07:39:44   311s] UM:         19.97             66                                      route_design
[03/14 07:39:44   311s] #routeDesign: cpu time = 00:00:08, elapsed time = 00:00:07, memory = 1297.09 (MB), peak = 1659.84 (MB)
[03/14 07:39:44   311s] *** Message Summary: 0 warning(s), 0 error(s)
[03/14 07:39:44   311s] 
[03/14 07:39:44   311s] 
[03/14 07:39:44   311s] detailRoute
[03/14 07:39:44   311s] 
[03/14 07:39:44   311s] #Start detailRoute on Mon Mar 14 07:39:44 2022
[03/14 07:39:44   311s] #
[03/14 07:39:44   312s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:39:44   312s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:39:44   312s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/14 07:39:44   312s] #Using multithreading with 8 threads.
[03/14 07:39:44   312s] #Start routing data preparation.
[03/14 07:39:45   312s] #Minimum voltage of a net in the design = 0.000.
[03/14 07:39:45   312s] #Maximum voltage of a net in the design = 1.800.
[03/14 07:39:45   312s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/14 07:39:45   312s] #Voltage range [0.000 - 1.800] has 2764 nets.
[03/14 07:39:45   312s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/14 07:39:45   312s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:39:45   312s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:39:45   312s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:39:45   312s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:39:45   312s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/14 07:39:45   312s] #Using user defined Ggrids in DB.
[03/14 07:39:45   312s] #Done routing data preparation.
[03/14 07:39:45   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.43 (MB), peak = 1659.84 (MB)
[03/14 07:39:45   312s] #Merging special wires using 8 threads...
[03/14 07:39:45   312s] #
[03/14 07:39:45   312s] #Start Detail Routing..
[03/14 07:39:45   312s] #start initial detail routing ...
[03/14 07:40:11   348s] #    number of violations = 412
[03/14 07:40:11   348s] #
[03/14 07:40:11   348s] #    By Layer and Type :
[03/14 07:40:11   348s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/14 07:40:11   348s] #	MET1         56       26        1        0        0       83
[03/14 07:40:11   348s] #	MET2        169       19        0        2      135      325
[03/14 07:40:11   348s] #	MET3          2        0        0        0        2        4
[03/14 07:40:11   348s] #	Totals      227       45        1        2      137      412
[03/14 07:40:11   348s] #219 out of 3418 instances need to be verified(marked ipoed).
[03/14 07:40:11   348s] #47.6% of the total area is being checked for drcs
[03/14 07:40:11   350s] #47.6% of the total area was checked
[03/14 07:40:11   350s] #    number of violations = 412
[03/14 07:40:11   350s] #
[03/14 07:40:11   350s] #    By Layer and Type :
[03/14 07:40:11   350s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[03/14 07:40:11   350s] #	MET1         56       26        1        0        0       83
[03/14 07:40:11   350s] #	MET2        169       19        0        2      135      325
[03/14 07:40:11   350s] #	MET3          2        0        0        0        2        4
[03/14 07:40:11   350s] #	Totals      227       45        1        2      137      412
[03/14 07:40:11   350s] #cpu time = 00:00:38, elapsed time = 00:00:26, memory = 1539.90 (MB), peak = 1659.84 (MB)
[03/14 07:40:11   350s] #start 1st optimization iteration ...
[03/14 07:40:13   364s] #    number of violations = 138
[03/14 07:40:13   364s] #
[03/14 07:40:13   364s] #    By Layer and Type :
[03/14 07:40:13   364s] #	         MetSpc    Short   CutSpc   WreExt   Totals
[03/14 07:40:13   364s] #	MET1         27       14        1        0       42
[03/14 07:40:13   364s] #	MET2         52        7        0       35       94
[03/14 07:40:13   364s] #	MET3          1        1        0        0        2
[03/14 07:40:13   364s] #	Totals       80       22        1       35      138
[03/14 07:40:13   364s] #cpu time = 00:00:14, elapsed time = 00:00:02, memory = 1426.16 (MB), peak = 1659.84 (MB)
[03/14 07:40:13   364s] #start 2nd optimization iteration ...
[03/14 07:40:14   368s] #    number of violations = 55
[03/14 07:40:14   368s] #
[03/14 07:40:14   368s] #    By Layer and Type :
[03/14 07:40:14   368s] #	         MetSpc    Short   CutSpc   WreExt   Totals
[03/14 07:40:14   368s] #	MET1          8        6        1        0       15
[03/14 07:40:14   368s] #	MET2         18        6        0       12       36
[03/14 07:40:14   368s] #	MET3          0        4        0        0        4
[03/14 07:40:14   368s] #	Totals       26       16        1       12       55
[03/14 07:40:14   368s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1426.95 (MB), peak = 1659.84 (MB)
[03/14 07:40:14   368s] #start 3rd optimization iteration ...
[03/14 07:40:15   371s] #    number of violations = 26
[03/14 07:40:15   371s] #
[03/14 07:40:15   371s] #    By Layer and Type :
[03/14 07:40:15   371s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:15   371s] #	MET1          7        2        0        9
[03/14 07:40:15   371s] #	MET2          9        0        7       16
[03/14 07:40:15   371s] #	MET3          0        1        0        1
[03/14 07:40:15   371s] #	Totals       16        3        7       26
[03/14 07:40:15   371s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1427.26 (MB), peak = 1659.84 (MB)
[03/14 07:40:15   371s] #start 4th optimization iteration ...
[03/14 07:40:15   372s] #    number of violations = 22
[03/14 07:40:15   372s] #
[03/14 07:40:15   372s] #    By Layer and Type :
[03/14 07:40:15   372s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:15   372s] #	MET1          7        4        0       11
[03/14 07:40:15   372s] #	MET2          6        0        5       11
[03/14 07:40:15   372s] #	Totals       13        4        5       22
[03/14 07:40:15   372s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1427.27 (MB), peak = 1659.84 (MB)
[03/14 07:40:15   372s] #start 5th optimization iteration ...
[03/14 07:40:15   373s] #    number of violations = 22
[03/14 07:40:15   373s] #
[03/14 07:40:15   373s] #    By Layer and Type :
[03/14 07:40:15   373s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:15   373s] #	MET1          6        3        0        9
[03/14 07:40:15   373s] #	MET2          8        0        5       13
[03/14 07:40:15   373s] #	Totals       14        3        5       22
[03/14 07:40:15   373s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1427.27 (MB), peak = 1659.84 (MB)
[03/14 07:40:15   373s] #start 6th optimization iteration ...
[03/14 07:40:16   375s] #    number of violations = 23
[03/14 07:40:16   375s] #
[03/14 07:40:16   375s] #    By Layer and Type :
[03/14 07:40:16   375s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:16   375s] #	MET1          7        2        0        9
[03/14 07:40:16   375s] #	MET2          8        0        6       14
[03/14 07:40:16   375s] #	Totals       15        2        6       23
[03/14 07:40:16   375s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1443.74 (MB), peak = 1659.84 (MB)
[03/14 07:40:16   375s] #start 7th optimization iteration ...
[03/14 07:40:18   378s] #    number of violations = 22
[03/14 07:40:18   378s] #
[03/14 07:40:18   378s] #    By Layer and Type :
[03/14 07:40:18   378s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:18   378s] #	MET1          5        3        0        8
[03/14 07:40:18   378s] #	MET2          8        0        6       14
[03/14 07:40:18   378s] #	Totals       13        3        6       22
[03/14 07:40:18   378s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1445.29 (MB), peak = 1659.84 (MB)
[03/14 07:40:18   378s] #start 8th optimization iteration ...
[03/14 07:40:19   379s] #    number of violations = 23
[03/14 07:40:19   379s] #
[03/14 07:40:19   379s] #    By Layer and Type :
[03/14 07:40:19   379s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:19   379s] #	MET1          6        3        0        9
[03/14 07:40:19   379s] #	MET2          7        0        6       13
[03/14 07:40:19   379s] #	MET3          0        1        0        1
[03/14 07:40:19   379s] #	Totals       13        4        6       23
[03/14 07:40:19   379s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1445.43 (MB), peak = 1659.84 (MB)
[03/14 07:40:19   379s] #start 9th optimization iteration ...
[03/14 07:40:20   381s] #    number of violations = 22
[03/14 07:40:20   381s] #
[03/14 07:40:20   381s] #    By Layer and Type :
[03/14 07:40:20   381s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:20   381s] #	MET1          6        3        0        9
[03/14 07:40:20   381s] #	MET2          7        0        6       13
[03/14 07:40:20   381s] #	Totals       13        3        6       22
[03/14 07:40:20   381s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1445.43 (MB), peak = 1659.84 (MB)
[03/14 07:40:20   381s] #start 10th optimization iteration ...
[03/14 07:40:20   383s] #    number of violations = 22
[03/14 07:40:20   383s] #
[03/14 07:40:20   383s] #    By Layer and Type :
[03/14 07:40:20   383s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:20   383s] #	MET1          5        3        0        8
[03/14 07:40:20   383s] #	MET2          8        0        6       14
[03/14 07:40:20   383s] #	Totals       13        3        6       22
[03/14 07:40:20   383s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1445.44 (MB), peak = 1659.84 (MB)
[03/14 07:40:20   383s] #start 11th optimization iteration ...
[03/14 07:40:23   387s] #    number of violations = 21
[03/14 07:40:23   387s] #
[03/14 07:40:23   387s] #    By Layer and Type :
[03/14 07:40:23   387s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:23   387s] #	MET1          6        2        0        8
[03/14 07:40:23   387s] #	MET2          7        0        6       13
[03/14 07:40:23   387s] #	Totals       13        2        6       21
[03/14 07:40:23   387s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1489.73 (MB), peak = 1659.84 (MB)
[03/14 07:40:23   387s] #start 12th optimization iteration ...
[03/14 07:40:25   390s] #    number of violations = 21
[03/14 07:40:25   390s] #
[03/14 07:40:25   390s] #    By Layer and Type :
[03/14 07:40:25   390s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:25   390s] #	MET1          4        3        0        7
[03/14 07:40:25   390s] #	MET2          8        0        6       14
[03/14 07:40:25   390s] #	Totals       12        3        6       21
[03/14 07:40:25   390s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1491.39 (MB), peak = 1659.84 (MB)
[03/14 07:40:25   390s] #start 13th optimization iteration ...
[03/14 07:40:27   394s] #    number of violations = 21
[03/14 07:40:27   394s] #
[03/14 07:40:27   394s] #    By Layer and Type :
[03/14 07:40:27   394s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:27   394s] #	MET1          6        2        0        8
[03/14 07:40:27   394s] #	MET2          7        0        6       13
[03/14 07:40:27   394s] #	Totals       13        2        6       21
[03/14 07:40:27   394s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1495.35 (MB), peak = 1659.84 (MB)
[03/14 07:40:27   394s] #Complete Detail Routing.
[03/14 07:40:27   394s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:27   394s] #Total wire length = 173376 um.
[03/14 07:40:27   394s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:27   394s] #Total wire length on LAYER MET1 = 2722 um.
[03/14 07:40:27   394s] #Total wire length on LAYER MET2 = 35316 um.
[03/14 07:40:27   394s] #Total wire length on LAYER MET3 = 56536 um.
[03/14 07:40:27   394s] #Total wire length on LAYER MET4 = 36631 um.
[03/14 07:40:27   394s] #Total wire length on LAYER MET5 = 31325 um.
[03/14 07:40:27   394s] #Total wire length on LAYER METTP = 10846 um.
[03/14 07:40:27   394s] #Total number of vias = 27720
[03/14 07:40:27   394s] #Up-Via Summary (total 27720):
[03/14 07:40:27   394s] #           
[03/14 07:40:27   394s] #-----------------------
[03/14 07:40:27   394s] #  Metal 1        10079
[03/14 07:40:27   394s] #  Metal 2        10019
[03/14 07:40:27   394s] #  Metal 3         4708
[03/14 07:40:27   394s] #  Metal 4         2354
[03/14 07:40:27   394s] #  Metal 5          560
[03/14 07:40:27   394s] #-----------------------
[03/14 07:40:27   394s] #                 27720 
[03/14 07:40:27   394s] #
[03/14 07:40:27   394s] #Total number of DRC violations = 21
[03/14 07:40:27   394s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:27   394s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:27   394s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:27   394s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:27   394s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:27   394s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:27   394s] #Cpu time = 00:01:22
[03/14 07:40:27   394s] #Elapsed time = 00:00:42
[03/14 07:40:27   394s] #Increased memory = -0.51 (MB)
[03/14 07:40:27   394s] #Total memory = 1300.78 (MB)
[03/14 07:40:27   394s] #Peak memory = 1659.84 (MB)
[03/14 07:40:27   394s] #
[03/14 07:40:27   394s] #Start Post Routing Optimization.
[03/14 07:40:27   394s] #start 1st post routing optimization iteration ...
[03/14 07:40:31   399s] #    number of DRC violations = 21
[03/14 07:40:31   399s] #
[03/14 07:40:31   399s] #    By Layer and Type :
[03/14 07:40:31   399s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:31   399s] #	MET1          6        2        0        8
[03/14 07:40:31   399s] #	MET2          7        0        6       13
[03/14 07:40:31   399s] #	Totals       13        2        6       21
[03/14 07:40:31   399s] #cpu time = 00:00:06, elapsed time = 00:00:05, memory = 1302.00 (MB), peak = 1659.84 (MB)
[03/14 07:40:31   399s] #Complete Post Routing Optimization.
[03/14 07:40:31   399s] #Cpu time = 00:00:06
[03/14 07:40:31   399s] #Elapsed time = 00:00:05
[03/14 07:40:31   399s] #Increased memory = 1.22 (MB)
[03/14 07:40:31   399s] #Total memory = 1302.00 (MB)
[03/14 07:40:31   399s] #Peak memory = 1659.84 (MB)
[03/14 07:40:31   399s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:31   399s] #Total wire length = 173376 um.
[03/14 07:40:31   399s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:31   399s] #Total wire length on LAYER MET1 = 2722 um.
[03/14 07:40:31   399s] #Total wire length on LAYER MET2 = 35316 um.
[03/14 07:40:31   399s] #Total wire length on LAYER MET3 = 56536 um.
[03/14 07:40:31   399s] #Total wire length on LAYER MET4 = 36631 um.
[03/14 07:40:31   399s] #Total wire length on LAYER MET5 = 31325 um.
[03/14 07:40:31   399s] #Total wire length on LAYER METTP = 10846 um.
[03/14 07:40:31   399s] #Total number of vias = 27720
[03/14 07:40:31   399s] #Up-Via Summary (total 27720):
[03/14 07:40:31   399s] #           
[03/14 07:40:31   399s] #-----------------------
[03/14 07:40:31   399s] #  Metal 1        10079
[03/14 07:40:31   399s] #  Metal 2        10019
[03/14 07:40:31   399s] #  Metal 3         4708
[03/14 07:40:31   399s] #  Metal 4         2354
[03/14 07:40:31   399s] #  Metal 5          560
[03/14 07:40:31   399s] #-----------------------
[03/14 07:40:31   399s] #                 27720 
[03/14 07:40:31   399s] #
[03/14 07:40:31   399s] #Total number of DRC violations = 21
[03/14 07:40:31   399s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:31   399s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:31   399s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:31   399s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:31   399s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:31   399s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:31   399s] #
[03/14 07:40:31   399s] #start routing for process antenna violation fix ...
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #    By Layer and Type :
[03/14 07:40:32   400s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:32   400s] #	MET1          6        2        0        8
[03/14 07:40:32   400s] #	MET2          7        0        6       13
[03/14 07:40:32   400s] #	Totals       13        2        6       21
[03/14 07:40:32   400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.14 (MB), peak = 1659.84 (MB)
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:32   400s] #Total wire length = 173376 um.
[03/14 07:40:32   400s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:32   400s] #Total wire length on LAYER MET1 = 2722 um.
[03/14 07:40:32   400s] #Total wire length on LAYER MET2 = 35316 um.
[03/14 07:40:32   400s] #Total wire length on LAYER MET3 = 56536 um.
[03/14 07:40:32   400s] #Total wire length on LAYER MET4 = 36631 um.
[03/14 07:40:32   400s] #Total wire length on LAYER MET5 = 31325 um.
[03/14 07:40:32   400s] #Total wire length on LAYER METTP = 10846 um.
[03/14 07:40:32   400s] #Total number of vias = 27720
[03/14 07:40:32   400s] #Up-Via Summary (total 27720):
[03/14 07:40:32   400s] #           
[03/14 07:40:32   400s] #-----------------------
[03/14 07:40:32   400s] #  Metal 1        10079
[03/14 07:40:32   400s] #  Metal 2        10019
[03/14 07:40:32   400s] #  Metal 3         4708
[03/14 07:40:32   400s] #  Metal 4         2354
[03/14 07:40:32   400s] #  Metal 5          560
[03/14 07:40:32   400s] #-----------------------
[03/14 07:40:32   400s] #                 27720 
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #Total number of DRC violations = 21
[03/14 07:40:32   400s] #Total number of net violated process antenna rule = 0
[03/14 07:40:32   400s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:32   400s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:32   400s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:32   400s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:32   400s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:32   400s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #detailRoute statistics:
[03/14 07:40:32   400s] #Cpu time = 00:01:29
[03/14 07:40:32   400s] #Elapsed time = 00:00:48
[03/14 07:40:32   400s] #Increased memory = -1.26 (MB)
[03/14 07:40:32   400s] #Total memory = 1295.83 (MB)
[03/14 07:40:32   400s] #Peak memory = 1659.84 (MB)
[03/14 07:40:32   400s] #Number of warnings = 2
[03/14 07:40:32   400s] #Total number of warnings = 70
[03/14 07:40:32   400s] #Number of fails = 0
[03/14 07:40:32   400s] #Total number of fails = 0
[03/14 07:40:32   400s] #Complete detailRoute on Mon Mar 14 07:40:32 2022
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] 
[03/14 07:40:32   400s] globalDetailRoute
[03/14 07:40:32   400s] 
[03/14 07:40:32   400s] #Start globalDetailRoute on Mon Mar 14 07:40:32 2022
[03/14 07:40:32   400s] #
[03/14 07:40:32   400s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:40:32   400s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[03/14 07:40:32   401s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/14 07:40:32   401s] #Using multithreading with 8 threads.
[03/14 07:40:32   401s] #Start routing data preparation.
[03/14 07:40:32   401s] #Minimum voltage of a net in the design = 0.000.
[03/14 07:40:32   401s] #Maximum voltage of a net in the design = 1.800.
[03/14 07:40:32   401s] #Voltage range [0.000 - 0.000] has 4 nets.
[03/14 07:40:32   401s] #Voltage range [0.000 - 1.800] has 2764 nets.
[03/14 07:40:32   401s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/14 07:40:32   401s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:40:32   401s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:40:32   401s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/14 07:40:32   401s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/14 07:40:32   401s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/14 07:40:33   401s] #Regenerating Ggrids automatically.
[03/14 07:40:33   401s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/14 07:40:33   401s] #Using automatically generated G-grids.
[03/14 07:40:33   401s] #Done routing data preparation.
[03/14 07:40:33   401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1299.94 (MB), peak = 1659.84 (MB)
[03/14 07:40:33   401s] #Merging special wires using 8 threads...
[03/14 07:40:33   401s] #WARNING (NRGR-22) Design is already detail routed.
[03/14 07:40:33   401s] #Cpu time = 00:00:00
[03/14 07:40:33   401s] #Elapsed time = 00:00:00
[03/14 07:40:33   401s] #Increased memory = 0.15 (MB)
[03/14 07:40:33   401s] #Total memory = 1299.96 (MB)
[03/14 07:40:33   401s] #Peak memory = 1659.84 (MB)
[03/14 07:40:33   401s] #Using multithreading with 8 threads.
[03/14 07:40:33   401s] #
[03/14 07:40:33   401s] #Start Detail Routing..
[03/14 07:40:33   401s] #start initial detail routing ...
[03/14 07:40:33   401s] #    number of violations = 21
[03/14 07:40:33   401s] #
[03/14 07:40:33   401s] #    By Layer and Type :
[03/14 07:40:33   401s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:33   401s] #	MET1          6        2        0        8
[03/14 07:40:33   401s] #	MET2          7        0        6       13
[03/14 07:40:33   401s] #	Totals       13        2        6       21
[03/14 07:40:33   401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.37 (MB), peak = 1659.84 (MB)
[03/14 07:40:33   401s] #start 1st optimization iteration ...
[03/14 07:40:33   402s] #    number of violations = 21
[03/14 07:40:33   402s] #
[03/14 07:40:33   402s] #    By Layer and Type :
[03/14 07:40:33   402s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:33   402s] #	MET1          4        3        0        7
[03/14 07:40:33   402s] #	MET2          8        0        6       14
[03/14 07:40:33   402s] #	Totals       12        3        6       21
[03/14 07:40:33   402s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1344.36 (MB), peak = 1659.84 (MB)
[03/14 07:40:33   402s] #start 2nd optimization iteration ...
[03/14 07:40:34   403s] #    number of violations = 22
[03/14 07:40:34   403s] #
[03/14 07:40:34   403s] #    By Layer and Type :
[03/14 07:40:34   403s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:34   403s] #	MET1          5        2        0        7
[03/14 07:40:34   403s] #	MET2          8        1        6       15
[03/14 07:40:34   403s] #	Totals       13        3        6       22
[03/14 07:40:34   403s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1347.75 (MB), peak = 1659.84 (MB)
[03/14 07:40:34   403s] #start 3rd optimization iteration ...
[03/14 07:40:34   403s] #    number of violations = 21
[03/14 07:40:34   403s] #
[03/14 07:40:34   403s] #    By Layer and Type :
[03/14 07:40:34   403s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:34   403s] #	MET1          5        3        0        8
[03/14 07:40:34   403s] #	MET2          7        0        6       13
[03/14 07:40:34   403s] #	Totals       12        3        6       21
[03/14 07:40:34   403s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1358.41 (MB), peak = 1659.84 (MB)
[03/14 07:40:34   403s] #start 4th optimization iteration ...
[03/14 07:40:34   404s] #    number of violations = 21
[03/14 07:40:34   404s] #
[03/14 07:40:34   404s] #    By Layer and Type :
[03/14 07:40:34   404s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:34   404s] #	MET1          5        2        0        7
[03/14 07:40:34   404s] #	MET2          8        0        6       14
[03/14 07:40:34   404s] #	Totals       13        2        6       21
[03/14 07:40:34   404s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1360.49 (MB), peak = 1659.84 (MB)
[03/14 07:40:34   404s] #start 5th optimization iteration ...
[03/14 07:40:35   405s] #    number of violations = 20
[03/14 07:40:35   405s] #
[03/14 07:40:35   405s] #    By Layer and Type :
[03/14 07:40:35   405s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:35   405s] #	MET1          5        3        0        8
[03/14 07:40:35   405s] #	MET2          7        0        5       12
[03/14 07:40:35   405s] #	Totals       12        3        5       20
[03/14 07:40:35   405s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1360.27 (MB), peak = 1659.84 (MB)
[03/14 07:40:35   405s] #start 6th optimization iteration ...
[03/14 07:40:35   407s] #    number of violations = 21
[03/14 07:40:35   407s] #
[03/14 07:40:35   407s] #    By Layer and Type :
[03/14 07:40:35   407s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:35   407s] #	MET1          5        2        0        7
[03/14 07:40:35   407s] #	MET2          8        0        6       14
[03/14 07:40:35   407s] #	Totals       13        2        6       21
[03/14 07:40:35   407s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1403.56 (MB), peak = 1659.84 (MB)
[03/14 07:40:35   407s] #start 7th optimization iteration ...
[03/14 07:40:37   409s] #    number of violations = 21
[03/14 07:40:37   409s] #
[03/14 07:40:37   409s] #    By Layer and Type :
[03/14 07:40:37   409s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:37   409s] #	MET1          5        3        0        8
[03/14 07:40:37   409s] #	MET2          7        0        6       13
[03/14 07:40:37   409s] #	Totals       12        3        6       21
[03/14 07:40:37   409s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1410.27 (MB), peak = 1659.84 (MB)
[03/14 07:40:37   409s] #start 8th optimization iteration ...
[03/14 07:40:38   410s] #    number of violations = 22
[03/14 07:40:38   410s] #
[03/14 07:40:38   410s] #    By Layer and Type :
[03/14 07:40:38   410s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:38   410s] #	MET1          5        2        0        7
[03/14 07:40:38   410s] #	MET2          8        0        6       14
[03/14 07:40:38   410s] #	MET3          0        1        0        1
[03/14 07:40:38   410s] #	Totals       13        3        6       22
[03/14 07:40:38   410s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1415.36 (MB), peak = 1659.84 (MB)
[03/14 07:40:38   410s] #start 9th optimization iteration ...
[03/14 07:40:39   412s] #    number of violations = 21
[03/14 07:40:39   412s] #
[03/14 07:40:39   412s] #    By Layer and Type :
[03/14 07:40:39   412s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:39   412s] #	MET1          5        3        0        8
[03/14 07:40:39   412s] #	MET2          7        0        6       13
[03/14 07:40:39   412s] #	Totals       12        3        6       21
[03/14 07:40:39   412s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1413.83 (MB), peak = 1659.84 (MB)
[03/14 07:40:39   412s] #start 10th optimization iteration ...
[03/14 07:40:39   413s] #    number of violations = 21
[03/14 07:40:39   413s] #
[03/14 07:40:39   413s] #    By Layer and Type :
[03/14 07:40:39   413s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:39   413s] #	MET1          5        2        0        7
[03/14 07:40:39   413s] #	MET2          8        0        6       14
[03/14 07:40:39   413s] #	Totals       13        2        6       21
[03/14 07:40:39   413s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1413.02 (MB), peak = 1659.84 (MB)
[03/14 07:40:39   413s] #start 11th optimization iteration ...
[03/14 07:40:42   417s] #    number of violations = 21
[03/14 07:40:42   417s] #
[03/14 07:40:42   417s] #    By Layer and Type :
[03/14 07:40:42   417s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:42   417s] #	MET1          4        3        0        7
[03/14 07:40:42   417s] #	MET2          8        0        6       14
[03/14 07:40:42   417s] #	Totals       12        3        6       21
[03/14 07:40:42   417s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1482.33 (MB), peak = 1659.84 (MB)
[03/14 07:40:42   417s] #start 12th optimization iteration ...
[03/14 07:40:44   421s] #    number of violations = 21
[03/14 07:40:44   421s] #
[03/14 07:40:44   421s] #    By Layer and Type :
[03/14 07:40:44   421s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:44   421s] #	MET1          6        2        0        8
[03/14 07:40:44   421s] #	MET2          7        0        6       13
[03/14 07:40:44   421s] #	Totals       13        2        6       21
[03/14 07:40:44   421s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1486.08 (MB), peak = 1659.84 (MB)
[03/14 07:40:44   421s] #Complete Detail Routing.
[03/14 07:40:44   421s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:44   421s] #Total wire length = 173386 um.
[03/14 07:40:44   421s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:44   421s] #Total wire length on LAYER MET1 = 2723 um.
[03/14 07:40:44   421s] #Total wire length on LAYER MET2 = 35326 um.
[03/14 07:40:44   421s] #Total wire length on LAYER MET3 = 56549 um.
[03/14 07:40:44   421s] #Total wire length on LAYER MET4 = 36623 um.
[03/14 07:40:44   421s] #Total wire length on LAYER MET5 = 31321 um.
[03/14 07:40:44   421s] #Total wire length on LAYER METTP = 10843 um.
[03/14 07:40:44   421s] #Total number of vias = 27726
[03/14 07:40:44   421s] #Up-Via Summary (total 27726):
[03/14 07:40:44   421s] #           
[03/14 07:40:44   421s] #-----------------------
[03/14 07:40:44   421s] #  Metal 1        10080
[03/14 07:40:44   421s] #  Metal 2        10024
[03/14 07:40:44   421s] #  Metal 3         4707
[03/14 07:40:44   421s] #  Metal 4         2355
[03/14 07:40:44   421s] #  Metal 5          560
[03/14 07:40:44   421s] #-----------------------
[03/14 07:40:44   421s] #                 27726 
[03/14 07:40:44   421s] #
[03/14 07:40:44   421s] #Total number of DRC violations = 21
[03/14 07:40:44   421s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:44   421s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:44   421s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:44   421s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:44   421s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:44   421s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:44   421s] #Cpu time = 00:00:20
[03/14 07:40:44   421s] #Elapsed time = 00:00:11
[03/14 07:40:44   421s] #Increased memory = 0.01 (MB)
[03/14 07:40:44   421s] #Total memory = 1299.97 (MB)
[03/14 07:40:44   421s] #Peak memory = 1659.84 (MB)
[03/14 07:40:44   421s] #
[03/14 07:40:44   421s] #Start Post Routing Optimization.
[03/14 07:40:44   421s] #start 1st post routing optimization iteration ...
[03/14 07:40:48   426s] #    number of DRC violations = 21
[03/14 07:40:48   426s] #
[03/14 07:40:48   426s] #    By Layer and Type :
[03/14 07:40:48   426s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:48   426s] #	MET1          6        2        0        8
[03/14 07:40:48   426s] #	MET2          7        0        6       13
[03/14 07:40:48   426s] #	Totals       13        2        6       21
[03/14 07:40:48   426s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1300.66 (MB), peak = 1659.84 (MB)
[03/14 07:40:48   426s] #Complete Post Routing Optimization.
[03/14 07:40:48   426s] #Cpu time = 00:00:05
[03/14 07:40:48   426s] #Elapsed time = 00:00:05
[03/14 07:40:48   426s] #Increased memory = 0.70 (MB)
[03/14 07:40:48   426s] #Total memory = 1300.66 (MB)
[03/14 07:40:48   426s] #Peak memory = 1659.84 (MB)
[03/14 07:40:48   426s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:48   426s] #Total wire length = 173386 um.
[03/14 07:40:48   426s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:48   426s] #Total wire length on LAYER MET1 = 2723 um.
[03/14 07:40:48   426s] #Total wire length on LAYER MET2 = 35326 um.
[03/14 07:40:48   426s] #Total wire length on LAYER MET3 = 56549 um.
[03/14 07:40:48   426s] #Total wire length on LAYER MET4 = 36623 um.
[03/14 07:40:48   426s] #Total wire length on LAYER MET5 = 31321 um.
[03/14 07:40:48   426s] #Total wire length on LAYER METTP = 10843 um.
[03/14 07:40:48   426s] #Total number of vias = 27726
[03/14 07:40:48   426s] #Up-Via Summary (total 27726):
[03/14 07:40:48   426s] #           
[03/14 07:40:48   426s] #-----------------------
[03/14 07:40:48   426s] #  Metal 1        10080
[03/14 07:40:48   426s] #  Metal 2        10024
[03/14 07:40:48   426s] #  Metal 3         4707
[03/14 07:40:48   426s] #  Metal 4         2355
[03/14 07:40:48   426s] #  Metal 5          560
[03/14 07:40:48   426s] #-----------------------
[03/14 07:40:48   426s] #                 27726 
[03/14 07:40:48   426s] #
[03/14 07:40:48   426s] #Total number of DRC violations = 21
[03/14 07:40:48   426s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:48   426s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:48   426s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:48   426s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:48   426s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:48   426s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:48   426s] #
[03/14 07:40:48   426s] #start routing for process antenna violation fix ...
[03/14 07:40:49   426s] #
[03/14 07:40:49   426s] #    By Layer and Type :
[03/14 07:40:49   426s] #	         MetSpc    Short   WreExt   Totals
[03/14 07:40:49   426s] #	MET1          6        2        0        8
[03/14 07:40:49   426s] #	MET2          7        0        6       13
[03/14 07:40:49   426s] #	Totals       13        2        6       21
[03/14 07:40:49   426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.00 (MB), peak = 1659.84 (MB)
[03/14 07:40:49   426s] #
[03/14 07:40:49   426s] #Total number of nets with non-default rule or having extra spacing = 49
[03/14 07:40:49   426s] #Total wire length = 173386 um.
[03/14 07:40:49   426s] #Total half perimeter of net bounding box = 146016 um.
[03/14 07:40:49   426s] #Total wire length on LAYER MET1 = 2723 um.
[03/14 07:40:49   426s] #Total wire length on LAYER MET2 = 35326 um.
[03/14 07:40:49   426s] #Total wire length on LAYER MET3 = 56549 um.
[03/14 07:40:49   426s] #Total wire length on LAYER MET4 = 36623 um.
[03/14 07:40:49   426s] #Total wire length on LAYER MET5 = 31321 um.
[03/14 07:40:49   426s] #Total wire length on LAYER METTP = 10843 um.
[03/14 07:40:49   426s] #Total number of vias = 27726
[03/14 07:40:49   426s] #Up-Via Summary (total 27726):
[03/14 07:40:49   426s] #           
[03/14 07:40:49   426s] #-----------------------
[03/14 07:40:49   426s] #  Metal 1        10080
[03/14 07:40:49   426s] #  Metal 2        10024
[03/14 07:40:49   426s] #  Metal 3         4707
[03/14 07:40:49   426s] #  Metal 4         2355
[03/14 07:40:49   426s] #  Metal 5          560
[03/14 07:40:49   426s] #-----------------------
[03/14 07:40:49   426s] #                 27726 
[03/14 07:40:49   426s] #
[03/14 07:40:49   426s] #Total number of DRC violations = 21
[03/14 07:40:49   426s] #Total number of net violated process antenna rule = 0
[03/14 07:40:49   426s] #Total number of violations on LAYER MET1 = 8
[03/14 07:40:49   426s] #Total number of violations on LAYER MET2 = 13
[03/14 07:40:49   426s] #Total number of violations on LAYER MET3 = 0
[03/14 07:40:49   426s] #Total number of violations on LAYER MET4 = 0
[03/14 07:40:49   426s] #Total number of violations on LAYER MET5 = 0
[03/14 07:40:49   426s] #Total number of violations on LAYER METTP = 0
[03/14 07:40:49   426s] #
[03/14 07:40:49   426s] #detailRoute Statistics:
[03/14 07:40:49   426s] #Cpu time = 00:00:26
[03/14 07:40:49   426s] #Elapsed time = 00:00:16
[03/14 07:40:49   426s] #Increased memory = 0.71 (MB)
[03/14 07:40:49   426s] #Total memory = 1300.66 (MB)
[03/14 07:40:49   426s] #Peak memory = 1659.84 (MB)
[03/14 07:40:49   427s] #
[03/14 07:40:49   427s] #globalDetailRoute statistics:
[03/14 07:40:49   427s] #Cpu time = 00:00:27
[03/14 07:40:49   427s] #Elapsed time = 00:00:17
[03/14 07:40:49   427s] #Increased memory = 0.86 (MB)
[03/14 07:40:49   427s] #Total memory = 1296.69 (MB)
[03/14 07:40:49   427s] #Peak memory = 1659.84 (MB)
[03/14 07:40:49   427s] #Number of warnings = 3
[03/14 07:40:49   427s] #Total number of warnings = 73
[03/14 07:40:49   427s] #Number of fails = 0
[03/14 07:40:49   427s] #Total number of fails = 0
[03/14 07:40:49   427s] #Complete globalDetailRoute on Mon Mar 14 07:40:49 2022
[03/14 07:40:49   427s] #
[03/14 07:40:49   427s] Creating directory checkDesign.
[03/14 07:40:49   427s] #spOpts: no_cmu 
[03/14 07:40:49   427s] Core basic site is core
[03/14 07:40:49   427s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/14 07:40:49   427s] Begin checking placement ... (start mem=1917.9M, init mem=1917.9M)
[03/14 07:40:49   427s] *info: Recommended don't use cell = 0           
[03/14 07:40:49   427s] *info: Placed = 3418           (Fixed = 1121)
[03/14 07:40:49   427s] *info: Unplaced = 0           
[03/14 07:40:49   427s] Placement Density:82.93%(53562/64587)
[03/14 07:40:49   427s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1917.9M)
[03/14 07:40:49   427s] ############################################################################
[03/14 07:40:49   427s] # Innovus Netlist Design Rule Check
[03/14 07:40:49   427s] # Mon Mar 14 07:40:49 2022
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ############################################################################
[03/14 07:40:49   427s] Design: cpu_z80
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ------ Design Summary:
[03/14 07:40:49   427s] Total Standard Cell Number   (cells) : 3418
[03/14 07:40:49   427s] Total Block Cell Number      (cells) : 0
[03/14 07:40:49   427s] Total I/O Pad Cell Number    (cells) : 0
[03/14 07:40:49   427s] Total Standard Cell Area     ( um^2) : 55800.36
[03/14 07:40:49   427s] Total Block Cell Area        ( um^2) : 0.00
[03/14 07:40:49   427s] Total I/O Pad Cell Area      ( um^2) : 0.00
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ------ Design Statistics:
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Number of Instances            : 3418
[03/14 07:40:49   427s] Number of Nets                 : 2768
[03/14 07:40:49   427s] Average number of Pins per Net : 3.61
[03/14 07:40:49   427s] Maximum number of Pins in Net  : 45
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ------ I/O Port summary
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Number of Primary I/O Ports    : 42
[03/14 07:40:49   427s] Number of Input Ports          : 13
[03/14 07:40:49   427s] Number of Output Ports         : 29
[03/14 07:40:49   427s] Number of Bidirectional Ports  : 0
[03/14 07:40:49   427s] Number of Power/Ground Ports   : 0
[03/14 07:40:49   427s] Number of Floating Ports                     *: 0
[03/14 07:40:49   427s] Number of Ports Connected to Multiple Pads   *: 0
[03/14 07:40:49   427s] Number of Ports Connected to Core Instances   : 42
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ------ Design Rule Checking:
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Number of Output Pins connect to Power/Ground *: 0
[03/14 07:40:49   427s] Number of Insts with Input Pins tied together ?: 0
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'B' of instance 'CPU_REGS_g12763' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'A' of instance 'CPU_REGS_g12763' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'B' of instance 'CPU_REGS_g12747' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'A' of instance 'CPU_REGS_g12747' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'D' of instance 'CPU_REGS_g12725' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'C' of instance 'CPU_REGS_g12725' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'E' of instance 'CPU_REGS_g12708' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'A' of instance 'CPU_REGS_g3421' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'CPU_ALU8_g10902' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'C' of instance 'g12791' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'C' of instance 'g12777' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'B' of instance 'g12771' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieHi term 'A' of instance 'g33534' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g33522' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g32739' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'D' of instance 'g32490' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/14 07:40:49   427s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[03/14 07:40:49   427s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:40:49   427s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 53
[03/14 07:40:49   427s] Number of Input/InOut Floating Pins            : 0
[03/14 07:40:49   427s] Number of Output Floating Pins                 : 0
[03/14 07:40:49   427s] Number of Output Term Marked TieHi/Lo         *: 0
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Number of nets with tri-state drivers          : 0
[03/14 07:40:49   427s] Number of nets with parallel drivers           : 0
[03/14 07:40:49   427s] Number of nets with multiple drivers           : 0
[03/14 07:40:49   427s] Number of nets with no driver (No FanIn)       : 0
[03/14 07:40:49   427s] Number of Output Floating nets (No FanOut)     : 20
[03/14 07:40:49   427s] Number of High Fanout nets (>50)               : 0
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/14 07:40:49   427s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[03/14 07:40:49   427s] To increase the message display limit, refer to the product command reference manual.
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] # Number of cells of input netlist marked dont_use = 728.
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking routing tracks.....
[03/14 07:40:49   427s] Checking other grids.....
[03/14 07:40:49   427s] Checking FINFET Grid is on Manufacture Grid.....
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking core/die box is on Grid.....
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking snap rule ......
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking Row is on grid......
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking AreaIO row.....
[03/14 07:40:49   427s] Checking routing blockage.....
[03/14 07:40:49   427s] Checking components.....
[03/14 07:40:49   427s] Checking IO Pins.....
[03/14 07:40:49   427s] Checking constraints (guide/region/fence).....
[03/14 07:40:49   427s] Checking groups.....
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking Ptn Pins .....
[03/14 07:40:49   427s] Checking Ptn Core Box.....
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] Checking Preroutes.....
[03/14 07:40:49   427s] No. of regular pre-routes not on tracks : 0 
[03/14 07:40:49   427s]  Design check done.
[03/14 07:40:49   427s] Report saved in file checkDesign/cpu_z80.main.htm.ascii.
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] *** Summary of all messages that are not suppressed in this session:
[03/14 07:40:49   427s] Severity  ID               Count  Summary                                  
[03/14 07:40:49   427s] WARNING   IMPDB-2139         728  Input netlist has a cell %s which is mar...
[03/14 07:40:49   427s] WARNING   IMPDB-2148          53  %sterm '%s' of %sinstance '%s' is tied t...
[03/14 07:40:49   427s] *** Message Summary: 781 warning(s), 0 error(s)
[03/14 07:40:49   427s] 
[03/14 07:40:49   427s] ###############################################################
[03/14 07:40:49   427s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/14 07:40:49   427s] #  OS:                Linux x86_64(Host ID pgmicro01)
[03/14 07:40:49   427s] #  Generated on:      Mon Mar 14 07:40:49 2022
[03/14 07:40:49   427s] #  Design:            cpu_z80
[03/14 07:40:49   427s] #  Command:           report_timing
[03/14 07:40:49   427s] ###############################################################
[03/14 07:40:49   427s] #################################################################################
[03/14 07:40:49   427s] # Design Stage: PostRoute
[03/14 07:40:49   427s] # Design Name: cpu_z80
[03/14 07:40:49   427s] # Design Mode: 90nm
[03/14 07:40:49   427s] # Analysis Mode: MMMC Non-OCV 
[03/14 07:40:49   427s] # Parasitics Mode: No SPEF/RCDB
[03/14 07:40:49   427s] # Signoff Settings: SI Off 
[03/14 07:40:49   427s] #################################################################################
[03/14 07:40:49   427s] Extraction called for design 'cpu_z80' of instances=3418 and nets=2768 using extraction engine 'preRoute' .
[03/14 07:40:49   427s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/14 07:40:49   427s] Type 'man IMPEXT-3530' for more detail.
[03/14 07:40:49   427s] PreRoute RC Extraction called for design cpu_z80.
[03/14 07:40:49   427s] RC Extraction called in multi-corner(1) mode.
[03/14 07:40:49   427s] RCMode: PreRoute
[03/14 07:40:49   427s]       RC Corner Indexes            0   
[03/14 07:40:49   427s] Capacitance Scaling Factor   : 1.00000 
[03/14 07:40:49   427s] Resistance Scaling Factor    : 1.00000 
[03/14 07:40:49   427s] Clock Cap. Scaling Factor    : 1.00000 
[03/14 07:40:49   427s] Clock Res. Scaling Factor    : 1.00000 
[03/14 07:40:49   427s] Shrink Factor                : 1.00000
[03/14 07:40:49   427s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/14 07:40:49   427s] Using capacitance table file ...
[03/14 07:40:49   427s] Updating RC grid for preRoute extraction ...
[03/14 07:40:49   427s] Initializing multi-corner capacitance tables ... 
[03/14 07:40:49   427s] Initializing multi-corner resistance tables ...
[03/14 07:40:49   427s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1917.875M)
[03/14 07:40:49   427s] Calculate delays in Single mode...
[03/14 07:40:49   427s] Topological Sorting (CPU = 0:00:00.0, MEM = 1991.7M, InitMEM = 1991.7M)
[03/14 07:40:50   429s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/14 07:40:50   429s] End delay calculation. (MEM=2451.6 CPU=0:00:01.3 REAL=0:00:01.0)
[03/14 07:40:50   429s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2451.6M) ***
[03/14 07:40:50   429s] Path 1: VIOLATED (-0.192 ns) Setup Check with Pin CPU_REGS_flg_reg[10]/C->D 
[03/14 07:40:50   429s]              View:default_emulate_view
[03/14 07:40:50   429s]             Group:CLK
[03/14 07:40:50   429s]        Startpoint:(R) FETCH_reg[2]/C
[03/14 07:40:50   429s]             Clock:(R) CLK
[03/14 07:40:50   429s]          Endpoint:(R) CPU_REGS_flg_reg[10]/D
[03/14 07:40:50   429s]             Clock:(R) CLK
[03/14 07:40:50   429s]  
[03/14 07:40:50   429s]                            Capture             Launch
[03/14 07:40:50   429s]        Clock Edge:+          8.500              0.000
[03/14 07:40:50   429s]       Src Latency:+          0.000              0.000
[03/14 07:40:50   429s]       Net Latency:+          0.380 (P)          0.413 (P)
[03/14 07:40:50   429s]           Arrival:=          8.880              0.413
[03/14 07:40:50   429s]  
[03/14 07:40:50   429s]             Setup:-          0.124
[03/14 07:40:50   429s]     Required Time:=          8.756
[03/14 07:40:50   429s]      Launch Clock:-          0.413
[03/14 07:40:50   429s]         Data Path:-          8.534
[03/14 07:40:50   429s]             Slack:=         -0.192
[03/14 07:40:50   429s] 
[03/14 07:40:50   429s] #--------------------------------------------------------------------------------------------
[03/14 07:40:50   429s] # Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/14 07:40:50   429s] #                                                                       (ns)    (ns)     (ns)  
[03/14 07:40:50   429s] #--------------------------------------------------------------------------------------------
[03/14 07:40:50   429s]   FETCH_reg[2]/C               -      C       R     (arrival)       4  0.198       -    0.413  
[03/14 07:40:50   429s]   FETCH_reg[2]/Q               -      C->Q    F     DFRQX4          2      -   0.350    0.763  
[03/14 07:40:50   429s]   FE_OCPC26_FETCH_2_/Q         -      A->Q    F     BUX2           35  0.162   0.404    1.167  
[03/14 07:40:50   429s]   g12253/Q                     -      B->Q    R     NA3I1X2        16  0.556   0.501    1.668  
[03/14 07:40:50   429s]   g33090/Q                     -      A->Q    R     AND2X1          4  0.641   0.209    1.877  
[03/14 07:40:50   429s]   g32962/Q                     -      A->Q    F     NO2X1           3  0.217   0.103    1.980  
[03/14 07:40:50   429s]   g32828/Q                     -      B->Q    R     NO2X1           2  0.250   0.186    2.166  
[03/14 07:40:50   429s]   g32714/Q                     -      A->Q    F     NO3X1           3  0.240   0.101    2.268  
[03/14 07:40:50   429s]   g32545/Q                     -      E->Q    R     AN311X1         1  0.199   0.263    2.531  
[03/14 07:40:50   429s]   g32423/Q                     -      C->Q    F     ON21X1          1  0.398   0.148    2.678  
[03/14 07:40:50   429s]   g33721/Q                     -      D->Q    F     AO31X2          6  0.183   0.271    2.949  
[03/14 07:40:50   429s]   CPU_REGS_g12958/Q            -      B->Q    F     OR2X1           1  0.141   0.187    3.136  
[03/14 07:40:50   429s]   CPU_REGS_g12946/Q            -      A->Q    R     NA3X2           5  0.070   0.229    3.365  
[03/14 07:40:50   429s]   FE_RC_30_0/Q                 -      C->Q    F     NA3I1X4        20  0.419   0.234    3.599  
[03/14 07:40:50   429s]   FE_DBTC0_CPU_REGS_n_10330/Q  -      A->Q    R     INX2           11  0.342   0.245    3.844  
[03/14 07:40:50   429s]   CPU_REGS_g12864/Q            -      A->Q    F     NA2X1           3  0.295   0.212    4.057  
[03/14 07:40:50   429s]   CPU_REGS_g12821/Q            -      A->Q    R     NO2X1           2  0.302   0.213    4.270  
[03/14 07:40:50   429s]   CPU_REGS_g12808/Q            -      A->Q    F     INX1            3  0.292   0.167    4.437  
[03/14 07:40:50   429s]   CPU_REGS_g12790/Q            -      A->Q    R     NO2X1           3  0.200   0.306    4.743  
[03/14 07:40:50   429s]   g33590/Q                     -      D->Q    F     AN22X1          1  0.481   0.106    4.849  
[03/14 07:40:50   429s]   CPU_REGS_g12662/Q            -      D->Q    R     ON211X1         1  0.173   0.217    5.066  
[03/14 07:40:50   429s]   CPU_REGS_g12641/Q            -      A->Q    F     NO2X1           1  0.325   0.062    5.128  
[03/14 07:40:50   429s]   CPU_REGS_g12634/Q            -      B->Q    R     NA2X1          15  0.119   0.675    5.802  
[03/14 07:40:50   429s]   CPU_ALU8_g10878/Q            -      A->Q    F     NA2X1           3  1.194   0.213    6.015  
[03/14 07:40:50   429s]   CPU_ALU8_g10760/Q            -      A->Q    F     AND2X1          1  0.366   0.182    6.197  
[03/14 07:40:50   429s]   g33640/Q                     -      B->Q    F     OA22X1          1  0.049   0.216    6.413  
[03/14 07:40:50   429s]   CPU_ALU8_g10625/CO           -      CI->CO  F     FAX1            2  0.129   0.230    6.642  
[03/14 07:40:50   429s]   CPU_ALU8_g10624/Q            -      A->Q    R     INX1            1  0.104   0.052    6.695  
[03/14 07:40:50   429s]   CPU_ALU8_g10622/Q            -      A->Q    F     AN21X1          2  0.057   0.105    6.800  
[03/14 07:40:50   429s]   CPU_ALU8_g10618/Q            -      A->Q    R     NO2X1           1  0.152   0.105    6.905  
[03/14 07:40:50   429s]   CPU_ALU8_g10617/Q            -      A->Q    F     NO2X2           3  0.136   0.076    6.981  
[03/14 07:40:50   429s]   CPU_ALU8_g10607/CO           -      CI->CO  F     FAX2            3  0.117   0.230    7.210  
[03/14 07:40:50   429s]   FE_RC_33_0/Q                 -      B->Q    R     NA2X1           1  0.096   0.089    7.299  
[03/14 07:40:50   429s]   FE_RC_32_0/Q                 -      A->Q    F     NA2X2           1  0.104   0.067    7.366  
[03/14 07:40:50   429s]   CPU_ALU8_g10599/CO           -      CI->CO  F     FAX1            2  0.091   0.247    7.614  
[03/14 07:40:50   429s]   FE_RC_8_0/Q                  -      S->Q    F     MU2IX1          1  0.138   0.091    7.705  
[03/14 07:40:50   429s]   FE_RC_9_0/Q                  -      A->Q    R     INX1            4  0.113   0.145    7.850  
[03/14 07:40:50   429s]   CPU_ALU8_g10593/Q            -      A->Q    F     INX1            1  0.208   0.053    7.903  
[03/14 07:40:50   429s]   CPU_ALU8_g10588/Q            -      B->Q    F     AO221X2         3  0.066   0.268    8.172  
[03/14 07:40:50   429s]   CPU_ALU8_g10586/Q            -      A->Q    R     NO3X1           2  0.116   0.233    8.404  
[03/14 07:40:50   429s]   CPU_ALU8_g10584/Q            -      A->Q    F     INX1            2  0.410   0.086    8.491  
[03/14 07:40:50   429s]   FE_RC_18_0/Q                 -      A->Q    F     OR2X1           1  0.122   0.163    8.654  
[03/14 07:40:50   429s]   FE_RC_17_0/Q                 -      D->Q    R     ON311X1         1  0.063   0.108    8.762  
[03/14 07:40:50   429s]   CPU_REGS_g1399/Q             -      IN1->Q  R     MU2X1           2  0.309   0.185    8.947  
[03/14 07:40:50   429s]   CPU_REGS_flg_reg[10]/D       -      D       R     DFRQX1          2  0.112   0.000    8.947  
[03/14 07:40:50   429s] #--------------------------------------------------------------------------------------------
[03/14 07:40:50   429s] 
[03/14 07:40:50   429s]  *** Starting Verify DRC (MEM: 2451.6) ***
[03/14 07:40:50   429s] 
[03/14 07:40:50   429s]   VERIFY DRC ...... Starting Verification
[03/14 07:40:50   429s]   VERIFY DRC ...... Initializing
[03/14 07:40:50   429s]   VERIFY DRC ...... Deleting Existing Violations
[03/14 07:40:50   429s]   VERIFY DRC ...... Creating Sub-Areas
[03/14 07:40:50   429s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[03/14 07:40:50   429s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[03/14 07:40:50   429s]   VERIFY DRC ...... Using new threading
[03/14 07:40:50   429s]   VERIFY DRC ...... Sub-Area : 1 of 1
[03/14 07:40:51   430s]   VERIFY DRC ...... Sub-Area : 1 complete 673 Viols.
[03/14 07:40:51   430s] 
[03/14 07:40:51   430s]   Verification Complete : 673 Viols.
[03/14 07:40:51   430s] 
[03/14 07:40:51   430s]  *** End Verify DRC (CPU: 0:00:01.4  ELAPSED TIME: 1.00  MEM: 75.4M) ***
[03/14 07:40:51   430s] 
[03/14 07:40:51   430s] [DEV]innovus 5> 
[03/20 18:13:10 102853s] *** Memory Usage v#1 (Current mem = 2073.113M, initial mem = 173.848M) ***
[03/20 18:13:10 102853s] 
[03/20 18:13:10 102853s] *** Summary of all messages that are not suppressed in this session:
[03/20 18:13:10 102853s] Severity  ID               Count  Summary                                  
[03/20 18:13:10 102853s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/20 18:13:10 102853s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/20 18:13:10 102853s] ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
[03/20 18:13:10 102853s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/20 18:13:10 102853s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[03/20 18:13:10 102853s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/20 18:13:10 102853s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/20 18:13:10 102853s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/20 18:13:10 102853s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[03/20 18:13:10 102853s] WARNING   IMPCK-35            74  The fanout_load of the cell's pin (%s/%s...
[03/20 18:13:10 102853s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[03/20 18:13:10 102853s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[03/20 18:13:10 102853s] WARNING   IMPCK-6320           1  The root input transition specified at %...
[03/20 18:13:10 102853s] WARNING   IMPCK-6350          37  Clock net %s has %g percent resistance d...
[03/20 18:13:10 102853s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[03/20 18:13:10 102853s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/20 18:13:10 102853s] WARNING   IMPDB-2139         728  Input netlist has a cell %s which is mar...
[03/20 18:13:10 102853s] WARNING   IMPDB-2148          53  %sterm '%s' of %sinstance '%s' is tied t...
[03/20 18:13:10 102853s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/20 18:13:10 102853s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[03/20 18:13:10 102853s] WARNING   IMPPP-136            2  The currently specified %s spacing %.4f ...
[03/20 18:13:10 102853s] WARNING   IMPPP-4055           1  The run time of add_stripes will degrade...
[03/20 18:13:10 102853s] WARNING   IMPPP-4063           1  Multi-CPU is set to 4 in add_stripes.  W...
[03/20 18:13:10 102853s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[03/20 18:13:10 102853s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[03/20 18:13:10 102853s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[03/20 18:13:10 102853s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/20 18:13:10 102853s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/20 18:13:10 102853s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[03/20 18:13:10 102853s] WARNING   IMPSP-315            7  Found %d instances insts with no PG Term...
[03/20 18:13:10 102853s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/20 18:13:10 102853s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/20 18:13:10 102853s] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/20 18:13:10 102853s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/20 18:13:10 102853s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[03/20 18:13:10 102853s] *** Message Summary: 3411 warning(s), 5 error(s)
[03/20 18:13:10 102853s] 
[03/20 18:13:10 102853s] --- Ending "Innovus" (totcpu=28:34:10, real=154:39:12, mem=2073.1M) ---
