

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb  4 14:53:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir2
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.499 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      120|      120|  0.600 us|  0.600 us|  121|  121|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                     |                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |               Instance              |          Module          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_1_fu_116            |fir_Pipeline_1            |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_read_a_fu_129       |fir_Pipeline_read_a       |       12|       12|  60.000 ns|  60.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_sample_loop_fu_145  |fir_Pipeline_sample_loop  |      103|      103|   0.515 us|   0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    30|     994|     828|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      73|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    30|    1039|     907|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |               Instance              |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                      |control_s_axi             |        0|   0|   36|   40|    0|
    |grp_fir_Pipeline_1_fu_116            |fir_Pipeline_1            |        0|   0|    6|   51|    0|
    |grp_fir_Pipeline_read_a_fu_129       |fir_Pipeline_read_a       |        0|   0|  331|   73|    0|
    |grp_fir_Pipeline_sample_loop_fu_145  |fir_Pipeline_sample_loop  |        0|  30|  621|  664|    0|
    +-------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                                |                          |        0|  30|  994|  828|    0|
    +-------------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fir_Pipeline_sample_loop_fu_145_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                   |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                             |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_TREADY_int_regslice     |   9|          2|    1|          2|
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  73|         15|   36|         77|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   6|   0|    6|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |grp_fir_Pipeline_1_fu_116_ap_start_reg            |   1|   0|    1|          0|
    |grp_fir_Pipeline_read_a_fu_129_ap_start_reg       |   1|   0|    1|          0|
    |grp_fir_Pipeline_sample_loop_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |out_r_TDATA_reg                                   |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  45|   0|   45|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|          s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           fir|  return value|
|in_r_TDATA             |   in|   32|           axis|          in_r|       pointer|
|in_r_TVALID            |   in|    1|           axis|          in_r|       pointer|
|in_r_TREADY            |  out|    1|           axis|          in_r|       pointer|
|out_r_TDATA            |  out|   32|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
|a_TDATA                |   in|   32|           axis|             a|       pointer|
|a_TVALID               |   in|    1|           axis|             a|       pointer|
|a_TREADY               |  out|    1|           axis|             a|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_local_loc = alloca i64 1"   --->   Operation 7 'alloca' 'a_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_local_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'a_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_local_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'a_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_local_3_loc = alloca i64 1"   --->   Operation 10 'alloca' 'a_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_local_4_loc = alloca i64 1"   --->   Operation 11 'alloca' 'a_local_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_local_5_loc = alloca i64 1"   --->   Operation 12 'alloca' 'a_local_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_local_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'a_local_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_local_7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'a_local_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_local_8_loc = alloca i64 1"   --->   Operation 15 'alloca' 'a_local_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_local_9_loc = alloca i64 1"   --->   Operation 16 'alloca' 'a_local_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_loc = alloca i64 1"   --->   Operation 17 'alloca' 'reg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_1_loc = alloca i64 1"   --->   Operation 18 'alloca' 'reg_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_2_loc = alloca i64 1"   --->   Operation 19 'alloca' 'reg_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'reg_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_4_loc = alloca i64 1"   --->   Operation 21 'alloca' 'reg_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_5_loc = alloca i64 1"   --->   Operation 22 'alloca' 'reg_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_6_loc = alloca i64 1"   --->   Operation 23 'alloca' 'reg_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_7_loc = alloca i64 1"   --->   Operation 24 'alloca' 'reg_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_8_loc = alloca i64 1"   --->   Operation 25 'alloca' 'reg_8_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [2/2] (0.07ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %a_local_9_loc, i32 %a_local_8_loc, i32 %a_local_7_loc, i32 %a_local_6_loc, i32 %a_local_5_loc, i32 %a_local_4_loc, i32 %a_local_3_loc, i32 %a_local_2_loc, i32 %a_local_1_loc, i32 %a_local_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 28 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_1, i32 %reg_8_loc, i32 %reg_7_loc, i32 %reg_6_loc, i32 %reg_5_loc, i32 %reg_4_loc, i32 %reg_3_loc, i32 %reg_2_loc, i32 %reg_1_loc, i32 %reg_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 29 [1/2] (1.65ns)   --->   "%call_ln0 = call void @fir_Pipeline_read_a, i32 %a, i32 %a_local_9_loc, i32 %a_local_8_loc, i32 %a_local_7_loc, i32 %a_local_6_loc, i32 %a_local_5_loc, i32 %a_local_4_loc, i32 %a_local_3_loc, i32 %a_local_2_loc, i32 %a_local_1_loc, i32 %a_local_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%reg_8_loc_load = load i32 %reg_8_loc"   --->   Operation 30 'load' 'reg_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%reg_7_loc_load = load i32 %reg_7_loc"   --->   Operation 31 'load' 'reg_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%reg_6_loc_load = load i32 %reg_6_loc"   --->   Operation 32 'load' 'reg_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%reg_5_loc_load = load i32 %reg_5_loc"   --->   Operation 33 'load' 'reg_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%reg_4_loc_load = load i32 %reg_4_loc"   --->   Operation 34 'load' 'reg_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reg_3_loc_load = load i32 %reg_3_loc"   --->   Operation 35 'load' 'reg_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%reg_2_loc_load = load i32 %reg_2_loc"   --->   Operation 36 'load' 'reg_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%reg_1_loc_load = load i32 %reg_1_loc"   --->   Operation 37 'load' 'reg_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%reg_loc_load = load i32 %reg_loc"   --->   Operation 38 'load' 'reg_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%a_local_9_loc_load = load i32 %a_local_9_loc"   --->   Operation 39 'load' 'a_local_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%a_local_8_loc_load = load i32 %a_local_8_loc"   --->   Operation 40 'load' 'a_local_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%a_local_7_loc_load = load i32 %a_local_7_loc"   --->   Operation 41 'load' 'a_local_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%a_local_6_loc_load = load i32 %a_local_6_loc"   --->   Operation 42 'load' 'a_local_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%a_local_5_loc_load = load i32 %a_local_5_loc"   --->   Operation 43 'load' 'a_local_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%a_local_4_loc_load = load i32 %a_local_4_loc"   --->   Operation 44 'load' 'a_local_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%a_local_3_loc_load = load i32 %a_local_3_loc"   --->   Operation 45 'load' 'a_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%a_local_2_loc_load = load i32 %a_local_2_loc"   --->   Operation 46 'load' 'a_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%a_local_1_loc_load = load i32 %a_local_1_loc"   --->   Operation 47 'load' 'a_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%a_local_loc_load = load i32 %a_local_loc"   --->   Operation 48 'load' 'a_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.49ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %a_local_4_loc_load, i32 %a_local_6_loc_load, i32 %a_local_loc_load, i32 %a_local_9_loc_load, i32 %a_local_7_loc_load, i32 %a_local_8_loc_load, i32 %a_local_2_loc_load, i32 %a_local_1_loc_load, i32 %a_local_5_loc_load, i32 %a_local_3_loc_load, i32 %out_r"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.69>
ST_5 : Operation 50 [1/2] (2.69ns)   --->   "%call_ln0 = call void @fir_Pipeline_sample_loop, i32 %reg_8_loc_load, i32 %reg_7_loc_load, i32 %reg_6_loc_load, i32 %reg_5_loc_load, i32 %reg_4_loc_load, i32 %reg_3_loc_load, i32 %reg_2_loc_load, i32 %reg_1_loc_load, i32 %reg_loc_load, i32 %in_r, i32 %a_local_4_loc_load, i32 %a_local_6_loc_load, i32 %a_local_loc_load, i32 %a_local_9_loc_load, i32 %a_local_7_loc_load, i32 %a_local_8_loc_load, i32 %a_local_2_loc_load, i32 %a_local_1_loc_load, i32 %a_local_5_loc_load, i32 %a_local_3_loc_load, i32 %out_r"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [fir.cpp:3]   --->   Operation 51 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0" [fir.cpp:3]   --->   Operation 52 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [fir.cpp:31]   --->   Operation 60 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_local_loc        (alloca       ) [ 0011100]
a_local_1_loc      (alloca       ) [ 0011100]
a_local_2_loc      (alloca       ) [ 0011100]
a_local_3_loc      (alloca       ) [ 0011100]
a_local_4_loc      (alloca       ) [ 0011100]
a_local_5_loc      (alloca       ) [ 0011100]
a_local_6_loc      (alloca       ) [ 0011100]
a_local_7_loc      (alloca       ) [ 0011100]
a_local_8_loc      (alloca       ) [ 0011100]
a_local_9_loc      (alloca       ) [ 0011100]
reg_loc            (alloca       ) [ 0011100]
reg_1_loc          (alloca       ) [ 0011100]
reg_2_loc          (alloca       ) [ 0011100]
reg_3_loc          (alloca       ) [ 0011100]
reg_4_loc          (alloca       ) [ 0011100]
reg_5_loc          (alloca       ) [ 0011100]
reg_6_loc          (alloca       ) [ 0011100]
reg_7_loc          (alloca       ) [ 0011100]
reg_8_loc          (alloca       ) [ 0011100]
call_ln0           (call         ) [ 0000000]
call_ln0           (call         ) [ 0000000]
reg_8_loc_load     (load         ) [ 0000010]
reg_7_loc_load     (load         ) [ 0000010]
reg_6_loc_load     (load         ) [ 0000010]
reg_5_loc_load     (load         ) [ 0000010]
reg_4_loc_load     (load         ) [ 0000010]
reg_3_loc_load     (load         ) [ 0000010]
reg_2_loc_load     (load         ) [ 0000010]
reg_1_loc_load     (load         ) [ 0000010]
reg_loc_load       (load         ) [ 0000010]
a_local_9_loc_load (load         ) [ 0000010]
a_local_8_loc_load (load         ) [ 0000010]
a_local_7_loc_load (load         ) [ 0000010]
a_local_6_loc_load (load         ) [ 0000010]
a_local_5_loc_load (load         ) [ 0000010]
a_local_4_loc_load (load         ) [ 0000010]
a_local_3_loc_load (load         ) [ 0000010]
a_local_2_loc_load (load         ) [ 0000010]
a_local_1_loc_load (load         ) [ 0000010]
a_local_loc_load   (load         ) [ 0000010]
call_ln0           (call         ) [ 0000000]
spectopmodule_ln3  (spectopmodule) [ 0000000]
specinterface_ln3  (specinterface) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000]
specinterface_ln0  (specinterface) [ 0000000]
ret_ln31           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_read_a"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_sample_loop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="a_local_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_local_1_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_1_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="a_local_2_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_2_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_local_3_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_3_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_local_4_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_4_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_local_5_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_5_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="a_local_6_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_6_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_local_7_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_7_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_local_8_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_8_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_local_9_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_local_9_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="reg_1_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_1_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_2_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_2_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reg_3_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_3_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reg_4_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_4_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="reg_5_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_5_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_6_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_6_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="reg_7_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_7_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="reg_8_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_8_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fir_Pipeline_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="0" index="3" bw="32" slack="1"/>
<pin id="121" dir="0" index="4" bw="32" slack="1"/>
<pin id="122" dir="0" index="5" bw="32" slack="1"/>
<pin id="123" dir="0" index="6" bw="32" slack="1"/>
<pin id="124" dir="0" index="7" bw="32" slack="1"/>
<pin id="125" dir="0" index="8" bw="32" slack="1"/>
<pin id="126" dir="0" index="9" bw="32" slack="1"/>
<pin id="127" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fir_Pipeline_read_a_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="32" slack="1"/>
<pin id="134" dir="0" index="4" bw="32" slack="1"/>
<pin id="135" dir="0" index="5" bw="32" slack="1"/>
<pin id="136" dir="0" index="6" bw="32" slack="1"/>
<pin id="137" dir="0" index="7" bw="32" slack="1"/>
<pin id="138" dir="0" index="8" bw="32" slack="1"/>
<pin id="139" dir="0" index="9" bw="32" slack="1"/>
<pin id="140" dir="0" index="10" bw="32" slack="1"/>
<pin id="141" dir="0" index="11" bw="32" slack="1"/>
<pin id="142" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fir_Pipeline_sample_loop_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="32" slack="0"/>
<pin id="150" dir="0" index="4" bw="32" slack="0"/>
<pin id="151" dir="0" index="5" bw="32" slack="0"/>
<pin id="152" dir="0" index="6" bw="32" slack="0"/>
<pin id="153" dir="0" index="7" bw="32" slack="0"/>
<pin id="154" dir="0" index="8" bw="32" slack="0"/>
<pin id="155" dir="0" index="9" bw="32" slack="0"/>
<pin id="156" dir="0" index="10" bw="32" slack="0"/>
<pin id="157" dir="0" index="11" bw="32" slack="0"/>
<pin id="158" dir="0" index="12" bw="32" slack="0"/>
<pin id="159" dir="0" index="13" bw="32" slack="0"/>
<pin id="160" dir="0" index="14" bw="32" slack="0"/>
<pin id="161" dir="0" index="15" bw="32" slack="0"/>
<pin id="162" dir="0" index="16" bw="32" slack="0"/>
<pin id="163" dir="0" index="17" bw="32" slack="0"/>
<pin id="164" dir="0" index="18" bw="32" slack="0"/>
<pin id="165" dir="0" index="19" bw="32" slack="0"/>
<pin id="166" dir="0" index="20" bw="32" slack="0"/>
<pin id="167" dir="0" index="21" bw="32" slack="0"/>
<pin id="168" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="reg_8_loc_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="3"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_8_loc_load/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="reg_7_loc_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_7_loc_load/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reg_6_loc_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="3"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_6_loc_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reg_5_loc_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="3"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_5_loc_load/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="reg_4_loc_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="3"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_4_loc_load/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reg_3_loc_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="3"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_3_loc_load/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="reg_2_loc_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="3"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_2_loc_load/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="reg_1_loc_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="3"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_1_loc_load/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reg_loc_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="3"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_loc_load/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="a_local_9_loc_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="3"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_9_loc_load/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_local_8_loc_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="3"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_8_loc_load/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="a_local_7_loc_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="3"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_7_loc_load/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="a_local_6_loc_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="3"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_6_loc_load/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="a_local_5_loc_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="3"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_5_loc_load/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_local_4_loc_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="3"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_4_loc_load/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="a_local_3_loc_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="3"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_3_loc_load/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="a_local_2_loc_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_2_loc_load/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_local_1_loc_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="3"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_1_loc_load/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="a_local_loc_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="3"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_local_loc_load/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="a_local_loc_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_loc "/>
</bind>
</comp>

<comp id="254" class="1005" name="a_local_1_loc_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_1_loc "/>
</bind>
</comp>

<comp id="260" class="1005" name="a_local_2_loc_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_2_loc "/>
</bind>
</comp>

<comp id="266" class="1005" name="a_local_3_loc_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_3_loc "/>
</bind>
</comp>

<comp id="272" class="1005" name="a_local_4_loc_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_4_loc "/>
</bind>
</comp>

<comp id="278" class="1005" name="a_local_5_loc_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_5_loc "/>
</bind>
</comp>

<comp id="284" class="1005" name="a_local_6_loc_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_6_loc "/>
</bind>
</comp>

<comp id="290" class="1005" name="a_local_7_loc_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_7_loc "/>
</bind>
</comp>

<comp id="296" class="1005" name="a_local_8_loc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_8_loc "/>
</bind>
</comp>

<comp id="302" class="1005" name="a_local_9_loc_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_local_9_loc "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_loc_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_loc "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_1_loc_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_1_loc "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_2_loc_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_2_loc "/>
</bind>
</comp>

<comp id="326" class="1005" name="reg_3_loc_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_3_loc "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_4_loc_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_4_loc "/>
</bind>
</comp>

<comp id="338" class="1005" name="reg_5_loc_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_5_loc "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_6_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_6_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="reg_7_loc_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_7_loc "/>
</bind>
</comp>

<comp id="356" class="1005" name="reg_8_loc_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_8_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="145" pin=10"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="145" pin=21"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="145" pin=6"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="145" pin=8"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="145" pin=9"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="145" pin=14"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="145" pin=16"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="145" pin=15"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="145" pin=12"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="145" pin=19"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="145" pin=11"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="145" pin=20"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="145" pin=17"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="145" pin=18"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="145" pin=13"/></net>

<net id="251"><net_src comp="40" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="129" pin=11"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="44" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="129" pin=10"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="263"><net_src comp="48" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="129" pin=9"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="269"><net_src comp="52" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="129" pin=8"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="275"><net_src comp="56" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="129" pin=7"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="281"><net_src comp="60" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="129" pin=6"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="287"><net_src comp="64" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="293"><net_src comp="68" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="299"><net_src comp="72" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="305"><net_src comp="76" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="311"><net_src comp="80" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="116" pin=9"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="317"><net_src comp="84" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="323"><net_src comp="88" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="329"><net_src comp="92" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="335"><net_src comp="96" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="341"><net_src comp="100" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="347"><net_src comp="104" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="353"><net_src comp="108" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="359"><net_src comp="112" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 5 }
 - Input state : 
	Port: fir : in_r | {4 5 }
	Port: fir : a | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |      grp_fir_Pipeline_1_fu_116      |    0    |   292   |    24   |
|   call   |    grp_fir_Pipeline_read_a_fu_129   |    0    |   328   |    24   |
|          | grp_fir_Pipeline_sample_loop_fu_145 |    30   |   936   |   523   |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    30   |   1556  |   571   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|a_local_1_loc_reg_254|   32   |
|a_local_2_loc_reg_260|   32   |
|a_local_3_loc_reg_266|   32   |
|a_local_4_loc_reg_272|   32   |
|a_local_5_loc_reg_278|   32   |
|a_local_6_loc_reg_284|   32   |
|a_local_7_loc_reg_290|   32   |
|a_local_8_loc_reg_296|   32   |
|a_local_9_loc_reg_302|   32   |
| a_local_loc_reg_248 |   32   |
|  reg_1_loc_reg_314  |   32   |
|  reg_2_loc_reg_320  |   32   |
|  reg_3_loc_reg_326  |   32   |
|  reg_4_loc_reg_332  |   32   |
|  reg_5_loc_reg_338  |   32   |
|  reg_6_loc_reg_344  |   32   |
|  reg_7_loc_reg_350  |   32   |
|  reg_8_loc_reg_356  |   32   |
|   reg_loc_reg_308   |   32   |
+---------------------+--------+
|        Total        |   608  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   30   |  1556  |   571  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   608  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |  2164  |   571  |
+-----------+--------+--------+--------+
