m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/verilog-labs/16-carry-lookahead-adder/simulation/questa
T_opt
!s110 1771249811
VFC]zFaB?izR[GmMMMSg5Y1
04 9 4 work testbench fast 0
=1-a434d9e188ae-69932091-2cc-2f00
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vCarryLookaheadAdder
2D:/verilog-labs/16-carry-lookahead-adder/CarryLookaheadAdder.v
Z3 !s110 1771249807
!i10b 1
!s100 MOEF09Smi`El@[@jL1LHA2
I^1baiL?aHn7jAC>3_Ih]40
R1
w1771243708
8D:/verilog-labs/16-carry-lookahead-adder/CarryLookaheadAdder.v
FD:/verilog-labs/16-carry-lookahead-adder/CarryLookaheadAdder.v
!i122 0
L0 1 36
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.3;79
r1
!s85 0
31
Z6 !s108 1771249807.000000
!s107 D:/verilog-labs/16-carry-lookahead-adder/CarryLookaheadAdder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/verilog-labs/16-carry-lookahead-adder|D:/verilog-labs/16-carry-lookahead-adder/CarryLookaheadAdder.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/verilog-labs/16-carry-lookahead-adder -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@carry@lookahead@adder
vtestbench
2D:/verilog-labs/16-carry-lookahead-adder/testbench.v
R3
!i10b 1
!s100 ;7U]Y_F6Eo5UoUdd`aGX?0
ImLlL7W[Dh2R:FFD[m7KN>2
R1
w1771232346
8D:/verilog-labs/16-carry-lookahead-adder/testbench.v
FD:/verilog-labs/16-carry-lookahead-adder/testbench.v
!i122 1
L0 2 40
R4
R5
r1
!s85 0
31
R6
!s107 D:/verilog-labs/16-carry-lookahead-adder/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/verilog-labs/16-carry-lookahead-adder|D:/verilog-labs/16-carry-lookahead-adder/testbench.v|
!i113 0
R7
R8
R2
