1. Getting familiar with modeling finite state machines with Verilog.
2. Getting familiar with the FPGA design flow and the demo-board I/Os.
