{
  "version": "2.0",
  "bug_id": "assertion_44bd883049d7_20260125_193401",
  "created_at": "2026-01-28T03:13:18+00:00",
  "source_file": "source.sv",
  "original_error": {
    "crash_type": "assertion",
    "hash": "44bd883049d7",
    "error_message": "state type must have a known bit width; got '!llhd.ref<i1>'",
    "assertion_location": "circt::arc::StateType::get(mlir::Type)",
    "failing_pass": "LowerState",
    "tool": "arcilator"
  },
  "reproduction": {
    "reproduced": false,
    "command": "circt-verilog --ir-hw source.sv | arcilator",
    "circt_version": "firtool-1.139.0",
    "llvm_version": "22.0.0git",
    "timestamp": "2026-01-28T03:13:18+00:00",
    "reason": "Pipeline completed successfully without crash"
  }
}
