 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dp
Version: F-2011.09-SP3
Date   : Fri Feb 14 20:06:25 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_c_weight_addr_gen_inst/int_base_addr_reg[0]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: i_weight_addr[11]
            (output port clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dp                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_c_weight_addr_gen_inst/int_base_addr_reg[0]/CK (DFFR_X1)
                                                          0.00       0.00 r
  i_c_weight_addr_gen_inst/int_base_addr_reg[0]/Q (DFFR_X1)
                                                          0.10       0.10 f
  i_c_weight_addr_gen_inst/add_31/A[0] (addr_gen_N12_DW01_add_3)
                                                          0.00       0.10 f
  i_c_weight_addr_gen_inst/add_31/U1/ZN (AND2_X1)         0.05       0.14 f
  i_c_weight_addr_gen_inst/add_31/U1_1/CO (FA_X1)         0.09       0.23 f
  i_c_weight_addr_gen_inst/add_31/U1_2/CO (FA_X1)         0.09       0.32 f
  i_c_weight_addr_gen_inst/add_31/U1_3/CO (FA_X1)         0.09       0.41 f
  i_c_weight_addr_gen_inst/add_31/U1_4/CO (FA_X1)         0.09       0.51 f
  i_c_weight_addr_gen_inst/add_31/U1_5/CO (FA_X1)         0.09       0.60 f
  i_c_weight_addr_gen_inst/add_31/U1_6/CO (FA_X1)         0.09       0.69 f
  i_c_weight_addr_gen_inst/add_31/U1_7/CO (FA_X1)         0.09       0.78 f
  i_c_weight_addr_gen_inst/add_31/U1_8/CO (FA_X1)         0.09       0.87 f
  i_c_weight_addr_gen_inst/add_31/U1_9/CO (FA_X1)         0.09       0.96 f
  i_c_weight_addr_gen_inst/add_31/U1_10/CO (FA_X1)        0.09       1.06 f
  i_c_weight_addr_gen_inst/add_31/U1_11/S (FA_X1)         0.15       1.20 r
  i_c_weight_addr_gen_inst/add_31/SUM[11] (addr_gen_N12_DW01_add_3)
                                                          0.00       1.20 r
  i_c_weight_addr_gen_inst/addr[11] (addr_gen_N12)        0.00       1.20 r
  i_weight_addr[11] (out)                                 0.03       1.23 r
  data arrival time                                                  1.23

  clock MY_CLK (rise edge)                                4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.07       3.93
  output external delay                                  -0.50       3.43
  data required time                                                 3.43
  --------------------------------------------------------------------------
  data required time                                                 3.43
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


1
