INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kudi Okerulu/Desktop/Projects/Verilog/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
