
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.05

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.03

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.03

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.67 source latency dp.pcreg.q[5]$_DFF_PP0_/CLK ^
  -0.77 target latency dp.rf.rf[9][13]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.10 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[25]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.01    2.37 ^ dp.pcreg.q[25]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.72    0.34    0.31    0.49 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.34    0.01    0.50 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.26    0.12    0.21    0.71 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.12    0.00    0.71 ^ dp.pcreg.q[25]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.71   clock reconvergence pessimism
                          0.25    0.96   library removal time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  1.41   slack (MET)


Startpoint: dp.rf.rf[0][21]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    13    0.92    0.43    0.36    0.54 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.43    0.01    0.55 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.26    0.12    0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.12    0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    1.16 v dp.rf.rf[0][21]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][21] (net)
                  0.07    0.00    1.16 v _08486_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.01    0.05    0.12    1.28 v _08486_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _00016_ (net)
                  0.05    0.00    1.28 v dp.rf.rf[0][21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    13    0.92    0.43    0.36    0.54 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.43    0.01    0.55 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.26    0.12    0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.12    0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.77   clock reconvergence pessimism
                          0.09    0.87   library hold time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[5]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.01    2.37 ^ dp.pcreg.q[5]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.31    0.29   10.47 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.31    0.01   10.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.21    0.10    0.19   10.67 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.67 ^ dp.pcreg.q[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                          0.12   10.79   library recovery time
                                 10.79   data required time
-----------------------------------------------------------------------------
                                 10.79   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: instr[1] (input port clocked by clk)
Endpoint: aluout[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.04    0.00    0.00    2.00 ^ instr[1] (in)
                                         instr[1] (net)
                  0.00    0.00    2.00 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     9    0.25    0.16    0.18    2.18 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net10 (net)
                  0.16    0.01    2.18 ^ _05251_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     5    0.08    0.21    0.16    2.34 v _05251_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _01075_ (net)
                  0.21    0.00    2.34 v rebuffer96/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.04    0.07    0.18    2.52 v rebuffer96/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net269 (net)
                  0.07    0.00    2.52 v rebuffer59/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.09    0.16    2.67 v rebuffer59/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net218 (net)
                  0.09    0.00    2.67 v _05403_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     4    0.19    0.95    0.61    3.28 ^ _05403_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _01223_ (net)
                  0.95    0.00    3.29 ^ _05530_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.32    0.22    0.32    3.61 ^ _05530_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01344_ (net)
                  0.22    0.01    3.62 ^ _06884_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.08    3.70 v _06884_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02585_ (net)
                  0.11    0.00    3.70 v _06885_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.42    0.26    3.96 ^ _06885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02586_ (net)
                  0.42    0.00    3.96 ^ _06888_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.28    0.19    4.14 v _06888_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _02589_ (net)
                  0.28    0.00    4.14 v _06889_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     5    0.19    0.23    0.38    4.52 v _06889_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05024_ (net)
                  0.23    0.00    4.52 v _10355_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     4    0.08    0.12    0.26    4.78 v _10355_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05026_ (net)
                  0.12    0.00    4.78 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.21    0.13    4.91 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02952_ (net)
                  0.21    0.00    4.91 ^ _07291_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     1    0.03    0.12    0.09    5.00 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02954_ (net)
                  0.12    0.00    5.00 v _07292_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.10    0.42    0.27    5.27 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02955_ (net)
                  0.42    0.00    5.27 ^ _07294_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.20    0.13    5.40 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02957_ (net)
                  0.20    0.00    5.40 v _07862_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.28    0.19    5.59 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03505_ (net)
                  0.28    0.00    5.59 ^ _07964_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     1    0.07    0.27    0.19    5.78 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03603_ (net)
                  0.27    0.00    5.78 v _07965_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.09    0.56    0.39    6.18 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    6.18 ^ _08012_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.08    0.33    0.20    6.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.33    0.00    6.38 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.06    0.51    0.35    6.74 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.51    0.00    6.74 ^ _08064_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    6.96 ^ _08064_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03699_ (net)
                  0.09    0.00    6.96 ^ _08068_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.03    0.21    0.15    7.11 v _08068_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03703_ (net)
                  0.21    0.00    7.11 v _08069_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.21    7.32 v _08069_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.08    0.00    7.32 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    8.03 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[23] (net)
                  0.16    0.00    8.03 v aluout[23] (out)
                                  8.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[5]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.45    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.01    2.37 ^ dp.pcreg.q[5]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.32    0.16    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.31    0.29   10.47 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.31    0.01   10.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.21    0.10    0.19   10.67 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.67 ^ dp.pcreg.q[5]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                          0.12   10.79   library recovery time
                                 10.79   data required time
-----------------------------------------------------------------------------
                                 10.79   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: instr[1] (input port clocked by clk)
Endpoint: aluout[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.04    0.00    0.00    2.00 ^ instr[1] (in)
                                         instr[1] (net)
                  0.00    0.00    2.00 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     9    0.25    0.16    0.18    2.18 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net10 (net)
                  0.16    0.01    2.18 ^ _05251_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     5    0.08    0.21    0.16    2.34 v _05251_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _01075_ (net)
                  0.21    0.00    2.34 v rebuffer96/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.04    0.07    0.18    2.52 v rebuffer96/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net269 (net)
                  0.07    0.00    2.52 v rebuffer59/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.09    0.16    2.67 v rebuffer59/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net218 (net)
                  0.09    0.00    2.67 v _05403_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     4    0.19    0.95    0.61    3.28 ^ _05403_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _01223_ (net)
                  0.95    0.00    3.29 ^ _05530_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.32    0.22    0.32    3.61 ^ _05530_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01344_ (net)
                  0.22    0.01    3.62 ^ _06884_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.08    3.70 v _06884_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _02585_ (net)
                  0.11    0.00    3.70 v _06885_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.42    0.26    3.96 ^ _06885_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _02586_ (net)
                  0.42    0.00    3.96 ^ _06888_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.28    0.19    4.14 v _06888_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _02589_ (net)
                  0.28    0.00    4.14 v _06889_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     5    0.19    0.23    0.38    4.52 v _06889_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _05024_ (net)
                  0.23    0.00    4.52 v _10355_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     4    0.08    0.12    0.26    4.78 v _10355_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05026_ (net)
                  0.12    0.00    4.78 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.03    0.21    0.13    4.91 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02952_ (net)
                  0.21    0.00    4.91 ^ _07291_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     1    0.03    0.12    0.09    5.00 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02954_ (net)
                  0.12    0.00    5.00 v _07292_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.10    0.42    0.27    5.27 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02955_ (net)
                  0.42    0.00    5.27 ^ _07294_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.20    0.13    5.40 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02957_ (net)
                  0.20    0.00    5.40 v _07862_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.28    0.19    5.59 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03505_ (net)
                  0.28    0.00    5.59 ^ _07964_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     1    0.07    0.27    0.19    5.78 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03603_ (net)
                  0.27    0.00    5.78 v _07965_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.09    0.56    0.39    6.18 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    6.18 ^ _08012_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.08    0.33    0.20    6.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.33    0.00    6.38 v _08062_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.06    0.51    0.35    6.74 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.51    0.00    6.74 ^ _08064_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    6.96 ^ _08064_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _03699_ (net)
                  0.09    0.00    6.96 ^ _08068_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.03    0.21    0.15    7.11 v _08068_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03703_ (net)
                  0.21    0.00    7.11 v _08069_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.21    7.32 v _08069_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net76 (net)
                  0.08    0.00    7.32 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.16    0.70    8.03 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[23] (net)
                  0.16    0.00    8.03 v aluout[23] (out)
                                  8.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.03   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.42050302028656

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5073

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.20349833369255066

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9121

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[18][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[5][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.35    0.53 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.75 ^ clkbuf_leaf_32_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.75 ^ dp.rf.rf[18][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    1.19 ^ dp.rf.rf[18][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    1.31 v _07173_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.31    1.62 ^ _07175_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.27    1.89 ^ _07177_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.12    2.01 v _07184_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.56    2.57 ^ _07192_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_4)
   0.25    2.82 ^ rebuffer91/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.49    3.30 ^ rebuffer84/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
   0.19    3.49 ^ _08246_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.34    3.83 v _10371_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    4.00 ^ _08543_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.13    4.14 v _08545_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.19    4.33 ^ _08546_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    4.51 v _08548_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.48    4.99 ^ _08551_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.17    5.16 v _08639_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.33    5.49 v _08734_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.23    5.72 ^ _08776_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.11    5.83 v _08812_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.29    6.13 ^ _08847_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.15    6.28 v _08916_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.19    6.46 ^ _08917_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.34    6.80 v _08918_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.33    7.13 ^ _08926_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.31    7.44 ^ _08927_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
   0.18    7.61 ^ _10074_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.61 ^ dp.rf.rf[5][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.61   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.29   10.47 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.21   10.68 ^ clkbuf_leaf_27_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.68 ^ dp.rf.rf[5][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.68   clock reconvergence pessimism
  -0.11   10.58   library setup time
          10.58   data required time
---------------------------------------------------------
          10.58   data required time
          -7.61   data arrival time
---------------------------------------------------------
           2.96   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][21]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.54 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.23    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    1.16 v dp.rf.rf[0][21]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    1.28 v _08486_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    1.28 v dp.rf.rf[0][21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.54 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.23    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.77   clock reconvergence pessimism
   0.09    0.87   library hold time
           0.87   data required time
---------------------------------------------------------
           0.87   data required time
          -1.28   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6731

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.7077

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
8.0278

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0278

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-0.346297

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-01   1.04e-02   6.27e-07   1.20e-01  30.4%
Combinational          1.08e-01   7.94e-02   1.68e-06   1.87e-01  47.4%
Clock                  4.90e-02   3.88e-02   1.14e-07   8.79e-02  22.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-01   1.29e-01   2.42e-06   3.95e-01 100.0%
                          67.4%      32.6%       0.0%
