<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv</a>
time_elapsed: 0.088s
ram usage: 11888 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:5</a>: syntax error, unexpected clocking
  clocking cb_prog @(posedge clk_p); endclocking
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence e4;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:9</a>: Unsupported or unknown PLI call: $rose
    $rose(b) ##1 c;
    ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:12</a>: syntax error, unexpected |=&gt;, expecting &#39;)&#39;
  a1: assert property (@(posedge clk_a) a |=&gt; e4.triggered);
                                          ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence e5;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:20</a>: syntax error, unexpected |=&gt;, expecting &#39;)&#39;
  a2: assert property (@(posedge clk_a) a |=&gt; e5.matched);
                                          ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:21</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence e6(f);
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:25</a>: syntax error, unexpected |=&gt;, expecting &#39;)&#39;
  a3: assert property (@(posedge clk_a) a |=&gt; e6(e4.triggered));
                                          ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-26" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:26</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence e7;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-28" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:28</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-30" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:30</a>: syntax error, unexpected |=&gt;, expecting &#39;)&#39;
  a4: assert property (@(posedge clk_a) a |=&gt; e7.triggered);
                                          ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:35</a>: syntax error, unexpected &#39;@&#39;
    @(e4);
    ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:40</a>: Unsupported: default clocking identifier
    default clocking cb_prog;
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:43</a>: Unsupported: wait statements
      wait (e4.triggered);
      ^~~~
%Error: Unsupported: program decls within module decls
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
  checker check(input in1, input sequence s_f);
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
  checker check(input in1, input sequence s_f);
                ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-48" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:48</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  checker check(input in1, input sequence s_f);
                                 ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:49</a>: Unsupported: default clocking identifier
    default clocking cb_checker;
    ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:52</a>: syntax error, unexpected |=&gt;, expecting &#39;)&#39;
    a4: assert property (a |=&gt; in1);
                           ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p454.sv:53</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
  endchecker : check
  ^~~~~~~~~~
%Error: Exiting due to 24 error(s)

</pre>
</body>