#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 22 00:47:01 2022
# Process ID: 10648
# Current directory: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7216 D:\FPGA\ZYNQ_7010_FPGA\18_hs_ad_da\hs_ad_da.xpr
# Log file: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/vivado.log
# Journal file: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 832.164 ; gain = 214.945
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
ERROR: [Synth 8-2715] syntax error near . [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:79]
INFO: [Synth 8-2350] module lcd_rgb_colorbar ignored due to previous errors [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
Failed to read verilog 'D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v'
1 Infos, 0 Warnings, 3 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
ERROR: [Synth 8-2715] syntax error near lcd_en [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:124]
ERROR: [Synth 8-2715] syntax error near . [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:125]
INFO: [Synth 8-2350] module hs_ad_da ignored due to previous errors [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
Failed to read verilog 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1117.406 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1462.250 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1462.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.977 ; gain = 365.570
54 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1482.977 ; gain = 365.570
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Feb 22 01:25:42 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 01:26:54 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 01:33:16 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.719 ; gain = 889.742
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 01:40:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 01:40:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {lcd_vs_OBUF} }
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2491.043 ; gain = 1.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-3848] Net lcd_en in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port lcd_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2532.160 ; gain = 42.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2532.160 ; gain = 42.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2532.160 ; gain = 42.996
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2626.469 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2651.715 ; gain = 163.570
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 01:48:52 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 01:49:54 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 01:52:07 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 01:53:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 01:53:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3029.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-3848] Net lcd_en in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:36]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port lcd_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port wave_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3029.695 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3029.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3029.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3100.418 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3100.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.418 ; gain = 70.723
53 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.418 ; gain = 70.723
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 01:56:25 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 01:57:15 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 01:58:58 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 02:00:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 02:00:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
ERROR: [Synth 8-2715] syntax error near  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:49]
Failed to read verilog 'D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3100.418 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3100.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3100.418 ; gain = 0.000
53 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3100.418 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 02:06:42 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 02:08:07 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 02:12:49 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_1 -dir d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_DATA_DEPTH {4096} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_1]
generate_target {instantiation_template} [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
generate_target all [get_files  d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci]
launch_runs -jobs 6 ila_1_synth_1
[Tue Feb 22 02:19:11 2022] Launched ila_1_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3100.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3100.418 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3100.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.418 ; gain = 0.000
57 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3100.418 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 02:24:57 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 02:26:23 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 02:37:42 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ila_1' at location 'uuid_F2004AACE0D55AD4BBBE5BB6F57469B9' from probes file, since it cannot be found on the programmed device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:39:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:39:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {lcd_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:40:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:40:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:40:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:40:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:41:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:41:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:42:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:42:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:42:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:42:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:42:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:42:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 02:42:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 02:42:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE2_WIDTH {24} CONFIG.C_PROBE1_WIDTH {1} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_1]
generate_target all [get_files  d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
reset_run ila_1_synth_1
launch_runs -jobs 6 ila_1_synth_1
[Tue Feb 22 02:49:43 2022] Launched ila_1_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port lcd_en
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3315.496 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3315.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.496 ; gain = 0.000
57 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.496 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 02:58:12 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3315.496 ; gain = 0.000
launch_runs impl_2 -jobs 6
[Tue Feb 22 02:59:34 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE2_WIDTH {1} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_1]
generate_target all [get_files  d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
reset_run ila_1_synth_1
launch_runs -jobs 6 ila_1_synth_1
[Tue Feb 22 03:02:22 2022] Launched ila_1_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_design
wait_on_run ila_1_synth_1
[Tue Feb 22 03:03:05 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:10 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:15 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:20 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:30 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:40 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:03:50 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:04:00 2022] Waiting for ila_1_synth_1 to finish...
[Tue Feb 22 03:04:20 2022] Waiting for ila_1_synth_1 to finish...

*** Running vivado
    with args -log ila_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ila_1.tcl -notrace
Command: synth_design -top ila_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 523.305 ; gain = 128.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_1' [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_1 does not have driver. [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (46#1) [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:84]
WARNING: [Synth 8-3331] design ltlib_v1_0_0_generic_mux has unconnected port SEL_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AClk
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_synth has unconnected port S_AXI_AWADDR[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 867.098 ; gain = 472.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/synth/ila_1.v:3211]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 867.098 ; gain = 472.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 867.098 ; gain = 472.426
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 954.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  CFGLUT5 => SRLC32E: 6 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 954.379 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 956.020 ; gain = 1.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 78    
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 14    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/xsdb_memory_read_inst/current_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'inst/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 956.020 ; gain = 561.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 990.371 ; gain = 595.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/shifted_data_in_reg[8][8]                                          | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    24|
|2     |CFGLUT5  |    42|
|3     |LUT1     |    30|
|4     |LUT2     |    36|
|5     |LUT3     |   104|
|6     |LUT4     |    82|
|7     |LUT5     |    76|
|8     |LUT6     |   319|
|9     |MUXF7    |    10|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |SRL16E   |    13|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1147|
|16    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                |Module                                          |Cells |
+------+------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                     |                                                |  1913|
|2     |  inst                                                                  |ila_v6_2_8_ila                                  |  1913|
|3     |    ila_core_inst                                                       |ila_v6_2_8_ila_core                             |  1906|
|4     |      ila_trace_memory_inst                                             |ila_v6_2_8_ila_trace_memory                     |     2|
|5     |        \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                              |     2|
|6     |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                        |     2|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                 |     2|
|8     |              \valid.cstr                                               |blk_mem_gen_generic_cstr                        |     2|
|9     |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                          |     1|
|10    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                        |     1|
|11    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0          |     1|
|12    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|13    |      u_ila_cap_ctrl                                                    |ila_v6_2_8_ila_cap_ctrl_legacy                  |   280|
|14    |        U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0            |     5|
|15    |        U_NS0                                                           |ltlib_v1_0_0_cfglut7                            |     6|
|16    |        U_NS1                                                           |ltlib_v1_0_0_cfglut7_25                         |     6|
|17    |        u_cap_addrgen                                                   |ila_v6_2_8_ila_cap_addrgen                      |   258|
|18    |          U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                            |     3|
|19    |          u_cap_sample_counter                                          |ila_v6_2_8_ila_cap_sample_counter               |    49|
|20    |            U_SCE                                                       |ltlib_v1_0_0_cfglut4_32                         |     1|
|21    |            U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_33                         |     1|
|22    |            U_SCRST                                                     |ltlib_v1_0_0_cfglut6_34                         |     5|
|23    |            u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_35                   |    25|
|24    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_36              |    25|
|25    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_37       |    13|
|26    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_38 |     5|
|27    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_39 |     6|
|28    |          u_cap_window_counter                                          |ila_v6_2_8_ila_cap_window_counter               |    57|
|29    |            U_WCE                                                       |ltlib_v1_0_0_cfglut4                            |     1|
|30    |            U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                            |     1|
|31    |            U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_26                         |     1|
|32    |            u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                      |    12|
|33    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_28              |    12|
|34    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_29       |    12|
|35    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_30 |     5|
|36    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_31 |     5|
|37    |            u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_27                   |    24|
|38    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                 |    24|
|39    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0          |    12|
|40    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0    |     5|
|41    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1    |     5|
|42    |      u_ila_regs                                                        |ila_v6_2_8_ila_register                         |  1397|
|43    |        U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                              |   302|
|44    |        reg_890                                                         |xsdbs_v1_0_2_reg__parameterized46               |    16|
|45    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_24                        |    16|
|46    |        \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                            |    76|
|47    |        \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0            |    91|
|48    |        \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1            |    75|
|49    |        reg_15                                                          |xsdbs_v1_0_2_reg__parameterized28               |    29|
|50    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_23                         |    29|
|51    |        reg_16                                                          |xsdbs_v1_0_2_reg__parameterized29               |    21|
|52    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_22                         |    21|
|53    |        reg_17                                                          |xsdbs_v1_0_2_reg__parameterized30               |    27|
|54    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_21                         |    27|
|55    |        reg_18                                                          |xsdbs_v1_0_2_reg__parameterized31               |    28|
|56    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_20                         |    28|
|57    |        reg_19                                                          |xsdbs_v1_0_2_reg__parameterized32               |    18|
|58    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_19                         |    18|
|59    |        reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized33               |    23|
|60    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_18         |    23|
|61    |        reg_6                                                           |xsdbs_v1_0_2_reg__parameterized13               |    46|
|62    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_17                         |    46|
|63    |        reg_7                                                           |xsdbs_v1_0_2_reg__parameterized14               |    25|
|64    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0            |    25|
|65    |        reg_8                                                           |xsdbs_v1_0_2_reg__parameterized15               |     9|
|66    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_16                        |     9|
|67    |        reg_80                                                          |xsdbs_v1_0_2_reg__parameterized34               |    20|
|68    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_15         |    20|
|69    |        reg_81                                                          |xsdbs_v1_0_2_reg__parameterized35               |    17|
|70    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_14                         |    17|
|71    |        reg_82                                                          |xsdbs_v1_0_2_reg__parameterized36               |    17|
|72    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1            |    17|
|73    |        reg_83                                                          |xsdbs_v1_0_2_reg__parameterized37               |    40|
|74    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_13                         |    40|
|75    |        reg_84                                                          |xsdbs_v1_0_2_reg__parameterized38               |    40|
|76    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_12                         |    40|
|77    |        reg_85                                                          |xsdbs_v1_0_2_reg__parameterized39               |    17|
|78    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_11                         |    17|
|79    |        reg_887                                                         |xsdbs_v1_0_2_reg__parameterized41               |     3|
|80    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_10                        |     3|
|81    |        reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized43               |     5|
|82    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_9                         |     5|
|83    |        reg_9                                                           |xsdbs_v1_0_2_reg__parameterized16               |    15|
|84    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_8                         |    15|
|85    |        reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized2            |    93|
|86    |        reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                         |    26|
|87    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                            |    26|
|88    |        reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0         |    14|
|89    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                           |    14|
|90    |      u_ila_reset_ctrl                                                  |ila_v6_2_8_ila_reset_ctrl                       |    46|
|91    |        arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection              |     5|
|92    |        \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                    |     7|
|93    |        \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_4                  |     6|
|94    |        \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_5                  |     7|
|95    |        \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_6                  |     6|
|96    |        halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_7            |     5|
|97    |      u_trig                                                            |ila_v6_2_8_ila_trigger                          |    49|
|98    |        \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                              |    12|
|99    |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                         |    10|
|100   |            DUT                                                         |ltlib_v1_0_0_all_typeA_2                        |     8|
|101   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_3                  |     6|
|102   |        U_TM                                                            |ila_v6_2_8_ila_trig_match                       |    36|
|103   |          \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0              |    25|
|104   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0         |    24|
|105   |              DUT                                                       |ltlib_v1_0_0_all_typeA_0                        |     8|
|106   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_1                  |     6|
|107   |          \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1              |    11|
|108   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1         |    10|
|109   |              DUT                                                       |ltlib_v1_0_0_all_typeA                          |     8|
|110   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                    |     6|
|111   |      xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                      |    62|
+------+------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:44 . Memory (MB): peak = 991.434 ; gain = 507.840
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 991.434 ; gain = 596.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances
  CFGLUT5 => SRLC32E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
358 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 991.434 ; gain = 598.461
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/ila_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_1, cache-ID = d991e5bcc618a706
INFO: [Coretcl 2-1174] Renamed 110 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_1_synth_1/ila_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ila_1_utilization_synth.rpt -pb ila_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 03:04:31 2022...
[Tue Feb 22 03:04:35 2022] ila_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 3315.496 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port lcd_en
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3315.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3315.496 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3315.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3315.496 ; gain = 0.000
57 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3315.496 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 03:05:22 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 03:06:44 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 03:12:12 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file(s) D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx.
 The core at location uuid_F2004AACE0D55AD4BBBE5BB6F57469B9 has different widths for ILA input port 1. Port width in the device core is 8, but port width in the probes file is 1.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3315.496 ; gain = 0.000
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
WARNING: Simulation object lcd_en was not found in the design.
WARNING: Simulation object <const0>_1 was not found in the design.
WARNING: Simulation object <const0>_2 was not found in the design.
WARNING: Simulation object <const0>_3 was not found in the design.
WARNING: Simulation object <const0>_4 was not found in the design.
WARNING: Simulation object <const0>_5 was not found in the design.
WARNING: Simulation object <const0>_6 was not found in the design.
WARNING: Simulation object <const0> was not found in the design.
WARNING: Simulation object lcd_en was not found in the design.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 03:14:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 03:14:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {almost_full} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 03:15:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 03:15:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:21:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:21:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:22:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:22:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:23:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:23:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:24:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:24:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:25:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:25:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:26:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:26:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:27:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:27:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:28:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:28:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:28:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:28:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:28:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:28:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 03:28:12
INFO: [Common 17-14] Message 'Labtools 27-1964' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 03:28:12
INFO: [Common 17-14] Message 'Labtools 27-1966' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Common 17-14] Message 'Labtools 27-3304' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
set_property -dict [list CONFIG.Input_Depth {256} CONFIG.Output_Depth {256} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Full_Threshold_Assert_Value {253} CONFIG.Full_Threshold_Negate_Value {252}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_generator_0, cache-ID = 94f310fc5b352716; cache size = 51.950 MB.
catch { [ delete_ip_run [get_ips -all fifo_generator_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1

INFO: [Project 1-386] Moving file 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' from fileset 'fifo_generator_0' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3386.375 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3386.375 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci'
export_simulation -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 11 connections, but only 10 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port lcd_en
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3386.375 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3386.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3386.375 ; gain = 0.000
59 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3386.375 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Tue Feb 22 03:46:22 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Tue Feb 22 03:47:41 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
[Tue Feb 22 03:58:41 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.375 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
WARNING: Simulation object almost_full was not found in the design.
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 04:00:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 04:00:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:00:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:00:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {sys_clk_IBUF_BUFG} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:01:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:01:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:01:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:01:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {ad_clk_OBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 04:02:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 04:02:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:03:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:03:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 04:03:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 04:03:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:03:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:03:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:03:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:03:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:03:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:03:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:03:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:03:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:04:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:04:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:04:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:04:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 04:04:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 04:04:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_design
set_property -dict [list CONFIG.Input_Depth {128} CONFIG.Output_Depth {128} CONFIG.Data_Count_Width {7} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {125} CONFIG.Full_Threshold_Negate_Value {124}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 6 fifo_generator_0_synth_1
[Tue Feb 22 05:08:05 2022] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {1024} CONFIG.Output_Depth {1024} CONFIG.Data_Count_Width {10} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1

launch_runs -jobs 6 fifo_generator_0_synth_1
[Tue Feb 22 05:11:58 2022] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port lcd_en
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3386.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3386.375 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3386.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3386.375 ; gain = 0.000
59 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 3386.375 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 05:15:57 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 05:17:16 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 05:19:03 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3386.375 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 05:20:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 05:20:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:20:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:20:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:21:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:21:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:22:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:22:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:22:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:22:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3624.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3624.375 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3624.375 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3624.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3624.375 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3624.375 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 05:29:35 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3624.375 ; gain = 0.000
launch_runs impl_2 -jobs 6
[Tue Feb 22 05:30:53 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 05:32:50 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.375 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 05:34:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 05:34:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:34:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:34:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:34:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:34:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:34:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:34:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:34:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:34:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:34:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:34:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:35:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:35:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {lcd_vs_OBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 05:35:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 05:35:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 05:35:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 05:35:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3734.191 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3734.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3734.191 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 3734.191 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 05:40:22 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 05:42:09 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 05:47:26 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 05:54:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 05:54:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3734.191 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3734.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3734.191 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3734.191 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 06:00:07 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 06:01:49 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 06:05:36 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.191 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:08:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:08:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:09:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:09:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:10:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:10:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:11:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:11:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:12:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:12:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 06:13:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 06:13:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 06:13:32
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 06:13:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 06:13:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 06:13:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3790.605 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3790.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3790.605 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3790.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3790.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3790.605 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3790.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3790.605 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 3790.605 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 06:38:07 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 06:40:06 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 06:46:40 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3790.605 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3791.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3791.164 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3791.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3791.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3791.164 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3791.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3791.164 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3791.164 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 06:50:30 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 06:52:10 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 06:59:16 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3791.164 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:01:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:01:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3915.164 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3915.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3915.164 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3915.164 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 07:06:06 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 07:07:44 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 07:14:11 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3915.164 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.164 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-5788] Register lcd_data_reg in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'lcd_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "lcd_data_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3915.164 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3915.164 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3915.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3915.164 ; gain = 0.000
59 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 3915.164 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 07:26:34 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 07:31:07 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 07:43:11 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3915.164 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 07:45:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 07:45:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:45:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:45:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:48:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:48:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:48:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:48:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:48:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:48:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:48:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:48:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:49:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:49:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:49:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:49:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 07:49:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 07:49:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
missing operand at _@_
in expression "0+_@_"
missing operand at _@_
in expression "0+_@_"
missing operand at _@_
in expression "0+_@_"
missing operand at _@_
in expression "0+_@_"
missing operand at _@_
in expression "0+_@_"
missing operand at _@_
in expression "0+_@_"
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_2 -dir d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE2_WIDTH {24} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_DATA_DEPTH {4096} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_2]
generate_target {instantiation_template} [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_2'...
generate_target all [get_files  d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_2'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_2'...
catch { config_ip_cache -export [get_ips -all ila_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ila_2, cache-ID = 0ba37c061bb6e4eb; cache size = 52.957 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4181.555 ; gain = 0.312
export_ip_user_files -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci'
export_simulation -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
ERROR: [Synth 8-439] module 'ila_2' not found [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
ERROR: [Synth 8-6156] failed synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
28 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4181.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4293.543 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 124 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4293.543 ; gain = 111.988
64 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4293.543 ; gain = 111.988
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci' is already up-to-date
[Tue Feb 22 08:14:30 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 4293.543 ; gain = 0.000
launch_runs impl_2 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci' is already up-to-date
[Tue Feb 22 08:16:56 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci' is already up-to-date
[Tue Feb 22 08:21:40 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_lcd_rgb_colorbar/u_lcd_display/ila_2' at location 'uuid_F75450297B7B5ABA996C8AD1C291166E' from probes file, since it cannot be found on the programmed device.
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.543 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 08:24:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 08:24:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 08:24:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 08:24:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 08:24:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 08:24:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:24:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:24:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 08:25:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 08:25:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:26:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:26:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:26:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:26:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:26:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:26:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:26:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:26:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:28:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:28:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {u_lcd_rgb_colorbar/u_lcd_display/lcd_en} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 08:29:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 08:29:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 08:32:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 08:32:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_hw: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.543 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {4}] [get_ips ila_2]
generate_target all [get_files  d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_2'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_2'...
catch { config_ip_cache -export [get_ips -all ila_2] }
export_ip_user_files -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4293.543 ; gain = 0.000
launch_runs -jobs 6 ila_2_synth_1
[Tue Feb 22 08:44:59 2022] Launched ila_2_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run ila_2_synth_1
[Tue Feb 22 08:46:18 2022] Waiting for ila_2_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Tue Feb 22 08:46:23 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:46:23 2022] Interrupt received

*** Running vivado
    with args -log ila_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ila_2.tcl -notrace
Command: synth_design -top ila_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 523.152 ; gain = 128.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_2' [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

wait_on_run ila_2_synth_1
[Tue Feb 22 08:46:43 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:46:48 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:46:53 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:46:58 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:47:08 2022] Waiting for ila_2_synth_1 to finish...
[Tue Feb 22 08:47:18 2022] Waiting for ila_2_synth_1 to finish...

*** Running vivado
    with args -log ila_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ila_2.tcl -notrace
Command: synth_design -top ila_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 523.152 ; gain = 128.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ila_2' [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [D:/vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_2 does not have driver. [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:104]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (46#1) [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:84]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[34]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[33]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[32]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTA_I[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 871.523 ; gain = 477.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/synth/ila_2.v:3215]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 871.523 ; gain = 477.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 871.523 ; gain = 477.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 959.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances
  CFGLUT5 => SRLC32E: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 959.262 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 960.914 ; gain = 1.801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               34 Bit    Registers := 9     
	               33 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 85    
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 117   
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 6     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'inst/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 960.914 ; gain = 566.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 1001.625 ; gain = 607.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/shifted_data_in_reg[8][33]                                         | 9      | 34    | NO           | NO                 | YES               | 34     | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    30|
|2     |CFGLUT5  |    60|
|3     |LUT1     |    33|
|4     |LUT2     |    39|
|5     |LUT3     |    99|
|6     |LUT4     |   116|
|7     |LUT5     |    49|
|8     |LUT6     |   387|
|9     |MUXF7    |     3|
|10    |RAMB36E1 |     4|
|11    |SRL16E   |    38|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1350|
|15    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                |Module                                          |Cells |
+------+------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                     |                                                |  2236|
|2     |  inst                                                                  |ila_v6_2_8_ila                                  |  2236|
|3     |    ila_core_inst                                                       |ila_v6_2_8_ila_core                             |  2229|
|4     |      ila_trace_memory_inst                                             |ila_v6_2_8_ila_trace_memory                     |     4|
|5     |        \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                              |     4|
|6     |          inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                        |     4|
|7     |            \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                 |     4|
|8     |              \valid.cstr                                               |blk_mem_gen_generic_cstr                        |     4|
|9     |                \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                          |     1|
|10    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                        |     1|
|11    |                \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0          |     1|
|12    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|13    |                \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1          |     1|
|14    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1        |     1|
|15    |                \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2          |     1|
|16    |                  \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2        |     1|
|17    |      u_ila_cap_ctrl                                                    |ila_v6_2_8_ila_cap_ctrl_legacy                  |   280|
|18    |        U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0            |     5|
|19    |        U_NS0                                                           |ltlib_v1_0_0_cfglut7                            |     6|
|20    |        U_NS1                                                           |ltlib_v1_0_0_cfglut7_31                         |     6|
|21    |        u_cap_addrgen                                                   |ila_v6_2_8_ila_cap_addrgen                      |   258|
|22    |          U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                            |     3|
|23    |          u_cap_sample_counter                                          |ila_v6_2_8_ila_cap_sample_counter               |    49|
|24    |            U_SCE                                                       |ltlib_v1_0_0_cfglut4_38                         |     1|
|25    |            U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_39                         |     1|
|26    |            U_SCRST                                                     |ltlib_v1_0_0_cfglut6_40                         |     5|
|27    |            u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_41                   |    25|
|28    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_42              |    25|
|29    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_43       |    13|
|30    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_44 |     5|
|31    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_45 |     6|
|32    |          u_cap_window_counter                                          |ila_v6_2_8_ila_cap_window_counter               |    57|
|33    |            U_WCE                                                       |ltlib_v1_0_0_cfglut4                            |     1|
|34    |            U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                            |     1|
|35    |            U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_32                         |     1|
|36    |            u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                      |    12|
|37    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_34              |    12|
|38    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1_35       |    12|
|39    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_36 |     5|
|40    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_37 |     5|
|41    |            u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_33                   |    24|
|42    |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                 |    24|
|43    |                DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized1          |    12|
|44    |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1    |     5|
|45    |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2    |     5|
|46    |      u_ila_regs                                                        |ila_v6_2_8_ila_register                         |  1531|
|47    |        U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                              |   302|
|48    |        reg_890                                                         |xsdbs_v1_0_2_reg__parameterized50               |    16|
|49    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_30                        |    16|
|50    |        \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                            |    76|
|51    |        \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0            |    74|
|52    |        \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1            |    81|
|53    |        \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2            |    81|
|54    |        \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3            |    75|
|55    |        reg_15                                                          |xsdbs_v1_0_2_reg__parameterized32               |    29|
|56    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_29                         |    29|
|57    |        reg_16                                                          |xsdbs_v1_0_2_reg__parameterized33               |    18|
|58    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_28                         |    18|
|59    |        reg_17                                                          |xsdbs_v1_0_2_reg__parameterized34               |    21|
|60    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_27                         |    21|
|61    |        reg_18                                                          |xsdbs_v1_0_2_reg__parameterized35               |    20|
|62    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_26                         |    20|
|63    |        reg_19                                                          |xsdbs_v1_0_2_reg__parameterized36               |    20|
|64    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_25                         |    20|
|65    |        reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized37               |    28|
|66    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_24         |    28|
|67    |        reg_6                                                           |xsdbs_v1_0_2_reg__parameterized17               |    29|
|68    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_23                         |    29|
|69    |        reg_7                                                           |xsdbs_v1_0_2_reg__parameterized18               |    44|
|70    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0            |    44|
|71    |        reg_8                                                           |xsdbs_v1_0_2_reg__parameterized19               |     9|
|72    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_22                        |     9|
|73    |        reg_80                                                          |xsdbs_v1_0_2_reg__parameterized38               |    18|
|74    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_21         |    18|
|75    |        reg_81                                                          |xsdbs_v1_0_2_reg__parameterized39               |    17|
|76    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_20                         |    17|
|77    |        reg_82                                                          |xsdbs_v1_0_2_reg__parameterized40               |    49|
|78    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1            |    49|
|79    |        reg_83                                                          |xsdbs_v1_0_2_reg__parameterized41               |    17|
|80    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_19                         |    17|
|81    |        reg_84                                                          |xsdbs_v1_0_2_reg__parameterized42               |    17|
|82    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_18                         |    17|
|83    |        reg_85                                                          |xsdbs_v1_0_2_reg__parameterized43               |    17|
|84    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_17                         |    17|
|85    |        reg_887                                                         |xsdbs_v1_0_2_reg__parameterized45               |     2|
|86    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_16                        |     2|
|87    |        reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized47               |     4|
|88    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_15                        |     4|
|89    |        reg_9                                                           |xsdbs_v1_0_2_reg__parameterized20               |    20|
|90    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_14                        |    20|
|91    |        reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized4            |    85|
|92    |        reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                         |    33|
|93    |          \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                            |    33|
|94    |        reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0         |    21|
|95    |          \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                           |    21|
|96    |      u_ila_reset_ctrl                                                  |ila_v6_2_8_ila_reset_ctrl                       |    46|
|97    |        arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection              |     5|
|98    |        \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                    |     7|
|99    |        \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_10                 |     6|
|100   |        \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_11                 |     7|
|101   |        \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_12                 |     6|
|102   |        halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_13           |     5|
|103   |      u_trig                                                            |ila_v6_2_8_ila_trigger                          |   129|
|104   |        \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                              |    14|
|105   |          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                         |    12|
|106   |            DUT                                                         |ltlib_v1_0_0_all_typeA_8                        |     8|
|107   |              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_9                  |     6|
|108   |        U_TM                                                            |ila_v6_2_8_ila_trig_match                       |   114|
|109   |          \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0              |    25|
|110   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0         |    24|
|111   |              DUT                                                       |ltlib_v1_0_0_all_typeA_6                        |     8|
|112   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_7                  |     6|
|113   |          \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1              |    11|
|114   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_3       |    10|
|115   |              DUT                                                       |ltlib_v1_0_0_all_typeA_4                        |     8|
|116   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_5                  |     6|
|117   |          \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized2              |    67|
|118   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2         |    66|
|119   |              DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0          |    18|
|120   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0    |     5|
|121   |                \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_1  |     5|
|122   |                \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_2                  |     6|
|123   |          \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized1_0            |    11|
|124   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1         |    10|
|125   |              DUT                                                       |ltlib_v1_0_0_all_typeA                          |     8|
|126   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                    |     6|
|127   |      xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                      |   112|
+------+------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 1002.648 ; gain = 608.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:50 . Memory (MB): peak = 1002.648 ; gain = 518.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 1002.648 ; gain = 608.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances
  CFGLUT5 => SRLC32E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
383 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1002.648 ; gain = 610.102
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/ila_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_2, cache-ID = 1fa5005b539b790a
INFO: [Coretcl 2-1174] Renamed 126 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1002.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/ila_2_synth_1/ila_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ila_2_utilization_synth.rpt -pb ila_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 08:47:16 2022...
[Tue Feb 22 08:47:18 2022] ila_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 4293.543 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
WARNING: [Synth 8-6014] Unused sequential element frame_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:56]
WARNING: [Synth 8-5788] Register lcd_data_reg[1] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[0] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-3848] Net lcd_data[767] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[766] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[765] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[764] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[763] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[762] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[761] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[760] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[759] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[758] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[757] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[756] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[755] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[754] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[753] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[752] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[751] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[750] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[749] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[748] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[747] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[746] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[745] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[744] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[743] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[742] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[741] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[740] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[739] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[738] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[737] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[736] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[735] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[734] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[733] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[732] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[731] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[730] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[729] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[728] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[727] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[726] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[725] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[724] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[723] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[722] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[721] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[720] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[719] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[718] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[717] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[716] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[715] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[714] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[713] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[712] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[711] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[710] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[709] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[708] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[707] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[706] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[705] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[704] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[703] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[702] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[701] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[700] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[699] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[698] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[697] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[696] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[695] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[694] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[693] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[692] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[691] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[690] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[689] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[688] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[687] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[686] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[685] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[684] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[683] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[682] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[681] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[680] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[679] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[678] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[677] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[676] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[675] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[674] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[673] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[672] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[671] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[670] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[669] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
WARNING: [Synth 8-3848] Net lcd_data[668] in module/entity lcd_display does not have driver. [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:47]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4293.543 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4293.543 ; gain = 0.000
64 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 08:48:00 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 08:49:10 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 08:59:04 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4293.543 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 09:01:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 09:01:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:01:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:01:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:01:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:01:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:02:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:02:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:02:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:02:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:02:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:02:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:02:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:02:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:02:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:02:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_hw: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4293.543 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4293.543 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:103]
WARNING: [Synth 8-6014] Unused sequential element frame_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:56]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:61]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4293.543 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 4293.543 ; gain = 0.000
64 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 09:11:18 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 09:12:56 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 09:21:18 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4293.543 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 09:23:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 09:23:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:23:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:23:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:23:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:23:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:23:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:23:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:108]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:108]
WARNING: [Synth 8-6014] Unused sequential element frame_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:56]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4293.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4293.543 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4293.543 ; gain = 0.000
64 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 4293.543 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 09:29:00 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 09:30:40 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 09:36:22 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4293.543 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 09:38:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 09:38:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 09:38:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 09:38:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:38:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:38:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:38:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:38:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:39:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:39:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:39:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:39:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.219
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:104]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:104]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4347.848 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4347.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4347.848 ; gain = 0.000
64 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 4347.848 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 09:46:02 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 09:47:42 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 09:52:10 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4347.848 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:54:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:54:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:54:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:54:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:54:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:54:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 09:54:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 09:54:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:55:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:55:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {u_lcd_rgb_colorbar/u_lcd_display/lcd_en} {u_lcd_rgb_colorbar/u_lcd_display/lcd_vs} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:56:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:56:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 09:57:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 09:57:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 10:00:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 10:00:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 10:00:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 10:00:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 10:00:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 10:00:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 10:00:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 10:00:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:104]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:104]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:57]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4347.848 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4347.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4347.848 ; gain = 0.000
64 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 4347.848 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 10:10:22 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 10:12:29 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 10:16:40 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4347.848 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 10:19:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 10:19:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 10:19:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 10:19:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.848 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4347.848 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 11:44:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 11:44:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:53:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:53:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:54:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:54:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 11:55:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 11:55:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:55:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:55:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:56:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:56:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:56:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:56:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 11:57:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 11:57:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_project
open_project D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4375.871 ; gain = 8.527
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value {768} CONFIG.Full_Threshold_Negate_Value {767} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target all [get_files  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1

launch_runs -jobs 6 fifo_generator_0_synth_1
[Tue Feb 22 12:22:08 2022] Launched fifo_generator_0_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4377.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'u_fifo_generator_0' of module 'fifo_generator_0' requires 13 connections, but only 12 given [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:113]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:113]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:59]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4377.762 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4377.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4377.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4437.820 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4437.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4437.820 ; gain = 60.059
64 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 4437.820 ; gain = 60.059
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 12:40:34 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 12:42:16 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 12:47:35 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4437.820 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 12:49:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 12:49:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 12:50:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 12:50:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:50:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:50:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:50:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:50:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:50:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:50:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:50:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:50:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:50:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:50:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 12:52:14 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4437.820 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:54:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:54:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:54:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:54:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:54:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:54:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:54:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:54:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 12:55:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 12:55:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:57:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:57:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 12:57:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 12:57:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4437.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'u_fifo_generator_0' of module 'fifo_generator_0' requires 13 connections, but only 12 given [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:59]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4437.820 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4437.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4437.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4475.945 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4475.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 4475.945 ; gain = 38.125
64 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 4475.945 ; gain = 38.125
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 13:13:07 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 13:15:18 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 13:19:42 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4475.945 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:21:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:21:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:21:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:21:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:21:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:21:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:21:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:21:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:22:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:22:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:22:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:22:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:23:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:23:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:23:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:23:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:23:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:23:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:23:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:23:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix unsigned { {u_lcd_rgb_colorbar/u_lcd_display/lcd_data[0]__0} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:24:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:24:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:25:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:25:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 13:27:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 13:27:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:27:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:27:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:28:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:28:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:28:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:28:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:28:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:28:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:28:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:28:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:28:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:28:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:28:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:28:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:28:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:28:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:29:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:29:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:29:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:29:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:30:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:30:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'u_fifo_generator_0' of module 'fifo_generator_0' requires 13 connections, but only 12 given [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:59]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4867.941 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4867.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4867.941 ; gain = 0.000
64 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 4867.941 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 13:37:48 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 13:39:34 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 13:43:43 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4867.941 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4867.941 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 13:45:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 13:45:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 13:45:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 13:45:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:45:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:45:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 13:45:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 13:45:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Feb-22 13:46:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Feb-22 13:46:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/doc/dds_256x8b_wave2.coe' provided. It will be converted relative to IP Instance files '../../../../doc/dds_256x8b_wave2.coe'
set_property -dict [list CONFIG.Coe_File {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/doc/dds_256x8b_wave2.coe}] [get_ips rom_256x8b]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/doc/dds_256x8b_wave2.coe' provided. It will be converted relative to IP Instance files '../../../../doc/dds_256x8b_wave2.coe'
generate_target all [get_files  D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_256x8b'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_256x8b'...
catch { config_ip_cache -export [get_ips -all rom_256x8b] }
export_ip_user_files -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.xci] -no_script -sync -force -quiet
reset_run rom_256x8b_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/rom_256x8b_synth_1

launch_runs -jobs 6 rom_256x8b_synth_1
[Tue Feb 22 14:02:07 2022] Launched rom_256x8b_synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/rom_256x8b_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.xci] -directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files -ipstatic_source_dir D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/modelsim} {questa=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/questa} {riviera=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:52]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:53]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:54]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:56]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:57]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:58]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:59]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'u_fifo_generator_0' of module 'fifo_generator_0' requires 13 connections, but only 12 given [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6157] synthesizing module 'fifo_wr' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wr' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_wr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rd' [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rd' (6#1) [D:/FPGA/ZYNQ_7010_FPGA/8_ip_fifo/ip_fifo.srcs/sources_1/new/fifo_rd.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_colorbar' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (7#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
	Parameter WHITE bound to: 24'b111111111111111111111111 
	Parameter BLACK bound to: 24'b000000000000000000000000 
	Parameter RED bound to: 24'b111111110000000000000000 
	Parameter GREEN bound to: 24'b000000001111111100000000 
	Parameter BLUE bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (9#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:115]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:59]
WARNING: [Synth 8-5788] Register lcd_data_reg[767] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[766] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[765] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[764] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[763] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[762] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[761] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[760] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[759] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[758] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[757] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[756] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[755] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[754] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[753] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[752] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[751] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[750] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[749] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[748] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[747] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[746] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[745] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[744] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[743] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[742] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[741] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[740] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[739] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[738] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[737] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[736] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[735] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[734] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[733] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[732] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[731] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[730] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[729] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[728] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[727] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[726] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[725] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[724] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[723] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[722] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[721] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[720] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[719] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[718] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[717] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[716] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[715] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[714] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[713] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[712] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[711] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[710] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[709] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[708] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[707] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[706] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[705] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[704] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[703] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[702] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[701] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[700] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[699] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[698] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[697] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[696] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[695] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[694] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[693] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[692] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[691] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[690] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[689] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[688] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[687] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[686] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[685] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[684] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[683] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[682] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[681] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[680] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[679] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[678] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[677] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[676] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[675] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[674] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[673] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[672] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[671] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[670] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[669] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
WARNING: [Synth 8-5788] Register lcd_data_reg[668] in module lcd_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:58]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (10#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_display.v:23]
WARNING: [Synth 8-350] instance 'u_lcd_display' of module 'lcd_display' requires 12 connections, but only 11 given [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:77]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (11#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_colorbar' (12#1) [D:/FPGA/ZYNQ_7010_FPGA/10_lcd_rgb_colorbar/lcd_rgb_colorbar.srcs/sources_1/new/lcd_rgb_colorbar.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (13#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (14#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-10648-DESKTOP-T0O4NS9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_wr'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_lcd_rgb_colorbar'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_generator_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fifo_rd'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:158]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:85]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rom_256x8b'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_da_wave_send'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (15#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design lcd_display has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port h_disp[0]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[10]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[9]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[8]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[7]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[6]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[5]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[4]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[3]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[2]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[1]
WARNING: [Synth 8-3331] design lcd_display has unconnected port v_disp[0]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[22]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[21]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[20]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[19]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[18]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[17]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[16]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[14]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[13]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[12]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[11]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[10]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[9]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[8]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[6]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[5]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[4]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[3]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[2]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[1]
WARNING: [Synth 8-3331] design rd_id has unconnected port lcd_rgb[0]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[7]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[6]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[5]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[4]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[3]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[2]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[1]
WARNING: [Synth 8-3331] design fifo_rd has unconnected port fifo_dout[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4867.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_1.dcp' for cell 'ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_2.dcp' for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2'
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: lcd_vs
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets lcd_vs]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: sys_clk
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets sys_clk]
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_1/inst'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_fifo_generator_0/U0'
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_2/ila_v6_2/constraints/ila.xdc] for cell 'u_lcd_rgb_colorbar/u_lcd_display/ila_2/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_fifo_generator_0/U0'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2018/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hs_ad_da_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hs_ad_da_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4867.941 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4867.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4867.941 ; gain = 0.000
64 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4867.941 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Feb 22 14:04:37 2022] Launched synth_1...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/synth_1/runme.log
launch_runs impl_2 -jobs 6
[Tue Feb 22 14:06:20 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4867.941 ; gain = 0.000
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Tue Feb 22 14:14:01 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4867.941 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_lcd_rgb_colorbar/u_lcd_display/ila_2"}]]
set_property PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/hs_ad_da.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 3 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Feb-22 14:17:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Feb-22 14:17:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 14:17:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 14:17:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Feb-22 14:17:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Feb-22 14:17:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 14:17:45 2022...
