# Notgate
### Solution
```Verilog
module top_module( input in, output out );
	assign out = ~in;
endmodule
```
[code](5.v)

### Timing diagrams for selected test cases
![result]()
