<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>umcs.h source code [netbsd/sys/dev/usb/umcs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/umcs.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='umcs.h.html'>umcs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: umcs.h,v 1.2 2019/06/04 10:15:22 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td><i>/* $FreeBSD: head/sys/dev/usb/serial/umcs.h 252123 2013-06-23 20:19:51Z thomas $ */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2010 Lev Serebryakov &lt;lev@FreeBSD.org&gt;.</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="18">18</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="20">20</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="21">21</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="22">22</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="23">23</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="24">24</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="25">25</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="26">26</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_UMCS7840_H_">_UMCS7840_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/_UMCS7840_H_" data-ref="_M/_UMCS7840_H_">_UMCS7840_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/UMCS7840_MAX_PORTS" data-ref="_M/UMCS7840_MAX_PORTS">UMCS7840_MAX_PORTS</dfn>	4</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/UMCS7840_READ_LENGTH" data-ref="_M/UMCS7840_READ_LENGTH">UMCS7840_READ_LENGTH</dfn>	1	/* bytes */</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/UMCS7840_CTRL_TIMEOUT" data-ref="_M/UMCS7840_CTRL_TIMEOUT">UMCS7840_CTRL_TIMEOUT</dfn>	500	/* ms */</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Read/Wrtire registers vendor commands */</i></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_RDREQ" data-ref="_M/MCS7840_RDREQ">MCS7840_RDREQ</dfn>		0x0d</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_WRREQ" data-ref="_M/MCS7840_WRREQ">MCS7840_WRREQ</dfn>		0x0e</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/* Read/Wrtie EEPROM values */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_EEPROM_RW_WVALUE" data-ref="_M/MCS7840_EEPROM_RW_WVALUE">MCS7840_EEPROM_RW_WVALUE</dfn>	0x0900</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> *   All these registers are documented only in full datasheet,</i></td></tr>
<tr><th id="46">46</th><td><i> * which can be requested from MosChip tech support.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP1" data-ref="_M/MCS7840_DEV_REG_SP1">MCS7840_DEV_REG_SP1</dfn>		0x00	/* Options for for UART 1, R/W */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CONTROL1" data-ref="_M/MCS7840_DEV_REG_CONTROL1">MCS7840_DEV_REG_CONTROL1</dfn>	0x01	/* Control bits for UART 1,</u></td></tr>
<tr><th id="50">50</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_PINPONGHIGH" data-ref="_M/MCS7840_DEV_REG_PINPONGHIGH">MCS7840_DEV_REG_PINPONGHIGH</dfn>	0x02	/* High bits of ping-pong</u></td></tr>
<tr><th id="52">52</th><td><u>						 * register, R/W */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_PINPONGLOW" data-ref="_M/MCS7840_DEV_REG_PINPONGLOW">MCS7840_DEV_REG_PINPONGLOW</dfn>	0x03	/* Low bits of ping-pong</u></td></tr>
<tr><th id="54">54</th><td><u>						 * register, R/W */</u></td></tr>
<tr><th id="55">55</th><td><i>/* DCRx_1 Registers goes here (see below, they are documented) */</i></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_GPIO" data-ref="_M/MCS7840_DEV_REG_GPIO">MCS7840_DEV_REG_GPIO</dfn>		0x07	/* GPIO_0 and GPIO_1 bits,</u></td></tr>
<tr><th id="57">57</th><td><u>						 * undocumented, see notes</u></td></tr>
<tr><th id="58">58</th><td><u>						 * below R/W */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP2" data-ref="_M/MCS7840_DEV_REG_SP2">MCS7840_DEV_REG_SP2</dfn>		0x08	/* Options for for UART 2, R/W */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CONTROL2" data-ref="_M/MCS7840_DEV_REG_CONTROL2">MCS7840_DEV_REG_CONTROL2</dfn>	0x09	/* Control bits for UART 2,</u></td></tr>
<tr><th id="61">61</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP3" data-ref="_M/MCS7840_DEV_REG_SP3">MCS7840_DEV_REG_SP3</dfn>		0x0a	/* Options for for UART 3, R/W */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CONTROL3" data-ref="_M/MCS7840_DEV_REG_CONTROL3">MCS7840_DEV_REG_CONTROL3</dfn>	0x0b	/* Control bits for UART 3,</u></td></tr>
<tr><th id="64">64</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP4" data-ref="_M/MCS7840_DEV_REG_SP4">MCS7840_DEV_REG_SP4</dfn>		0x0c	/* Options for for UART 4, R/W */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CONTROL4" data-ref="_M/MCS7840_DEV_REG_CONTROL4">MCS7840_DEV_REG_CONTROL4</dfn>	0x0d	/* Control bits for UART 4,</u></td></tr>
<tr><th id="67">67</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_PLL_DIV_M" data-ref="_M/MCS7840_DEV_REG_PLL_DIV_M">MCS7840_DEV_REG_PLL_DIV_M</dfn>	0x0e	/* Pre-diviedr for PLL, R/W */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN1" data-ref="_M/MCS7840_DEV_REG_UNKNOWN1">MCS7840_DEV_REG_UNKNOWN1</dfn>	0x0f	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_PLL_DIV_N" data-ref="_M/MCS7840_DEV_REG_PLL_DIV_N">MCS7840_DEV_REG_PLL_DIV_N</dfn>	0x10	/* Loop divider for PLL, R/W */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CLOCK_MUX" data-ref="_M/MCS7840_DEV_REG_CLOCK_MUX">MCS7840_DEV_REG_CLOCK_MUX</dfn>	0x12	/* PLL input clock &amp; Interrupt</u></td></tr>
<tr><th id="72">72</th><td><u>						 * endpoint control, R/W */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN2" data-ref="_M/MCS7840_DEV_REG_UNKNOWN2">MCS7840_DEV_REG_UNKNOWN2</dfn>	0x11	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CLOCK_SELECT12" data-ref="_M/MCS7840_DEV_REG_CLOCK_SELECT12">MCS7840_DEV_REG_CLOCK_SELECT12</dfn>	0x13	/* Clock source for ports 1 &amp;</u></td></tr>
<tr><th id="75">75</th><td><u>						 * 2, R/W */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_CLOCK_SELECT34" data-ref="_M/MCS7840_DEV_REG_CLOCK_SELECT34">MCS7840_DEV_REG_CLOCK_SELECT34</dfn>	0x14	/* Clock source for ports 3 &amp;</u></td></tr>
<tr><th id="77">77</th><td><u>						 * 4, R/W */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN3" data-ref="_M/MCS7840_DEV_REG_UNKNOWN3">MCS7840_DEV_REG_UNKNOWN3</dfn>	0x15	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="79">79</th><td><i>/* DCRx_2-DCRx_4 Registers goes here (see below, they are documented) */</i></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN4" data-ref="_M/MCS7840_DEV_REG_UNKNOWN4">MCS7840_DEV_REG_UNKNOWN4</dfn>	0x1f	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN5" data-ref="_M/MCS7840_DEV_REG_UNKNOWN5">MCS7840_DEV_REG_UNKNOWN5</dfn>	0x20	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN6" data-ref="_M/MCS7840_DEV_REG_UNKNOWN6">MCS7840_DEV_REG_UNKNOWN6</dfn>	0x21	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN7" data-ref="_M/MCS7840_DEV_REG_UNKNOWN7">MCS7840_DEV_REG_UNKNOWN7</dfn>	0x22	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN8" data-ref="_M/MCS7840_DEV_REG_UNKNOWN8">MCS7840_DEV_REG_UNKNOWN8</dfn>	0x23	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWN9" data-ref="_M/MCS7840_DEV_REG_UNKNOWN9">MCS7840_DEV_REG_UNKNOWN9</dfn>	0x24	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWNA" data-ref="_M/MCS7840_DEV_REG_UNKNOWNA">MCS7840_DEV_REG_UNKNOWNA</dfn>	0x25	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWNB" data-ref="_M/MCS7840_DEV_REG_UNKNOWNB">MCS7840_DEV_REG_UNKNOWNB</dfn>	0x26	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWNC" data-ref="_M/MCS7840_DEV_REG_UNKNOWNC">MCS7840_DEV_REG_UNKNOWNC</dfn>	0x27	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWND" data-ref="_M/MCS7840_DEV_REG_UNKNOWND">MCS7840_DEV_REG_UNKNOWND</dfn>	0x28	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWNE" data-ref="_M/MCS7840_DEV_REG_UNKNOWNE">MCS7840_DEV_REG_UNKNOWNE</dfn>	0x29	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_UNKNOWNF" data-ref="_M/MCS7840_DEV_REG_UNKNOWNF">MCS7840_DEV_REG_UNKNOWNF</dfn>	0x2a	/* NOT MENTIONED AND NOT USED */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_MODE" data-ref="_M/MCS7840_DEV_REG_MODE">MCS7840_DEV_REG_MODE</dfn>		0x2b	/* Hardware configuration,</u></td></tr>
<tr><th id="93">93</th><td><u>						 * R/Only */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP1_ICG" data-ref="_M/MCS7840_DEV_REG_SP1_ICG">MCS7840_DEV_REG_SP1_ICG</dfn>		0x2c	/* Inter character gap</u></td></tr>
<tr><th id="95">95</th><td><u>						 * configuration for Port 1,</u></td></tr>
<tr><th id="96">96</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP2_ICG" data-ref="_M/MCS7840_DEV_REG_SP2_ICG">MCS7840_DEV_REG_SP2_ICG</dfn>		0x2d	/* Inter character gap</u></td></tr>
<tr><th id="98">98</th><td><u>						 * configuration for Port 2,</u></td></tr>
<tr><th id="99">99</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP3_ICG" data-ref="_M/MCS7840_DEV_REG_SP3_ICG">MCS7840_DEV_REG_SP3_ICG</dfn>		0x2e	/* Inter character gap</u></td></tr>
<tr><th id="101">101</th><td><u>						 * configuration for Port 3,</u></td></tr>
<tr><th id="102">102</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_SP4_ICG" data-ref="_M/MCS7840_DEV_REG_SP4_ICG">MCS7840_DEV_REG_SP4_ICG</dfn>		0x2f	/* Inter character gap</u></td></tr>
<tr><th id="104">104</th><td><u>						 * configuration for Port 4,</u></td></tr>
<tr><th id="105">105</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_RX_SAMPLING12" data-ref="_M/MCS7840_DEV_REG_RX_SAMPLING12">MCS7840_DEV_REG_RX_SAMPLING12</dfn>	0x30	/* RX sampling for ports 1 &amp;</u></td></tr>
<tr><th id="107">107</th><td><u>						 * 2, R/W */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_RX_SAMPLING34" data-ref="_M/MCS7840_DEV_REG_RX_SAMPLING34">MCS7840_DEV_REG_RX_SAMPLING34</dfn>	0x31	/* RX sampling for ports 3 &amp;</u></td></tr>
<tr><th id="109">109</th><td><u>						 * 4, R/W */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BI_FIFO_STAT1" data-ref="_M/MCS7840_DEV_REG_BI_FIFO_STAT1">MCS7840_DEV_REG_BI_FIFO_STAT1</dfn>	0x32	/* Bulk-In FIFO Stat for Port</u></td></tr>
<tr><th id="111">111</th><td><u>						 * 1, contains number of</u></td></tr>
<tr><th id="112">112</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BO_FIFO_STAT1" data-ref="_M/MCS7840_DEV_REG_BO_FIFO_STAT1">MCS7840_DEV_REG_BO_FIFO_STAT1</dfn>	0x33	/* Bulk-out FIFO Stat for Port</u></td></tr>
<tr><th id="114">114</th><td><u>						 * 1, contains number of</u></td></tr>
<tr><th id="115">115</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BI_FIFO_STAT2" data-ref="_M/MCS7840_DEV_REG_BI_FIFO_STAT2">MCS7840_DEV_REG_BI_FIFO_STAT2</dfn>	0x34	/* Bulk-In FIFO Stat for Port</u></td></tr>
<tr><th id="117">117</th><td><u>						 * 2, contains number of</u></td></tr>
<tr><th id="118">118</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BO_FIFO_STAT2" data-ref="_M/MCS7840_DEV_REG_BO_FIFO_STAT2">MCS7840_DEV_REG_BO_FIFO_STAT2</dfn>	0x35	/* Bulk-out FIFO Stat for Port</u></td></tr>
<tr><th id="120">120</th><td><u>						 * 2, contains number of</u></td></tr>
<tr><th id="121">121</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BI_FIFO_STAT3" data-ref="_M/MCS7840_DEV_REG_BI_FIFO_STAT3">MCS7840_DEV_REG_BI_FIFO_STAT3</dfn>	0x36	/* Bulk-In FIFO Stat for Port</u></td></tr>
<tr><th id="123">123</th><td><u>						 * 3, contains number of</u></td></tr>
<tr><th id="124">124</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BO_FIFO_STAT3" data-ref="_M/MCS7840_DEV_REG_BO_FIFO_STAT3">MCS7840_DEV_REG_BO_FIFO_STAT3</dfn>	0x37	/* Bulk-out FIFO Stat for Port</u></td></tr>
<tr><th id="126">126</th><td><u>						 * 3, contains number of</u></td></tr>
<tr><th id="127">127</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BI_FIFO_STAT4" data-ref="_M/MCS7840_DEV_REG_BI_FIFO_STAT4">MCS7840_DEV_REG_BI_FIFO_STAT4</dfn>	0x38	/* Bulk-In FIFO Stat for Port</u></td></tr>
<tr><th id="129">129</th><td><u>						 * 4, contains number of</u></td></tr>
<tr><th id="130">130</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_BO_FIFO_STAT4" data-ref="_M/MCS7840_DEV_REG_BO_FIFO_STAT4">MCS7840_DEV_REG_BO_FIFO_STAT4</dfn>	0x39	/* Bulk-out FIFO Stat for Port</u></td></tr>
<tr><th id="132">132</th><td><u>						 * 4, contains number of</u></td></tr>
<tr><th id="133">133</th><td><u>						 * availiable bytes, R/Only */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_ZERO_PERIOD1" data-ref="_M/MCS7840_DEV_REG_ZERO_PERIOD1">MCS7840_DEV_REG_ZERO_PERIOD1</dfn>	0x3a	/* Period between zero out</u></td></tr>
<tr><th id="135">135</th><td><u>						 * frames for Port 1, R/W */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_ZERO_PERIOD2" data-ref="_M/MCS7840_DEV_REG_ZERO_PERIOD2">MCS7840_DEV_REG_ZERO_PERIOD2</dfn>	0x3b	/* Period between zero out</u></td></tr>
<tr><th id="137">137</th><td><u>						 * frames for Port 1, R/W */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_ZERO_PERIOD3" data-ref="_M/MCS7840_DEV_REG_ZERO_PERIOD3">MCS7840_DEV_REG_ZERO_PERIOD3</dfn>	0x3c	/* Period between zero out</u></td></tr>
<tr><th id="139">139</th><td><u>						 * frames for Port 1, R/W */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_ZERO_PERIOD4" data-ref="_M/MCS7840_DEV_REG_ZERO_PERIOD4">MCS7840_DEV_REG_ZERO_PERIOD4</dfn>	0x3d	/* Period between zero out</u></td></tr>
<tr><th id="141">141</th><td><u>						 * frames for Port 1, R/W */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_ZERO_ENABLE" data-ref="_M/MCS7840_DEV_REG_ZERO_ENABLE">MCS7840_DEV_REG_ZERO_ENABLE</dfn>	0x3e	/* Enable/disable of zero out</u></td></tr>
<tr><th id="143">143</th><td><u>						 * frames, R/W */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_LOW1" data-ref="_M/MCS7840_DEV_REG_THR_VAL_LOW1">MCS7840_DEV_REG_THR_VAL_LOW1</dfn>	0x3f	/* Low 8 bits of threshhold</u></td></tr>
<tr><th id="145">145</th><td><u>						 * value for Bulk-Out for Port</u></td></tr>
<tr><th id="146">146</th><td><u>						 * 1, R/W */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_HIGH1" data-ref="_M/MCS7840_DEV_REG_THR_VAL_HIGH1">MCS7840_DEV_REG_THR_VAL_HIGH1</dfn>	0x40	/* High 1 bit of threshhold</u></td></tr>
<tr><th id="148">148</th><td><u>						 * value for Bulk-Out and</u></td></tr>
<tr><th id="149">149</th><td><u>						 * enable flag for Port 1, R/W */</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_LOW2" data-ref="_M/MCS7840_DEV_REG_THR_VAL_LOW2">MCS7840_DEV_REG_THR_VAL_LOW2</dfn>	0x41	/* Low 8 bits of threshhold</u></td></tr>
<tr><th id="151">151</th><td><u>						 * value for Bulk-Out for Port</u></td></tr>
<tr><th id="152">152</th><td><u>						 * 2, R/W */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_HIGH2" data-ref="_M/MCS7840_DEV_REG_THR_VAL_HIGH2">MCS7840_DEV_REG_THR_VAL_HIGH2</dfn>	0x42	/* High 1 bit of threshhold</u></td></tr>
<tr><th id="154">154</th><td><u>						 * value for Bulk-Out and</u></td></tr>
<tr><th id="155">155</th><td><u>						 * enable flag for Port 2, R/W */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_LOW3" data-ref="_M/MCS7840_DEV_REG_THR_VAL_LOW3">MCS7840_DEV_REG_THR_VAL_LOW3</dfn>	0x43	/* Low 8 bits of threshhold</u></td></tr>
<tr><th id="157">157</th><td><u>						 * value for Bulk-Out for Port</u></td></tr>
<tr><th id="158">158</th><td><u>						 * 3, R/W */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_HIGH3" data-ref="_M/MCS7840_DEV_REG_THR_VAL_HIGH3">MCS7840_DEV_REG_THR_VAL_HIGH3</dfn>	0x44	/* High 1 bit of threshhold</u></td></tr>
<tr><th id="160">160</th><td><u>						 * value for Bulk-Out and</u></td></tr>
<tr><th id="161">161</th><td><u>						 * enable flag for Port 3, R/W */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_LOW4" data-ref="_M/MCS7840_DEV_REG_THR_VAL_LOW4">MCS7840_DEV_REG_THR_VAL_LOW4</dfn>	0x45	/* Low 8 bits of threshhold</u></td></tr>
<tr><th id="163">163</th><td><u>						 * value for Bulk-Out for Port</u></td></tr>
<tr><th id="164">164</th><td><u>						 * 4, R/W */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_THR_VAL_HIGH4" data-ref="_M/MCS7840_DEV_REG_THR_VAL_HIGH4">MCS7840_DEV_REG_THR_VAL_HIGH4</dfn>	0x46	/* High 1 bit of threshhold</u></td></tr>
<tr><th id="166">166</th><td><u>						 * value for Bulk-Out and</u></td></tr>
<tr><th id="167">167</th><td><u>						 * enable flag for Port 4, R/W */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* Bits for SPx registers */</i></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_LOOP_PIPES" data-ref="_M/MCS7840_DEV_SPx_LOOP_PIPES">MCS7840_DEV_SPx_LOOP_PIPES</dfn>	0x01	/* Loop Bulk-Out FIFO to the</u></td></tr>
<tr><th id="171">171</th><td><u>						 * Bulk-In FIFO, default = 0 */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_SKIP_ERR_DATA" data-ref="_M/MCS7840_DEV_SPx_SKIP_ERR_DATA">MCS7840_DEV_SPx_SKIP_ERR_DATA</dfn>	0x02	/* Drop data bytes from UART,</u></td></tr>
<tr><th id="173">173</th><td><u>						 * which were received with</u></td></tr>
<tr><th id="174">174</th><td><u>						 * errors, default = 0 */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_RESET_OUT_FIFO" data-ref="_M/MCS7840_DEV_SPx_RESET_OUT_FIFO">MCS7840_DEV_SPx_RESET_OUT_FIFO</dfn>	0x04	/* Reset Bulk-Out FIFO */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_RESET_IN_FIFO" data-ref="_M/MCS7840_DEV_SPx_RESET_IN_FIFO">MCS7840_DEV_SPx_RESET_IN_FIFO</dfn>	0x08	/* Reset Bulk-In FIFO */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_MASK" data-ref="_M/MCS7840_DEV_SPx_CLOCK_MASK">MCS7840_DEV_SPx_CLOCK_MASK</dfn>	0x70	/* Mask to extract Baud CLK</u></td></tr>
<tr><th id="178">178</th><td><u>						 * source */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X1" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X1">MCS7840_DEV_SPx_CLOCK_X1</dfn>	0x00	/* CLK =  1.8432Mhz, max speed</u></td></tr>
<tr><th id="180">180</th><td><u>						 * = 115200 bps, default */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X2" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X2">MCS7840_DEV_SPx_CLOCK_X2</dfn>	0x10	/* CLK =  3.6864Mhz, max speed</u></td></tr>
<tr><th id="182">182</th><td><u>						 * = 230400 bps */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X35" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X35">MCS7840_DEV_SPx_CLOCK_X35</dfn>	0x20	/* CLK =  6.4512Mhz, max speed</u></td></tr>
<tr><th id="184">184</th><td><u>						 * = 403200 bps */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X4" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X4">MCS7840_DEV_SPx_CLOCK_X4</dfn>	0x30	/* CLK =  7.3728Mhz, max speed</u></td></tr>
<tr><th id="186">186</th><td><u>						 * = 460800 bps */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X7" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X7">MCS7840_DEV_SPx_CLOCK_X7</dfn>	0x40	/* CLK = 12.9024Mhz, max speed</u></td></tr>
<tr><th id="188">188</th><td><u>						 * = 806400 bps */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_X8" data-ref="_M/MCS7840_DEV_SPx_CLOCK_X8">MCS7840_DEV_SPx_CLOCK_X8</dfn>	0x50	/* CLK = 14.7456Mhz, max speed</u></td></tr>
<tr><th id="190">190</th><td><u>						 * = 921600 bps */</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_24MHZ" data-ref="_M/MCS7840_DEV_SPx_CLOCK_24MHZ">MCS7840_DEV_SPx_CLOCK_24MHZ</dfn>	0x60	/* CLK = 24.0000Mhz, max speed</u></td></tr>
<tr><th id="192">192</th><td><u>						 * = 1.5 Mbps */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_48MHZ" data-ref="_M/MCS7840_DEV_SPx_CLOCK_48MHZ">MCS7840_DEV_SPx_CLOCK_48MHZ</dfn>	0x70	/* CLK = 48.0000Mhz, max speed</u></td></tr>
<tr><th id="194">194</th><td><u>						 * = 3.0 Mbps */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_CLOCK_SHIFT" data-ref="_M/MCS7840_DEV_SPx_CLOCK_SHIFT">MCS7840_DEV_SPx_CLOCK_SHIFT</dfn>	4	/* Value 0..7 can be shifted</u></td></tr>
<tr><th id="196">196</th><td><u>						 * to get clock value */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_UART_RESET" data-ref="_M/MCS7840_DEV_SPx_UART_RESET">MCS7840_DEV_SPx_UART_RESET</dfn>	0x80	/* Reset UART */</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* Bits for CONTROLx registers */</i></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_HWFC" data-ref="_M/MCS7840_DEV_CONTROLx_HWFC">MCS7840_DEV_CONTROLx_HWFC</dfn>		0x01	/* Enable hardware flow</u></td></tr>
<tr><th id="201">201</th><td><u>							 * control (when power</u></td></tr>
<tr><th id="202">202</th><td><u>							 * down? It is unclear</u></td></tr>
<tr><th id="203">203</th><td><u>							 * in documents),</u></td></tr>
<tr><th id="204">204</th><td><u>							 * default = 0 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_UNUNSED1" data-ref="_M/MCS7840_DEV_CONTROLx_UNUNSED1">MCS7840_DEV_CONTROLx_UNUNSED1</dfn>		0x02	/* Reserved */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_CTS_ENABLE" data-ref="_M/MCS7840_DEV_CONTROLx_CTS_ENABLE">MCS7840_DEV_CONTROLx_CTS_ENABLE</dfn>		0x04	/* CTS changes are</u></td></tr>
<tr><th id="207">207</th><td><u>							 * translated to MSR,</u></td></tr>
<tr><th id="208">208</th><td><u>							 * default = 0 */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_UNUSED2" data-ref="_M/MCS7840_DEV_CONTROLx_UNUSED2">MCS7840_DEV_CONTROLx_UNUSED2</dfn>		0x08	/* Reserved for ports</u></td></tr>
<tr><th id="210">210</th><td><u>							 * 2,3,4 */</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROL1_DRIVER_DONE" data-ref="_M/MCS7840_DEV_CONTROL1_DRIVER_DONE">MCS7840_DEV_CONTROL1_DRIVER_DONE</dfn>	0x08	/* USB enumerating is</u></td></tr>
<tr><th id="212">212</th><td><u>							 * finished, USB</u></td></tr>
<tr><th id="213">213</th><td><u>							 * enumeration memory</u></td></tr>
<tr><th id="214">214</th><td><u>							 * can be used as FIFOs */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_RX_NEGATE" data-ref="_M/MCS7840_DEV_CONTROLx_RX_NEGATE">MCS7840_DEV_CONTROLx_RX_NEGATE</dfn>		0x10	/* Negate RX input,</u></td></tr>
<tr><th id="216">216</th><td><u>							 * works for IrDA mode</u></td></tr>
<tr><th id="217">217</th><td><u>							 * only, default = 0 */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_RX_DISABLE" data-ref="_M/MCS7840_DEV_CONTROLx_RX_DISABLE">MCS7840_DEV_CONTROLx_RX_DISABLE</dfn>		0x20	/* Disable RX logic,</u></td></tr>
<tr><th id="219">219</th><td><u>							 * works only for</u></td></tr>
<tr><th id="220">220</th><td><u>							 * RS-232/RS-485 mode,</u></td></tr>
<tr><th id="221">221</th><td><u>							 * default = 0 */</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_FSM_CONTROL" data-ref="_M/MCS7840_DEV_CONTROLx_FSM_CONTROL">MCS7840_DEV_CONTROLx_FSM_CONTROL</dfn>	0x40	/* Disable RX FSM when</u></td></tr>
<tr><th id="223">223</th><td><u>							 * TX is in progress,</u></td></tr>
<tr><th id="224">224</th><td><u>							 * works for IrDA mode</u></td></tr>
<tr><th id="225">225</th><td><u>							 * only, default = 0 */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CONTROLx_UNUSED3" data-ref="_M/MCS7840_DEV_CONTROLx_UNUSED3">MCS7840_DEV_CONTROLx_UNUSED3</dfn>		0x80	/* Reserved */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/*</i></td></tr>
<tr><th id="229">229</th><td><i> * Bits for PINPONGx registers</i></td></tr>
<tr><th id="230">230</th><td><i> * These registers control how often two input buffers</i></td></tr>
<tr><th id="231">231</th><td><i> * for Bulk-In FIFOs are swapped. One of buffers is used</i></td></tr>
<tr><th id="232">232</th><td><i> * for USB trnasfer, other for receiving data from UART.</i></td></tr>
<tr><th id="233">233</th><td><i> * Exact meaning of 15 bit value in these registers is unknown</i></td></tr>
<tr><th id="234">234</th><td><i> */</i></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PINPONGHIGH_MULT" data-ref="_M/MCS7840_DEV_PINPONGHIGH_MULT">MCS7840_DEV_PINPONGHIGH_MULT</dfn>	128	/* Only 7 bits in PINPONGLOW</u></td></tr>
<tr><th id="236">236</th><td><u>						 * register */</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PINPONGLOW_BITS" data-ref="_M/MCS7840_DEV_PINPONGLOW_BITS">MCS7840_DEV_PINPONGLOW_BITS</dfn>	7	/* Only 7 bits in PINPONGLOW</u></td></tr>
<tr><th id="238">238</th><td><u>						 * register */</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/*</i></td></tr>
<tr><th id="241">241</th><td><i> *  THIS ONE IS UNDOCUMENTED IN FULL DATASHEET, but e-mail from tech support</i></td></tr>
<tr><th id="242">242</th><td><i> * confirms, that it is register for GPIO_0 and GPIO_1 data input/output.</i></td></tr>
<tr><th id="243">243</th><td><i> *  Chips has 2 GPIO, but first one (lower bit) MUST be used by device</i></td></tr>
<tr><th id="244">244</th><td><i> * authors as "number of port" indicator, grounded (0) for two-port</i></td></tr>
<tr><th id="245">245</th><td><i> * devices and pulled-up to 1 for 4-port devices.</i></td></tr>
<tr><th id="246">246</th><td><i> */</i></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_GPIO_4PORTS" data-ref="_M/MCS7840_DEV_GPIO_4PORTS">MCS7840_DEV_GPIO_4PORTS</dfn>		0x01	/* Device has 4 ports</u></td></tr>
<tr><th id="248">248</th><td><u>						 * configured */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_GPIO_GPIO_0" data-ref="_M/MCS7840_DEV_GPIO_GPIO_0">MCS7840_DEV_GPIO_GPIO_0</dfn>		0x01	/* The same as above */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_GPIO_GPIO_1" data-ref="_M/MCS7840_DEV_GPIO_GPIO_1">MCS7840_DEV_GPIO_GPIO_1</dfn>		0x02	/* GPIO_1 data */</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/*</i></td></tr>
<tr><th id="253">253</th><td><i> * Constants for PLL dividers</i></td></tr>
<tr><th id="254">254</th><td><i> * Ouptut frequency of PLL is:</i></td></tr>
<tr><th id="255">255</th><td><i> *   Fout = (N/M) * Fin.</i></td></tr>
<tr><th id="256">256</th><td><i> * Default PLL input frequency Fin is 12Mhz (on-chip).</i></td></tr>
<tr><th id="257">257</th><td><i> */</i></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_M_BITS" data-ref="_M/MCS7840_DEV_PLL_DIV_M_BITS">MCS7840_DEV_PLL_DIV_M_BITS</dfn>	6	/* Number of useful bits for M</u></td></tr>
<tr><th id="259">259</th><td><u>						 * divider */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_M_MASK" data-ref="_M/MCS7840_DEV_PLL_DIV_M_MASK">MCS7840_DEV_PLL_DIV_M_MASK</dfn>	0x3f	/* Mask for M divider */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_M_MIN" data-ref="_M/MCS7840_DEV_PLL_DIV_M_MIN">MCS7840_DEV_PLL_DIV_M_MIN</dfn>	1	/* Minimum value for M, 0 is</u></td></tr>
<tr><th id="262">262</th><td><u>						 * forbidden */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_M_DEF" data-ref="_M/MCS7840_DEV_PLL_DIV_M_DEF">MCS7840_DEV_PLL_DIV_M_DEF</dfn>	1	/* Default value for M */</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_M_MAX" data-ref="_M/MCS7840_DEV_PLL_DIV_M_MAX">MCS7840_DEV_PLL_DIV_M_MAX</dfn>	63	/* Maximum value for M */</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_N_BITS" data-ref="_M/MCS7840_DEV_PLL_DIV_N_BITS">MCS7840_DEV_PLL_DIV_N_BITS</dfn>	6	/* Number of useful bits for N</u></td></tr>
<tr><th id="266">266</th><td><u>						 * divider */</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_N_MASK" data-ref="_M/MCS7840_DEV_PLL_DIV_N_MASK">MCS7840_DEV_PLL_DIV_N_MASK</dfn>	0x3f	/* Mask for N divider */</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_N_MIN" data-ref="_M/MCS7840_DEV_PLL_DIV_N_MIN">MCS7840_DEV_PLL_DIV_N_MIN</dfn>	1	/* Minimum value for N, 0 is</u></td></tr>
<tr><th id="269">269</th><td><u>						 * forbidden */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_N_DEF" data-ref="_M/MCS7840_DEV_PLL_DIV_N_DEF">MCS7840_DEV_PLL_DIV_N_DEF</dfn>	8	/* Default value for N */</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_PLL_DIV_N_MAX" data-ref="_M/MCS7840_DEV_PLL_DIV_N_MAX">MCS7840_DEV_PLL_DIV_N_MAX</dfn>	63	/* Maximum value for N */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* Bits for CLOCK_MUX register */</i></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_INPUTMASK" data-ref="_M/MCS7840_DEV_CLOCK_MUX_INPUTMASK">MCS7840_DEV_CLOCK_MUX_INPUTMASK</dfn>	0x03	/* Mask to extract PLL clock</u></td></tr>
<tr><th id="275">275</th><td><u>						 * input */</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_IN12MHZ" data-ref="_M/MCS7840_DEV_CLOCK_MUX_IN12MHZ">MCS7840_DEV_CLOCK_MUX_IN12MHZ</dfn>	0x00	/* 12Mhz PLL input, default */</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_INEXTRN" data-ref="_M/MCS7840_DEV_CLOCK_MUX_INEXTRN">MCS7840_DEV_CLOCK_MUX_INEXTRN</dfn>	0x01	/* External (device-depended)</u></td></tr>
<tr><th id="278">278</th><td><u>						 * PLL input */</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_INRSV1" data-ref="_M/MCS7840_DEV_CLOCK_MUX_INRSV1">MCS7840_DEV_CLOCK_MUX_INRSV1</dfn>	0x02	/* Reserved */</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_INRSV2" data-ref="_M/MCS7840_DEV_CLOCK_MUX_INRSV2">MCS7840_DEV_CLOCK_MUX_INRSV2</dfn>	0x03	/* Reserved */</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_PLLHIGH" data-ref="_M/MCS7840_DEV_CLOCK_MUX_PLLHIGH">MCS7840_DEV_CLOCK_MUX_PLLHIGH</dfn>	0x04	/* 0 = PLL Output is</u></td></tr>
<tr><th id="282">282</th><td><u>						 * 20MHz-100MHz (default), 1 =</u></td></tr>
<tr><th id="283">283</th><td><u>						 * 100MHz-300MHz range */</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_INTRFIFOS" data-ref="_M/MCS7840_DEV_CLOCK_MUX_INTRFIFOS">MCS7840_DEV_CLOCK_MUX_INTRFIFOS</dfn>	0x08	/* Enable additional 8 bytes</u></td></tr>
<tr><th id="285">285</th><td><u>						 * fro Interrupt USB pipe with</u></td></tr>
<tr><th id="286">286</th><td><u>						 * USB FIFOs statuses, default</u></td></tr>
<tr><th id="287">287</th><td><u>						 * = 0 */</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_RESERVED1" data-ref="_M/MCS7840_DEV_CLOCK_MUX_RESERVED1">MCS7840_DEV_CLOCK_MUX_RESERVED1</dfn>	0x10	/* Unused */</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_RESERVED2" data-ref="_M/MCS7840_DEV_CLOCK_MUX_RESERVED2">MCS7840_DEV_CLOCK_MUX_RESERVED2</dfn>	0x20	/* Unused */</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_RESERVED3" data-ref="_M/MCS7840_DEV_CLOCK_MUX_RESERVED3">MCS7840_DEV_CLOCK_MUX_RESERVED3</dfn>	0x40	/* Unused */</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_MUX_RESERVED4" data-ref="_M/MCS7840_DEV_CLOCK_MUX_RESERVED4">MCS7840_DEV_CLOCK_MUX_RESERVED4</dfn>	0x80	/* Unused */</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* Bits for CLOCK_SELECTxx registers	*/</i></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT1_MASK" data-ref="_M/MCS7840_DEV_CLOCK_SELECT1_MASK">MCS7840_DEV_CLOCK_SELECT1_MASK</dfn>	0x07	/* Bits for port 1 in</u></td></tr>
<tr><th id="295">295</th><td><u>						 * CLOCK_SELECT12 */</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT1_SHIFT" data-ref="_M/MCS7840_DEV_CLOCK_SELECT1_SHIFT">MCS7840_DEV_CLOCK_SELECT1_SHIFT</dfn>	0	/* Shift for port 1in</u></td></tr>
<tr><th id="297">297</th><td><u>						 * CLOCK_SELECT12 */</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT2_MASK" data-ref="_M/MCS7840_DEV_CLOCK_SELECT2_MASK">MCS7840_DEV_CLOCK_SELECT2_MASK</dfn>	0x38	/* Bits for port 2 in</u></td></tr>
<tr><th id="299">299</th><td><u>						 * CLOCK_SELECT12 */</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT2_SHIFT" data-ref="_M/MCS7840_DEV_CLOCK_SELECT2_SHIFT">MCS7840_DEV_CLOCK_SELECT2_SHIFT</dfn>	3	/* Shift for port 2 in</u></td></tr>
<tr><th id="301">301</th><td><u>						 * CLOCK_SELECT12 */</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT3_MASK" data-ref="_M/MCS7840_DEV_CLOCK_SELECT3_MASK">MCS7840_DEV_CLOCK_SELECT3_MASK</dfn>	0x07	/* Bits for port 3 in</u></td></tr>
<tr><th id="303">303</th><td><u>						 * CLOCK_SELECT23 */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT3_SHIFT" data-ref="_M/MCS7840_DEV_CLOCK_SELECT3_SHIFT">MCS7840_DEV_CLOCK_SELECT3_SHIFT</dfn>	0	/* Shift for port 3 in</u></td></tr>
<tr><th id="305">305</th><td><u>						 * CLOCK_SELECT23 */</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT4_MASK" data-ref="_M/MCS7840_DEV_CLOCK_SELECT4_MASK">MCS7840_DEV_CLOCK_SELECT4_MASK</dfn>	0x38	/* Bits for port 4 in</u></td></tr>
<tr><th id="307">307</th><td><u>						 * CLOCK_SELECT23 */</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT4_SHIFT" data-ref="_M/MCS7840_DEV_CLOCK_SELECT4_SHIFT">MCS7840_DEV_CLOCK_SELECT4_SHIFT</dfn>	3	/* Shift for port 4 in</u></td></tr>
<tr><th id="309">309</th><td><u>						 * CLOCK_SELECT23 */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_STD" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_STD">MCS7840_DEV_CLOCK_SELECT_STD</dfn>	0x00	/* STANDARD baudrate derived</u></td></tr>
<tr><th id="311">311</th><td><u>						 * from 96Mhz, default for all</u></td></tr>
<tr><th id="312">312</th><td><u>						 * ports */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_30MHZ" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_30MHZ">MCS7840_DEV_CLOCK_SELECT_30MHZ</dfn>	0x01	/* 30Mhz */</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_96MHZ" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_96MHZ">MCS7840_DEV_CLOCK_SELECT_96MHZ</dfn>	0x02	/* 96Mhz direct */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_120MHZ" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_120MHZ">MCS7840_DEV_CLOCK_SELECT_120MHZ</dfn>	0x03	/* 120Mhz */</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_PLL" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_PLL">MCS7840_DEV_CLOCK_SELECT_PLL</dfn>	0x04	/* PLL output (see for M and N</u></td></tr>
<tr><th id="317">317</th><td><u>						 * dividers) */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_EXT" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_EXT">MCS7840_DEV_CLOCK_SELECT_EXT</dfn>	0x05	/* External clock input</u></td></tr>
<tr><th id="319">319</th><td><u>						 * (device-dependend) */</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_RES1" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_RES1">MCS7840_DEV_CLOCK_SELECT_RES1</dfn>	0x06	/* Unused */</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_CLOCK_SELECT_RES2" data-ref="_M/MCS7840_DEV_CLOCK_SELECT_RES2">MCS7840_DEV_CLOCK_SELECT_RES2</dfn>	0x07	/* Unused */</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>/* Bits for MODE register */</i></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_RESERVED1" data-ref="_M/MCS7840_DEV_MODE_RESERVED1">MCS7840_DEV_MODE_RESERVED1</dfn>	0x01	/* Unused */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_RESET" data-ref="_M/MCS7840_DEV_MODE_RESET">MCS7840_DEV_MODE_RESET</dfn>		0x02	/* 0: RESET = Active High</u></td></tr>
<tr><th id="326">326</th><td><u>						 * (default), 1: Reserved (?) */</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_SER_PRSNT" data-ref="_M/MCS7840_DEV_MODE_SER_PRSNT">MCS7840_DEV_MODE_SER_PRSNT</dfn>	0x04	/* 0: Reserved, 1: Do not use</u></td></tr>
<tr><th id="328">328</th><td><u>						 * hardocded values (default)</u></td></tr>
<tr><th id="329">329</th><td><u>						 * (?) */</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_PLLBYPASS" data-ref="_M/MCS7840_DEV_MODE_PLLBYPASS">MCS7840_DEV_MODE_PLLBYPASS</dfn>	0x08	/* 1: PLL output is bypassed,</u></td></tr>
<tr><th id="331">331</th><td><u>						 * default = 0 */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_PORBYPASS" data-ref="_M/MCS7840_DEV_MODE_PORBYPASS">MCS7840_DEV_MODE_PORBYPASS</dfn>	0x10	/* 1: Power-On Reset is</u></td></tr>
<tr><th id="333">333</th><td><u>						 * bypassed, default = 0 */</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_SELECT24S" data-ref="_M/MCS7840_DEV_MODE_SELECT24S">MCS7840_DEV_MODE_SELECT24S</dfn>	0x20	/* 0: 4 Serial Ports / IrDA</u></td></tr>
<tr><th id="335">335</th><td><u>						 * active, 1: 2 Serial Ports /</u></td></tr>
<tr><th id="336">336</th><td><u>						 * IrDA active */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_EEPROMWR" data-ref="_M/MCS7840_DEV_MODE_EEPROMWR">MCS7840_DEV_MODE_EEPROMWR</dfn>	0x40	/* EEPROM write is enabled,</u></td></tr>
<tr><th id="338">338</th><td><u>						 * default */</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_MODE_IRDA" data-ref="_M/MCS7840_DEV_MODE_IRDA">MCS7840_DEV_MODE_IRDA</dfn>		0x80	/* IrDA mode is activated</u></td></tr>
<tr><th id="340">340</th><td><u>						 * (could be turned on),</u></td></tr>
<tr><th id="341">341</th><td><u>						 * default */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Bits for SPx ICG */</i></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_SPx_ICG_DEF" data-ref="_M/MCS7840_DEV_SPx_ICG_DEF">MCS7840_DEV_SPx_ICG_DEF</dfn>		0x24	/* All 8 bits is used as</u></td></tr>
<tr><th id="345">345</th><td><u>						 * number of BAUD clocks of</u></td></tr>
<tr><th id="346">346</th><td><u>						 * pause */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/*</i></td></tr>
<tr><th id="349">349</th><td><i> * Bits for RX_SAMPLINGxx registers</i></td></tr>
<tr><th id="350">350</th><td><i> * These registers control when bit value will be sampled within</i></td></tr>
<tr><th id="351">351</th><td><i> * the baud period.</i></td></tr>
<tr><th id="352">352</th><td><i> * 0 is very beginning of period, 15 is very end, 7 is the middle.</i></td></tr>
<tr><th id="353">353</th><td><i> */</i></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING1_MASK" data-ref="_M/MCS7840_DEV_RX_SAMPLING1_MASK">MCS7840_DEV_RX_SAMPLING1_MASK</dfn>	0x0f	/* Bits for port 1 in</u></td></tr>
<tr><th id="355">355</th><td><u>						 * RX_SAMPLING12 */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING1_SHIFT" data-ref="_M/MCS7840_DEV_RX_SAMPLING1_SHIFT">MCS7840_DEV_RX_SAMPLING1_SHIFT</dfn>	0	/* Shift for port 1in</u></td></tr>
<tr><th id="357">357</th><td><u>						 * RX_SAMPLING12 */</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING2_MASK" data-ref="_M/MCS7840_DEV_RX_SAMPLING2_MASK">MCS7840_DEV_RX_SAMPLING2_MASK</dfn>	0xf0	/* Bits for port 2 in</u></td></tr>
<tr><th id="359">359</th><td><u>						 * RX_SAMPLING12 */</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING2_SHIFT" data-ref="_M/MCS7840_DEV_RX_SAMPLING2_SHIFT">MCS7840_DEV_RX_SAMPLING2_SHIFT</dfn>	4	/* Shift for port 2 in</u></td></tr>
<tr><th id="361">361</th><td><u>						 * RX_SAMPLING12 */</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING3_MASK" data-ref="_M/MCS7840_DEV_RX_SAMPLING3_MASK">MCS7840_DEV_RX_SAMPLING3_MASK</dfn>	0x0f	/* Bits for port 3 in</u></td></tr>
<tr><th id="363">363</th><td><u>						 * RX_SAMPLING23 */</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING3_SHIFT" data-ref="_M/MCS7840_DEV_RX_SAMPLING3_SHIFT">MCS7840_DEV_RX_SAMPLING3_SHIFT</dfn>	0	/* Shift for port 3 in</u></td></tr>
<tr><th id="365">365</th><td><u>						 * RX_SAMPLING23 */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING4_MASK" data-ref="_M/MCS7840_DEV_RX_SAMPLING4_MASK">MCS7840_DEV_RX_SAMPLING4_MASK</dfn>	0xf0	/* Bits for port 4 in</u></td></tr>
<tr><th id="367">367</th><td><u>						 * RX_SAMPLING23 */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLING4_SHIFT" data-ref="_M/MCS7840_DEV_RX_SAMPLING4_SHIFT">MCS7840_DEV_RX_SAMPLING4_SHIFT</dfn>	4	/* Shift for port 4 in</u></td></tr>
<tr><th id="369">369</th><td><u>						 * RX_SAMPLING23 */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLINGx_MIN" data-ref="_M/MCS7840_DEV_RX_SAMPLINGx_MIN">MCS7840_DEV_RX_SAMPLINGx_MIN</dfn>	0	/* Max for any RX Sampling */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLINGx_DEF" data-ref="_M/MCS7840_DEV_RX_SAMPLINGx_DEF">MCS7840_DEV_RX_SAMPLINGx_DEF</dfn>	7	/* Default for any RX</u></td></tr>
<tr><th id="372">372</th><td><u>						 * Sampling, center of period */</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_RX_SAMPLINGx_MAX" data-ref="_M/MCS7840_DEV_RX_SAMPLINGx_MAX">MCS7840_DEV_RX_SAMPLINGx_MAX</dfn>	15	/* Min for any RX Sampling */</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* Bits for ZERO_PERIODx */</i></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_ZERO_PERIODx_DEF" data-ref="_M/MCS7840_DEV_ZERO_PERIODx_DEF">MCS7840_DEV_ZERO_PERIODx_DEF</dfn>	20	/* Number of Bulk-in requests</u></td></tr>
<tr><th id="377">377</th><td><u>						 * befor sending zero-sized</u></td></tr>
<tr><th id="378">378</th><td><u>						 * reply */</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* Bits for ZERO_ENABLE */</i></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_ZERO_ENABLE_PORT1" data-ref="_M/MCS7840_DEV_ZERO_ENABLE_PORT1">MCS7840_DEV_ZERO_ENABLE_PORT1</dfn>	0x01	/* Enable of sending</u></td></tr>
<tr><th id="382">382</th><td><u>						 * zero-sized replies for port</u></td></tr>
<tr><th id="383">383</th><td><u>						 * 1, default */</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_ZERO_ENABLE_PORT2" data-ref="_M/MCS7840_DEV_ZERO_ENABLE_PORT2">MCS7840_DEV_ZERO_ENABLE_PORT2</dfn>	0x02	/* Enable of sending</u></td></tr>
<tr><th id="385">385</th><td><u>						 * zero-sized replies for port</u></td></tr>
<tr><th id="386">386</th><td><u>						 * 2, default */</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_ZERO_ENABLE_PORT3" data-ref="_M/MCS7840_DEV_ZERO_ENABLE_PORT3">MCS7840_DEV_ZERO_ENABLE_PORT3</dfn>	0x04	/* Enable of sending</u></td></tr>
<tr><th id="388">388</th><td><u>						 * zero-sized replies for port</u></td></tr>
<tr><th id="389">389</th><td><u>						 * 3, default */</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_ZERO_ENABLE_PORT4" data-ref="_M/MCS7840_DEV_ZERO_ENABLE_PORT4">MCS7840_DEV_ZERO_ENABLE_PORT4</dfn>	0x08	/* Enable of sending</u></td></tr>
<tr><th id="391">391</th><td><u>						 * zero-sized replies for port</u></td></tr>
<tr><th id="392">392</th><td><u>						 * 4, default */</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i>/* Bits for THR_VAL_HIGHx */</i></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_THR_VAL_HIGH_MASK" data-ref="_M/MCS7840_DEV_THR_VAL_HIGH_MASK">MCS7840_DEV_THR_VAL_HIGH_MASK</dfn>	0x01	/* Only one bit is used */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_THR_VAL_HIGH_MUL" data-ref="_M/MCS7840_DEV_THR_VAL_HIGH_MUL">MCS7840_DEV_THR_VAL_HIGH_MUL</dfn>	256	/* This one bit is means "256" */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_THR_VAL_HIGH_SHIFT" data-ref="_M/MCS7840_DEV_THR_VAL_HIGH_SHIFT">MCS7840_DEV_THR_VAL_HIGH_SHIFT</dfn>	8	/* This one bit is means "256" */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_THR_VAL_HIGH_ENABLE" data-ref="_M/MCS7840_DEV_THR_VAL_HIGH_ENABLE">MCS7840_DEV_THR_VAL_HIGH_ENABLE</dfn>	0x80	/* Enable threshold */</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* These are documented in "public" datasheet */</i></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR0_1" data-ref="_M/MCS7840_DEV_REG_DCR0_1">MCS7840_DEV_REG_DCR0_1</dfn>	0x04	/* Device contol register 0 for Port</u></td></tr>
<tr><th id="402">402</th><td><u>					 * 1, R/W */</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR1_1" data-ref="_M/MCS7840_DEV_REG_DCR1_1">MCS7840_DEV_REG_DCR1_1</dfn>	0x05	/* Device contol register 1 for Port</u></td></tr>
<tr><th id="404">404</th><td><u>					 * 1, R/W */</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR2_1" data-ref="_M/MCS7840_DEV_REG_DCR2_1">MCS7840_DEV_REG_DCR2_1</dfn>	0x06	/* Device contol register 2 for Port</u></td></tr>
<tr><th id="406">406</th><td><u>					 * 1, R/W */</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR0_2" data-ref="_M/MCS7840_DEV_REG_DCR0_2">MCS7840_DEV_REG_DCR0_2</dfn>	0x16	/* Device contol register 0 for Port</u></td></tr>
<tr><th id="408">408</th><td><u>					 * 2, R/W */</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR1_2" data-ref="_M/MCS7840_DEV_REG_DCR1_2">MCS7840_DEV_REG_DCR1_2</dfn>	0x17	/* Device contol register 1 for Port</u></td></tr>
<tr><th id="410">410</th><td><u>					 * 2, R/W */</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR2_2" data-ref="_M/MCS7840_DEV_REG_DCR2_2">MCS7840_DEV_REG_DCR2_2</dfn>	0x18	/* Device contol register 2 for Port</u></td></tr>
<tr><th id="412">412</th><td><u>					 * 2, R/W */</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR0_3" data-ref="_M/MCS7840_DEV_REG_DCR0_3">MCS7840_DEV_REG_DCR0_3</dfn>	0x19	/* Device contol register 0 for Port</u></td></tr>
<tr><th id="414">414</th><td><u>					 * 3, R/W */</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR1_3" data-ref="_M/MCS7840_DEV_REG_DCR1_3">MCS7840_DEV_REG_DCR1_3</dfn>	0x1a	/* Device contol register 1 for Port</u></td></tr>
<tr><th id="416">416</th><td><u>					 * 3, R/W */</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR2_3" data-ref="_M/MCS7840_DEV_REG_DCR2_3">MCS7840_DEV_REG_DCR2_3</dfn>	0x1b	/* Device contol register 2 for Port</u></td></tr>
<tr><th id="418">418</th><td><u>					 * 3, R/W */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR0_4" data-ref="_M/MCS7840_DEV_REG_DCR0_4">MCS7840_DEV_REG_DCR0_4</dfn>	0x1c	/* Device contol register 0 for Port</u></td></tr>
<tr><th id="420">420</th><td><u>					 * 4, R/W */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR1_4" data-ref="_M/MCS7840_DEV_REG_DCR1_4">MCS7840_DEV_REG_DCR1_4</dfn>	0x1d	/* Device contol register 1 for Port</u></td></tr>
<tr><th id="422">422</th><td><u>					 * 4, R/W */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_REG_DCR2_4" data-ref="_M/MCS7840_DEV_REG_DCR2_4">MCS7840_DEV_REG_DCR2_4</dfn>	0x1e	/* Device contol register 2 for Port</u></td></tr>
<tr><th id="424">424</th><td><u>					 * 4, R/W */</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><i>/* Bits of DCR0 registers, documented in datasheet */</i></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_PWRSAVE" data-ref="_M/MCS7840_DEV_DCR0_PWRSAVE">MCS7840_DEV_DCR0_PWRSAVE</dfn>		0x01	/* Shutdown transiver</u></td></tr>
<tr><th id="428">428</th><td><u>							 * when USB Suspend is</u></td></tr>
<tr><th id="429">429</th><td><u>							 * engaged, default = 1 */</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_RESERVED1" data-ref="_M/MCS7840_DEV_DCR0_RESERVED1">MCS7840_DEV_DCR0_RESERVED1</dfn>		0x02	/* Unused */</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_GPIO_MODE_MASK" data-ref="_M/MCS7840_DEV_DCR0_GPIO_MODE_MASK">MCS7840_DEV_DCR0_GPIO_MODE_MASK</dfn>		0x0c	/* GPIO Mode bits, WORKS</u></td></tr>
<tr><th id="432">432</th><td><u>							 * ONLY FOR PORT 1 */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_GPIO_MODE_IN" data-ref="_M/MCS7840_DEV_DCR0_GPIO_MODE_IN">MCS7840_DEV_DCR0_GPIO_MODE_IN</dfn>		0x00	/* GPIO Mode - Input</u></td></tr>
<tr><th id="434">434</th><td><u>							 * (0b00), WORKS ONLY</u></td></tr>
<tr><th id="435">435</th><td><u>							 * FOR PORT 1 */</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_GPIO_MODE_OUT" data-ref="_M/MCS7840_DEV_DCR0_GPIO_MODE_OUT">MCS7840_DEV_DCR0_GPIO_MODE_OUT</dfn>		0x08	/* GPIO Mode - Input</u></td></tr>
<tr><th id="437">437</th><td><u>							 * (0b10), WORKS ONLY</u></td></tr>
<tr><th id="438">438</th><td><u>							 * FOR PORT 1 */</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_RTS_ACTIVE_HIGH" data-ref="_M/MCS7840_DEV_DCR0_RTS_ACTIVE_HIGH">MCS7840_DEV_DCR0_RTS_ACTIVE_HIGH</dfn>	0x10	/* RTS Active is HIGH,</u></td></tr>
<tr><th id="440">440</th><td><u>							 * default = 0 (low) */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_RTS_AUTO" data-ref="_M/MCS7840_DEV_DCR0_RTS_AUTO">MCS7840_DEV_DCR0_RTS_AUTO</dfn>		0x20	/* RTS is controlled by</u></td></tr>
<tr><th id="442">442</th><td><u>							 * state of TX buffer,</u></td></tr>
<tr><th id="443">443</th><td><u>							 * default = 0</u></td></tr>
<tr><th id="444">444</th><td><u>							 * (controlled by MCR) */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_IRDA" data-ref="_M/MCS7840_DEV_DCR0_IRDA">MCS7840_DEV_DCR0_IRDA</dfn>			0x40	/* IrDA mode */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR0_RESERVED2" data-ref="_M/MCS7840_DEV_DCR0_RESERVED2">MCS7840_DEV_DCR0_RESERVED2</dfn>		0x80	/* Unused */</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i>/* Bits of DCR1 registers, documented in datasheet */</i></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_MASK" data-ref="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_MASK">MCS7840_DEV_DCR1_GPIO_CURRENT_MASK</dfn>	0x03	/* Mask to extract GPIO</u></td></tr>
<tr><th id="450">450</th><td><u>							 * current value, WORKS</u></td></tr>
<tr><th id="451">451</th><td><u>							 * ONLY FOR PORT 1 */</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_6MA" data-ref="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_6MA">MCS7840_DEV_DCR1_GPIO_CURRENT_6MA</dfn>	0x00	/* GPIO output current</u></td></tr>
<tr><th id="453">453</th><td><u>							 * 6mA, WORKS ONLY FOR</u></td></tr>
<tr><th id="454">454</th><td><u>							 * PORT 1 */</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_8MA" data-ref="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_8MA">MCS7840_DEV_DCR1_GPIO_CURRENT_8MA</dfn>	0x01	/* GPIO output current</u></td></tr>
<tr><th id="456">456</th><td><u>							 * 8mA, defauilt, WORKS</u></td></tr>
<tr><th id="457">457</th><td><u>							 * ONLY FOR PORT 1 */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_10MA" data-ref="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_10MA">MCS7840_DEV_DCR1_GPIO_CURRENT_10MA</dfn>	0x02	/* GPIO output current</u></td></tr>
<tr><th id="459">459</th><td><u>							 * 10mA, WORKS ONLY FOR</u></td></tr>
<tr><th id="460">460</th><td><u>							 * PORT 1 */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_12MA" data-ref="_M/MCS7840_DEV_DCR1_GPIO_CURRENT_12MA">MCS7840_DEV_DCR1_GPIO_CURRENT_12MA</dfn>	0x03	/* GPIO output current</u></td></tr>
<tr><th id="462">462</th><td><u>							 * 12mA, WORKS ONLY FOR</u></td></tr>
<tr><th id="463">463</th><td><u>							 * PORT 1 */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_UART_CURRENT_MASK" data-ref="_M/MCS7840_DEV_DCR1_UART_CURRENT_MASK">MCS7840_DEV_DCR1_UART_CURRENT_MASK</dfn>	0x0c	/* Mask to extract UART</u></td></tr>
<tr><th id="465">465</th><td><u>							 * signals current value */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_UART_CURRENT_6MA" data-ref="_M/MCS7840_DEV_DCR1_UART_CURRENT_6MA">MCS7840_DEV_DCR1_UART_CURRENT_6MA</dfn>	0x00	/* UART output current</u></td></tr>
<tr><th id="467">467</th><td><u>							 * 6mA */</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_UART_CURRENT_8MA" data-ref="_M/MCS7840_DEV_DCR1_UART_CURRENT_8MA">MCS7840_DEV_DCR1_UART_CURRENT_8MA</dfn>	0x04	/* UART output current</u></td></tr>
<tr><th id="469">469</th><td><u>							 * 8mA, defauilt */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_UART_CURRENT_10MA" data-ref="_M/MCS7840_DEV_DCR1_UART_CURRENT_10MA">MCS7840_DEV_DCR1_UART_CURRENT_10MA</dfn>	0x08	/* UART output current</u></td></tr>
<tr><th id="471">471</th><td><u>							 * 10mA */</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_UART_CURRENT_12MA" data-ref="_M/MCS7840_DEV_DCR1_UART_CURRENT_12MA">MCS7840_DEV_DCR1_UART_CURRENT_12MA</dfn>	0x0c	/* UART output current</u></td></tr>
<tr><th id="473">473</th><td><u>							 * 12mA */</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_WAKEUP_DISABLE" data-ref="_M/MCS7840_DEV_DCR1_WAKEUP_DISABLE">MCS7840_DEV_DCR1_WAKEUP_DISABLE</dfn>		0x10	/* Disable Remote USB</u></td></tr>
<tr><th id="475">475</th><td><u>							 * Wakeup */</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_PLLPWRDOWN_DISABLE" data-ref="_M/MCS7840_DEV_DCR1_PLLPWRDOWN_DISABLE">MCS7840_DEV_DCR1_PLLPWRDOWN_DISABLE</dfn>	0x20	/* Disable PLL power</u></td></tr>
<tr><th id="477">477</th><td><u>							 * down when not needed,</u></td></tr>
<tr><th id="478">478</th><td><u>							 * WORKS ONLY FOR PORT 1 */</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_LONG_INTERRUPT" data-ref="_M/MCS7840_DEV_DCR1_LONG_INTERRUPT">MCS7840_DEV_DCR1_LONG_INTERRUPT</dfn>		0x40	/* Enable 13 bytes of</u></td></tr>
<tr><th id="480">480</th><td><u>							 * interrupt data, with</u></td></tr>
<tr><th id="481">481</th><td><u>							 * FIFO statistics,</u></td></tr>
<tr><th id="482">482</th><td><u>							 * WORKS ONLY FOR PORT 1 */</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR1_RESERVED1" data-ref="_M/MCS7840_DEV_DCR1_RESERVED1">MCS7840_DEV_DCR1_RESERVED1</dfn>		0x80	/* Unused */</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><i>/*</i></td></tr>
<tr><th id="486">486</th><td><i> * Bits of DCR2 registers, documented in datasheet</i></td></tr>
<tr><th id="487">487</th><td><i> * Wakeup will work only if DCR0_IRDA = 0 (RS-xxx mode) and</i></td></tr>
<tr><th id="488">488</th><td><i> * DCR1_WAKEUP_DISABLE = 0 (wakeup enabled).</i></td></tr>
<tr><th id="489">489</th><td><i> */</i></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_CTS" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_CTS">MCS7840_DEV_DCR2_WAKEUP_CTS</dfn>	0x01	/* Wakeup on CTS change,</u></td></tr>
<tr><th id="491">491</th><td><u>						 * default = 0 */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_DCD" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_DCD">MCS7840_DEV_DCR2_WAKEUP_DCD</dfn>	0x02	/* Wakeup on DCD change,</u></td></tr>
<tr><th id="493">493</th><td><u>						 * default = 0 */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_RI" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_RI">MCS7840_DEV_DCR2_WAKEUP_RI</dfn>	0x04	/* Wakeup on RI change,</u></td></tr>
<tr><th id="495">495</th><td><u>						 * default = 1 */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_DSR" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_DSR">MCS7840_DEV_DCR2_WAKEUP_DSR</dfn>	0x08	/* Wakeup on DSR change,</u></td></tr>
<tr><th id="497">497</th><td><u>						 * default = 0 */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_RXD" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_RXD">MCS7840_DEV_DCR2_WAKEUP_RXD</dfn>	0x10	/* Wakeup on RX Data change,</u></td></tr>
<tr><th id="499">499</th><td><u>						 * default = 0 */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_WAKEUP_RESUME" data-ref="_M/MCS7840_DEV_DCR2_WAKEUP_RESUME">MCS7840_DEV_DCR2_WAKEUP_RESUME</dfn>	0x20	/* Wakeup issues RESUME</u></td></tr>
<tr><th id="501">501</th><td><u>						 * signal, DISCONNECT</u></td></tr>
<tr><th id="502">502</th><td><u>						 * otherwise, default = 1 */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_RESERVED1" data-ref="_M/MCS7840_DEV_DCR2_RESERVED1">MCS7840_DEV_DCR2_RESERVED1</dfn>	0x40	/* Unused */</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_DEV_DCR2_SHDN_POLARITY" data-ref="_M/MCS7840_DEV_DCR2_SHDN_POLARITY">MCS7840_DEV_DCR2_SHDN_POLARITY</dfn>	0x80	/* 0: Pin 12 Active Low, 1:</u></td></tr>
<tr><th id="505">505</th><td><u>						 * Pin 12 Active High, default</u></td></tr>
<tr><th id="506">506</th><td><u>						 * = 0 */</u></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td><i>/* Interrupt endpoint bytes &amp; bits */</i></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_FIFO_STATUS_INDEX" data-ref="_M/MCS7840_IEP_FIFO_STATUS_INDEX">MCS7840_IEP_FIFO_STATUS_INDEX</dfn>	5</u></td></tr>
<tr><th id="510">510</th><td><i>/*</i></td></tr>
<tr><th id="511">511</th><td><i> * Thesse can be calculated as "1 &lt;&lt; portnumber" for Bulk-out and</i></td></tr>
<tr><th id="512">512</th><td><i> * "1 &lt;&lt; (portnumber+1)" for Bulk-in</i></td></tr>
<tr><th id="513">513</th><td><i> */</i></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BO_PORT1_HASDATA" data-ref="_M/MCS7840_IEP_BO_PORT1_HASDATA">MCS7840_IEP_BO_PORT1_HASDATA</dfn>	0x01</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BI_PORT1_HASDATA" data-ref="_M/MCS7840_IEP_BI_PORT1_HASDATA">MCS7840_IEP_BI_PORT1_HASDATA</dfn>	0x02</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BO_PORT2_HASDATA" data-ref="_M/MCS7840_IEP_BO_PORT2_HASDATA">MCS7840_IEP_BO_PORT2_HASDATA</dfn>	0x04</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BI_PORT2_HASDATA" data-ref="_M/MCS7840_IEP_BI_PORT2_HASDATA">MCS7840_IEP_BI_PORT2_HASDATA</dfn>	0x08</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BO_PORT3_HASDATA" data-ref="_M/MCS7840_IEP_BO_PORT3_HASDATA">MCS7840_IEP_BO_PORT3_HASDATA</dfn>	0x10</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BI_PORT3_HASDATA" data-ref="_M/MCS7840_IEP_BI_PORT3_HASDATA">MCS7840_IEP_BI_PORT3_HASDATA</dfn>	0x20</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BO_PORT4_HASDATA" data-ref="_M/MCS7840_IEP_BO_PORT4_HASDATA">MCS7840_IEP_BO_PORT4_HASDATA</dfn>	0x40</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IEP_BI_PORT4_HASDATA" data-ref="_M/MCS7840_IEP_BI_PORT4_HASDATA">MCS7840_IEP_BI_PORT4_HASDATA</dfn>	0x80</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* Documented UART registers (fully compatible with 16550 UART) */</i></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_THR" data-ref="_M/MCS7840_UART_REG_THR">MCS7840_UART_REG_THR</dfn>		0x00	/* Transmitter Holding</u></td></tr>
<tr><th id="525">525</th><td><u>						 * Register W/Only */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_RHR" data-ref="_M/MCS7840_UART_REG_RHR">MCS7840_UART_REG_RHR</dfn>		0x00	/* Receiver Holding Register</u></td></tr>
<tr><th id="527">527</th><td><u>						 * R/Only */</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_IER" data-ref="_M/MCS7840_UART_REG_IER">MCS7840_UART_REG_IER</dfn>		0x01	/* Interrupt enable register -</u></td></tr>
<tr><th id="529">529</th><td><u>						 * R/W */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_FCR" data-ref="_M/MCS7840_UART_REG_FCR">MCS7840_UART_REG_FCR</dfn>		0x02	/* FIFO Control register -</u></td></tr>
<tr><th id="531">531</th><td><u>						 * W/Only */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_ISR" data-ref="_M/MCS7840_UART_REG_ISR">MCS7840_UART_REG_ISR</dfn>		0x02	/* Interrupt Status Registter</u></td></tr>
<tr><th id="533">533</th><td><u>						 * R/Only */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_LCR" data-ref="_M/MCS7840_UART_REG_LCR">MCS7840_UART_REG_LCR</dfn>		0x03	/* Line control register R/W */</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_MCR" data-ref="_M/MCS7840_UART_REG_MCR">MCS7840_UART_REG_MCR</dfn>		0x04	/* Modem control register R/W */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_LSR" data-ref="_M/MCS7840_UART_REG_LSR">MCS7840_UART_REG_LSR</dfn>		0x05	/* Line status register R/Only */</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_MSR" data-ref="_M/MCS7840_UART_REG_MSR">MCS7840_UART_REG_MSR</dfn>		0x06	/* Modem status register</u></td></tr>
<tr><th id="538">538</th><td><u>						 * R/Only */</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_SCRATCHPAD" data-ref="_M/MCS7840_UART_REG_SCRATCHPAD">MCS7840_UART_REG_SCRATCHPAD</dfn>	0x07	/* Scratch pad register */</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_DLL" data-ref="_M/MCS7840_UART_REG_DLL">MCS7840_UART_REG_DLL</dfn>		0x00	/* Low bits of BAUD divider */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_REG_DLM" data-ref="_M/MCS7840_UART_REG_DLM">MCS7840_UART_REG_DLM</dfn>		0x01	/* High bits of BAUD divider */</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><i>/* IER bits */</i></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_IER_RXREADY" data-ref="_M/MCS7840_UART_IER_RXREADY">MCS7840_UART_IER_RXREADY</dfn>	0x01	/* RX Ready interrumpt mask */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_IER_TXREADY" data-ref="_M/MCS7840_UART_IER_TXREADY">MCS7840_UART_IER_TXREADY</dfn>	0x02	/* TX Ready interrumpt mask */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_IER_RXSTAT" data-ref="_M/MCS7840_UART_IER_RXSTAT">MCS7840_UART_IER_RXSTAT</dfn>		0x04	/* RX Status interrumpt mask */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_IER_MODEM" data-ref="_M/MCS7840_UART_IER_MODEM">MCS7840_UART_IER_MODEM</dfn>		0x08	/* Modem status change</u></td></tr>
<tr><th id="549">549</th><td><u>						 * interrumpt mask */</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_IER_SLEEP" data-ref="_M/MCS7840_UART_IER_SLEEP">MCS7840_UART_IER_SLEEP</dfn>		0x10	/* SLEEP enable */</u></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i>/* FCR bits */</i></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_ENABLE" data-ref="_M/MCS7840_UART_FCR_ENABLE">MCS7840_UART_FCR_ENABLE</dfn>		0x01	/* Enable FIFO */</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_FLUSHRHR" data-ref="_M/MCS7840_UART_FCR_FLUSHRHR">MCS7840_UART_FCR_FLUSHRHR</dfn>	0x02	/* Flush RHR and FIFO */</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_FLUSHTHR" data-ref="_M/MCS7840_UART_FCR_FLUSHTHR">MCS7840_UART_FCR_FLUSHTHR</dfn>	0x04	/* Flush THR and FIFO */</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_RTLMASK" data-ref="_M/MCS7840_UART_FCR_RTLMASK">MCS7840_UART_FCR_RTLMASK</dfn>	0xa0	/* Mask to select RHR</u></td></tr>
<tr><th id="557">557</th><td><u>						 * Interrupt Trigger level */</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_RTL_1_1" data-ref="_M/MCS7840_UART_FCR_RTL_1_1">MCS7840_UART_FCR_RTL_1_1</dfn>	0x00	/* L1 = 1, L2 = 1 */</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_RTL_1_4" data-ref="_M/MCS7840_UART_FCR_RTL_1_4">MCS7840_UART_FCR_RTL_1_4</dfn>	0x40	/* L1 = 1, L2 = 4 */</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_RTL_1_8" data-ref="_M/MCS7840_UART_FCR_RTL_1_8">MCS7840_UART_FCR_RTL_1_8</dfn>	0x80	/* L1 = 1, L2 = 8 */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_FCR_RTL_1_14" data-ref="_M/MCS7840_UART_FCR_RTL_1_14">MCS7840_UART_FCR_RTL_1_14</dfn>	0xa0	/* L1 = 1, L2 = 14 */</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i>/* ISR bits */</i></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_NOPENDING" data-ref="_M/MCS7840_UART_ISR_NOPENDING">MCS7840_UART_ISR_NOPENDING</dfn>	0x01	/* No interrupt pending */</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_INTMASK" data-ref="_M/MCS7840_UART_ISR_INTMASK">MCS7840_UART_ISR_INTMASK</dfn>	0x3f	/* Mask to select interrupt</u></td></tr>
<tr><th id="566">566</th><td><u>						 * source */</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_RXERR" data-ref="_M/MCS7840_UART_ISR_RXERR">MCS7840_UART_ISR_RXERR</dfn>		0x06	/* Receive error */</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_RXHASDATA" data-ref="_M/MCS7840_UART_ISR_RXHASDATA">MCS7840_UART_ISR_RXHASDATA</dfn>	0x04	/* Receiver has data */</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_RXTIMEOUT" data-ref="_M/MCS7840_UART_ISR_RXTIMEOUT">MCS7840_UART_ISR_RXTIMEOUT</dfn>	0x0c	/* Receiver timeout */</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_TXEMPTY" data-ref="_M/MCS7840_UART_ISR_TXEMPTY">MCS7840_UART_ISR_TXEMPTY</dfn>	0x02	/* Transmitter empty */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_ISR_MSCHANGE" data-ref="_M/MCS7840_UART_ISR_MSCHANGE">MCS7840_UART_ISR_MSCHANGE</dfn>	0x00	/* Modem status change */</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/* LCR bits */</i></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DATALENMASK" data-ref="_M/MCS7840_UART_LCR_DATALENMASK">MCS7840_UART_LCR_DATALENMASK</dfn>	0x03	/* Mask for data length */</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DATALEN5" data-ref="_M/MCS7840_UART_LCR_DATALEN5">MCS7840_UART_LCR_DATALEN5</dfn>	0x00	/* 5 data bits */</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DATALEN6" data-ref="_M/MCS7840_UART_LCR_DATALEN6">MCS7840_UART_LCR_DATALEN6</dfn>	0x01	/* 6 data bits */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DATALEN7" data-ref="_M/MCS7840_UART_LCR_DATALEN7">MCS7840_UART_LCR_DATALEN7</dfn>	0x02	/* 7 data bits */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DATALEN8" data-ref="_M/MCS7840_UART_LCR_DATALEN8">MCS7840_UART_LCR_DATALEN8</dfn>	0x03	/* 8 data bits */</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_STOPBMASK" data-ref="_M/MCS7840_UART_LCR_STOPBMASK">MCS7840_UART_LCR_STOPBMASK</dfn>	0x04	/* Mask for stop bits */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_STOPB1" data-ref="_M/MCS7840_UART_LCR_STOPB1">MCS7840_UART_LCR_STOPB1</dfn>		0x00	/* 1 stop bit in any case */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_STOPB2" data-ref="_M/MCS7840_UART_LCR_STOPB2">MCS7840_UART_LCR_STOPB2</dfn>		0x04	/* 1.5-2 stop bits depends on</u></td></tr>
<tr><th id="583">583</th><td><u>						 * data length */</u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYMASK" data-ref="_M/MCS7840_UART_LCR_PARITYMASK">MCS7840_UART_LCR_PARITYMASK</dfn>	0x38	/* Mask for all parity data */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYON" data-ref="_M/MCS7840_UART_LCR_PARITYON">MCS7840_UART_LCR_PARITYON</dfn>	0x08	/* Parity ON/OFF - ON */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYODD" data-ref="_M/MCS7840_UART_LCR_PARITYODD">MCS7840_UART_LCR_PARITYODD</dfn>	0x00	/* Parity Odd */</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYEVEN" data-ref="_M/MCS7840_UART_LCR_PARITYEVEN">MCS7840_UART_LCR_PARITYEVEN</dfn>	0x10	/* Parity Even */</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYODD" data-ref="_M/MCS7840_UART_LCR_PARITYODD">MCS7840_UART_LCR_PARITYODD</dfn>	0x00	/* Parity Odd */</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_PARITYFORCE" data-ref="_M/MCS7840_UART_LCR_PARITYFORCE">MCS7840_UART_LCR_PARITYFORCE</dfn>	0x20	/* Force parity odd/even */</u></td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_BREAK" data-ref="_M/MCS7840_UART_LCR_BREAK">MCS7840_UART_LCR_BREAK</dfn>		0x40	/* Send BREAK */</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LCR_DIVISORS" data-ref="_M/MCS7840_UART_LCR_DIVISORS">MCS7840_UART_LCR_DIVISORS</dfn>	0x80	/* Map DLL/DLM instead of</u></td></tr>
<tr><th id="594">594</th><td><u>						 * xHR/IER */</u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><i>/* LSR bits */</i></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_RHRAVAIL" data-ref="_M/MCS7840_UART_LSR_RHRAVAIL">MCS7840_UART_LSR_RHRAVAIL</dfn>	0x01	/* Data available for read */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_RHROVERRUN" data-ref="_M/MCS7840_UART_LSR_RHROVERRUN">MCS7840_UART_LSR_RHROVERRUN</dfn>	0x02	/* Data FIFO/register overflow */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_PARITYERR" data-ref="_M/MCS7840_UART_LSR_PARITYERR">MCS7840_UART_LSR_PARITYERR</dfn>	0x04	/* Parity error */</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_FRAMEERR" data-ref="_M/MCS7840_UART_LSR_FRAMEERR">MCS7840_UART_LSR_FRAMEERR</dfn>	0x10	/* Framing error */</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_BREAKERR" data-ref="_M/MCS7840_UART_LSR_BREAKERR">MCS7840_UART_LSR_BREAKERR</dfn>	0x20	/* BREAK signal received */</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_THREMPTY" data-ref="_M/MCS7840_UART_LSR_THREMPTY">MCS7840_UART_LSR_THREMPTY</dfn>	0x40	/* THR register is empty,</u></td></tr>
<tr><th id="603">603</th><td><u>						 * ready for transmit */</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_LSR_HASERR" data-ref="_M/MCS7840_UART_LSR_HASERR">MCS7840_UART_LSR_HASERR</dfn>		0x80	/* Has error in receiver FIFO */</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/* MCR bits */</i></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_DTR" data-ref="_M/MCS7840_UART_MCR_DTR">MCS7840_UART_MCR_DTR</dfn>		0x01	/* Force DTR to be active</u></td></tr>
<tr><th id="608">608</th><td><u>						 * (low) */</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_RTS" data-ref="_M/MCS7840_UART_MCR_RTS">MCS7840_UART_MCR_RTS</dfn>		0x02	/* Force RTS to be active</u></td></tr>
<tr><th id="610">610</th><td><u>						 * (low) */</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_IE" data-ref="_M/MCS7840_UART_MCR_IE">MCS7840_UART_MCR_IE</dfn>		0x04	/* Enable interrupts (from</u></td></tr>
<tr><th id="612">612</th><td><u>						 * code, not documented) */</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_LOOPBACK" data-ref="_M/MCS7840_UART_MCR_LOOPBACK">MCS7840_UART_MCR_LOOPBACK</dfn>	0x10	/* Enable local loopback test</u></td></tr>
<tr><th id="614">614</th><td><u>						 * mode */</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_CTSRTS" data-ref="_M/MCS7840_UART_MCR_CTSRTS">MCS7840_UART_MCR_CTSRTS</dfn>		0x20	/* Enable CTS/RTS flow control</u></td></tr>
<tr><th id="616">616</th><td><u>						 * in 550 (FIFO) mode */</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_DTRDSR" data-ref="_M/MCS7840_UART_MCR_DTRDSR">MCS7840_UART_MCR_DTRDSR</dfn>		0x40	/* Enable DTR/DSR flow control</u></td></tr>
<tr><th id="618">618</th><td><u>						 * in 550 (FIFO) mode */</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MCR_DCD" data-ref="_M/MCS7840_UART_MCR_DCD">MCS7840_UART_MCR_DCD</dfn>		0x80	/* Enable DCD flow control in</u></td></tr>
<tr><th id="620">620</th><td><u>						 * 550 (FIFO) mode */</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><i>/* MSR bits */</i></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_DELTACTS" data-ref="_M/MCS7840_UART_MSR_DELTACTS">MCS7840_UART_MSR_DELTACTS</dfn>	0x01	/* CTS was changed since last</u></td></tr>
<tr><th id="624">624</th><td><u>						 * read */</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_DELTADSR" data-ref="_M/MCS7840_UART_MSR_DELTADSR">MCS7840_UART_MSR_DELTADSR</dfn>	0x02	/* DSR was changed since last</u></td></tr>
<tr><th id="626">626</th><td><u>						 * read */</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_DELTARI" data-ref="_M/MCS7840_UART_MSR_DELTARI">MCS7840_UART_MSR_DELTARI</dfn>	0x04	/* RI was changed from low to</u></td></tr>
<tr><th id="628">628</th><td><u>						 * high since last read */</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_DELTADCD" data-ref="_M/MCS7840_UART_MSR_DELTADCD">MCS7840_UART_MSR_DELTADCD</dfn>	0x08	/* DCD was changed since last</u></td></tr>
<tr><th id="630">630</th><td><u>						 * read */</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_NEGCTS" data-ref="_M/MCS7840_UART_MSR_NEGCTS">MCS7840_UART_MSR_NEGCTS</dfn>		0x10	/* Negated CTS signal */</u></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_NEGDSR" data-ref="_M/MCS7840_UART_MSR_NEGDSR">MCS7840_UART_MSR_NEGDSR</dfn>		0x20	/* Negated DSR signal */</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_NEGRI" data-ref="_M/MCS7840_UART_MSR_NEGRI">MCS7840_UART_MSR_NEGRI</dfn>		0x40	/* Negated RI signal */</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_MSR_NEGDCD" data-ref="_M/MCS7840_UART_MSR_NEGDCD">MCS7840_UART_MSR_NEGDCD</dfn>		0x80	/* Negated DCD signal */</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><i>/* SCRATCHPAD bits */</i></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_SCRATCHPAD_RS232" data-ref="_M/MCS7840_UART_SCRATCHPAD_RS232">MCS7840_UART_SCRATCHPAD_RS232</dfn>		0x00	/* RS-485 disabled */</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_SCRATCHPAD_RS485_DTRRX" data-ref="_M/MCS7840_UART_SCRATCHPAD_RS485_DTRRX">MCS7840_UART_SCRATCHPAD_RS485_DTRRX</dfn>	0x80	/* RS-485 mode, DTR High</u></td></tr>
<tr><th id="639">639</th><td><u>							 * = RX */</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_UART_SCRATCHPAD_RS485_DTRTX" data-ref="_M/MCS7840_UART_SCRATCHPAD_RS485_DTRTX">MCS7840_UART_SCRATCHPAD_RS485_DTRTX</dfn>	0xc0	/* RS-485 mode, DTR High</u></td></tr>
<tr><th id="641">641</th><td><u>							 * = TX */</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_CONFIG_INDEX" data-ref="_M/MCS7840_CONFIG_INDEX">MCS7840_CONFIG_INDEX</dfn>	0</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/MCS7840_IFACE_INDEX" data-ref="_M/MCS7840_IFACE_INDEX">MCS7840_IFACE_INDEX</dfn>	0</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='umcs.c.html'>netbsd/sys/dev/usb/umcs.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
