`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:44:45 CST (May  4 2021 08:44:45 UTC)

module DC_Filter_Add_5Sx4U_5S_4(in2, in1, out1);
  input [4:0] in2;
  input [3:0] in1;
  output [4:0] out1;
  wire [4:0] in2;
  wire [3:0] in1;
  wire [4:0] out1;
  wire add_23_2_n_0, add_23_2_n_2, add_23_2_n_4, add_23_2_n_6;
  XOR2XL add_23_2_g124(.A (in2[4]), .B (add_23_2_n_6), .Y (out1[4]));
  ADDFX1 add_23_2_g125(.A (add_23_2_n_4), .B (in1[3]), .CI (in2[3]),
       .CO (add_23_2_n_6), .S (out1[3]));
  ADDFX1 add_23_2_g126(.A (add_23_2_n_2), .B (in1[2]), .CI (in2[2]),
       .CO (add_23_2_n_4), .S (out1[2]));
  ADDFX1 add_23_2_g127(.A (add_23_2_n_0), .B (in1[1]), .CI (in2[1]),
       .CO (add_23_2_n_2), .S (out1[1]));
  ADDHX1 add_23_2_g128(.A (in2[0]), .B (in1[0]), .CO (add_23_2_n_0), .S
       (out1[0]));
endmodule

