// Seed: 380954003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd63,
    parameter id_17 = 32'd97,
    parameter id_8  = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  output wire id_16;
  input wire _id_15;
  inout wire id_14;
  output reg id_13;
  input logic [7:0] id_12;
  output logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  input wire _id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_16 = -1;
  assign id_7  = $signed(50);
  ;
  localparam id_17 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_14,
      id_7
  );
  parameter id_18 = (1);
  always_ff @(id_7 or negedge id_7 & id_1[id_17]) begin : LABEL_0
    id_13 <= -1;
  end
  wire id_19;
  assign id_11[!id_15] = !id_5[-1];
endmodule
