/*
 *-----------------------------------------------------------------------------
 * Copyright 2018 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *-----------------------------------------------------------------------------
 *
 * DO NOT EDIT THIS FILE, IT WAS MACHINE GENERATED
 * by regdb.pl version @(#)$Id: wlc_phyreg_lcn20.h 606042 2015-12-14 06:21:23Z $
 * on Sat Feb 21 22:55:33 2015

*/
/* FILE-CSTYLED */

/* LCN20PHY registers */
#define LCN20PHY_Version      0x000
#define LCN20PHY_bphyBBConfig      0x001
#define LCN20PHY_iqloCalgtlthres      0x003
#define LCN20PHY_bphyRxStatus0      0x004
#define LCN20PHY_bphyRxStatus1      0x005
#define LCN20PHY_bphyTxError      0x007
#define LCN20PHY_bphyworkAround      0x009
#define LCN20PHY_bphyTest      0x00a
#define LCN20PHY_TableID      0x00d
#define LCN20PHY_TableOffset      0x00e
#define LCN20PHY_PARampTxTimeout      0x010
#define LCN20PHY_RFSynthDCTimer      0x011
#define LCN20PHY_PARampTxTimein      0x012
#define LCN20PHY_RxFiltTimein      0x013
#define LCN20PHY_PLLCoeff      0x018
#define LCN20PHY_PllOut      0x019
#define LCN20PHY_JSSI      0x027
#define LCN20PHY_SyncPeakCnt      0x030
#define LCN20PHY_SyncFreq      0x031
#define LCN20PHY_PeakEnergyL      0x033
#define LCN20PHY_PeakEnergyH      0x034
#define LCN20PHY_SyncControl      0x035
#define LCN20PHY_DsssStep      0x038
#define LCN20PHY_DsssWarmup      0x039
#define LCN20PHY_TableAccessCnt      0x03f
#define LCN20PHY_SfdDetectBlockTIme      0x040
#define LCN20PHY_SFDTimeOut      0x041
#define LCN20PHY_SFDControl      0x042
#define LCN20PHY_rxDebug      0x043
#define LCN20PHY_RxDelayComp      0x044
#define LCN20PHY_CRSDropoutTimeout      0x045
#define LCN20PHY_PseudoShortTimeout      0x046
#define LCN20PHY_PR3931      0x047
#define LCN20PHY_DSSSCoeff1      0x048
#define LCN20PHY_DSSSCoeff2      0x049
#define LCN20PHY_CCKCoeff1      0x04a
#define LCN20PHY_CCKCoeff2      0x04b
#define LCN20PHY_TRCorr      0x04c
#define LCN20PHY_AngleScale      0x04d
#define LCN20PHY_OptionalModes2      0x04f
#define LCN20PHY_CCKStartDelayLong      0x052
#define LCN20PHY_CCKStartDelayShort      0x053
#define LCN20PHY_OptionalModes      0x05d
#define LCN20PHY_bphyRxStatus2      0x05e
#define LCN20PHY_bphyRxStatus3      0x05f
#define LCN20PHY_Lg2GainTblLNA8      0x068
#define LCN20PHY_Lg2GainTblLNA28      0x069
#define LCN20PHY_GainTblLNATrSw      0x06a
#define LCN20PHY_PeakEnergy      0x06b
#define LCN20PHY_lg2InitGain      0x06c
#define LCN20PHY_BlankCountLnaPga      0x06d
#define LCN20PHY_JSSIControl      0x070
#define LCN20PHY_Lg2GainTblLNA44      0x071
#define LCN20PHY_Lg2GainTblLNA62      0x072
#define LCN20PHY_watchdog_en      0x304
#define LCN20PHY_watchdog_pktfsm_static      0x305
#define LCN20PHY_watchdog_agcfsm_static      0x306
#define LCN20PHY_watchdog_rstcnt      0x307
#define LCN20PHY_watchdog_rststate      0x308
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RIFS_SEARCH      0x310
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SEARCH      0x311
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP      0x312
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_WAIT      0x313
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR0      0x314
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR1      0x315
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_READ_SYM      0x316
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RESET      0x317
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_TX      0x318
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_ED_DROP      0x319
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_NCLK20S      0x31a
#define LCN20PHY_watchdog_agcfsm_timeout_SS_HIGH_GAIN_STATE      0x321
#define LCN20PHY_watchdog_agcfsm_timeout_SS_DIV_CHECK_STATE      0x322
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_RSSI_STATE      0x323
#define LCN20PHY_watchdog_agcfsm_timeout_SS_NOMINAL_GAIN_STATE      0x324
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_BPHY_CONFIRM_STATE      0x325
#define LCN20PHY_watchdog_agcfsm_timeout_SS_SYNC_STATE      0x326
#define LCN20PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE      0x327
#define LCN20PHY_BBConfig      0x401
#define LCN20PHY_RxStatus0      0x404
#define LCN20PHY_RxStatus1      0x405
#define LCN20PHY_TxError      0x407
#define LCN20PHY_ChannelControl      0x408
#define LCN20PHY_workAround      0x409
#define LCN20PHY_TxPwrCtrlRfCtrl4      0x40a
#define LCN20PHY_TxPwrCtrlRfCtrl5      0x40b
#define LCN20PHY_TxPwrCtrlRfCtrl6      0x40c
#define LCN20PHY_TxPwrCtrlNum_Vbat      0x40d
#define LCN20PHY_RxBufGainTxMode      0x40e
#define LCN20PHY_crsgainCtrl      0x410
#define LCN20PHY_crsgainDataCtrl      0x411
#define LCN20PHY_IDLEafterPktRXTimeout      0x41a
#define LCN20PHY_LTRNCtrl      0x41b
#define LCN20PHY_PreambleConfirmTimeout      0x41e
#define LCN20PHY_ClipThresh      0x41f
#define LCN20PHY_ClipCtrThresh      0x420
#define LCN20PHY_ofdmSyncTimerCtrl      0x421
#define LCN20PHY_WaitforPHYSelTimeout      0x422
#define LCN20PHY_HiGainDB      0x423
#define LCN20PHY_LowGainDB      0x424
#define LCN20PHY_VeryLowGainDB      0x425
#define LCN20PHY_gainMismatch      0x426
#define LCN20PHY_gaindirectMismatch      0x427
#define LCN20PHY_PwrThresh1      0x429
#define LCN20PHY_dataTimeout      0x42c
#define LCN20PHY_DiversityGainBack      0x42e
#define LCN20PHY_DSSSConfirmCnt      0x42f
#define LCN20PHY_DCBlankInterval      0x430
#define LCN20PHY_crsedthresh      0x432
#define LCN20PHY_agcControl      0x436
#define LCN20PHY_agcControl2      0x437
#define LCN20PHY_agcControl3      0x438
#define LCN20PHY_AfeDACCtrl      0x439
#define LCN20PHY_AfeCtrlOvr      0x43a
#define LCN20PHY_AfeCtrlOvrVal      0x43b
#define LCN20PHY_dacBufCap_samplePlay      0x43c
#define LCN20PHY_dacBufCap_11agb      0x43d
#define LCN20PHY_dacBufCap_11nwwise      0x43e
#define LCN20PHY_agcControl4      0x440
#define LCN20PHY_agcControl5      0x441
#define LCN20PHY_agcControl6      0x442
#define LCN20PHY_agcControl7      0x443
#define LCN20PHY_agcControl8      0x444
#define LCN20PHY_agcControl9      0x445
#define LCN20PHY_agcControl10      0x447
#define LCN20PHY_lpphyCtrl      0x448
#define LCN20PHY_classifierCtrl      0x449
#define LCN20PHY_resetCtrl      0x44a
#define LCN20PHY_ClkEnCtrl      0x44b
#define LCN20PHY_RFOverride0      0x44c
#define LCN20PHY_RFOverrideVal0      0x44d
#define LCN20PHY_swctrlOvr      0x44e
#define LCN20PHY_swctrlOvr_val      0x44f
#define LCN20PHY_iqloCalCmd      0x451
#define LCN20PHY_iqloCalCmdNnum      0x452
#define LCN20PHY_iqloCalCmdGctl      0x453
#define LCN20PHY_TableDataLo      0x456
#define LCN20PHY_TableDataHi      0x457
#define LCN20PHY_phyCrsEnableAddress      0x458
#define LCN20PHY_IdletimeCtrl      0x459
#define LCN20PHY_IdletimeCrsOnLo      0x45a
#define LCN20PHY_IdletimeCrsOnHi      0x45b
#define LCN20PHY_IdletimeMeasTimeLo      0x45c
#define LCN20PHY_IdletimeMeasTimeHi      0x45d
#define LCN20PHY_ResetlenOfdmTxAddr      0x45e
#define LCN20PHY_ResetlenOfdmRxAddr      0x45f
#define LCN20PHY_reg_crs_enable      0x460
#define LCN20PHY_PlcpTmtStr0CtrMin      0x461
#define LCN20PHY_PktfsmResetLenValue      0x462
#define LCN20PHY_readsym2resetCtrl      0x463
#define LCN20PHY_Dcfilterdelay1      0x464
#define LCN20PHY_packetrxActivetimeout      0x465
#define LCN20PHY_ed_timeoutValue      0x466
#define LCN20PHY_holdcrsOnValue      0x467
#define LCN20PHY_ofdmtx_phycrsDelayValue      0x469
#define LCN20PHY_ccktx_phycrsDelayValue      0x46a
#define LCN20PHY_EdoffconfirmTimerValue      0x46c
#define LCN20PHY_phycrsoffTimerValue      0x46d
#define LCN20PHY_BBmultCoeffSel      0x46e
#define LCN20PHY_macintDbgReg      0x46f
#define LCN20PHY_adcCompCtrl      0x470
#define LCN20PHY_agcControl11      0x471
#define LCN20PHY_agcControl12      0x472
#define LCN20PHY_TxPwrCtrlStatusExt      0x473
#define LCN20PHY_TxPwrCtrlStatusNew4Ext      0x474
#define LCN20PHY_TxPwrCtrlStatusVbat      0x475
#define LCN20PHY_TxPwrCtrlStatusTemp      0x476
#define LCN20PHY_TxPwrCtrlStatusTemp1      0x477
#define LCN20PHY_bbShiftCtrl      0x478
#define LCN20PHY_TxPwrCtrlStatusTemp2      0x479
#define LCN20PHY_TxPwrCtrlStatusTemp3      0x47a
#define LCN20PHY_TxPwrCtrlStatusNew6      0x47b
#define LCN20PHY_TxPwrCtrlStatusNew6Ext      0x47c
#define LCN20PHY_TxPwrCtrlStatusNew7      0x47d
#define LCN20PHY_TxPwrCtrlStatusNew7Ext      0x47e
#define LCN20PHY_TxPwrCtrlStatusExtCCK      0x47f
#define LCN20PHY_TxPwrCtrlCmdCCK      0x480
#define LCN20PHY_IqestCmd      0x481
#define LCN20PHY_IqestWaitTime      0x482
#define LCN20PHY_IqestSampleCount      0x483
#define LCN20PHY_IqestIqAccLo      0x484
#define LCN20PHY_IqestIqAccHi      0x485
#define LCN20PHY_IqestipwrAccLo      0x486
#define LCN20PHY_IqestipwrAccHi      0x487
#define LCN20PHY_IqestqpwrAccLo      0x488
#define LCN20PHY_ADCIAcc_15_0      0x489
#define LCN20PHY_TxPwrCtrlStatuspwrIndex      0x48a
#define LCN20PHY_ADCQAcc_15_0      0x490
#define LCN20PHY_iqAccDone      0x491
#define LCN20PHY_ADCIAcc_31_16      0x492
#define LCN20PHY_scramstateAddr      0x493
#define LCN20PHY_txholdoffaddr      0x494
#define LCN20PHY_pktgainvalAddr      0x495
#define LCN20PHY_SiggenControl0      0x496
#define LCN20PHY_trnoffsetAddr      0x498
#define LCN20PHY_TxPwrCtrlIdleTssi2      0x499
#define LCN20PHY_TxPwrCtrlIdleTssi1      0x49a
#define LCN20PHY_SamplecollectwaitAddr      0x49b
#define LCN20PHY_AphyControlAddr      0x49c
#define LCN20PHY_NumPassThroughAddr      0x49d
#define LCN20PHY_RxCompcoeff      0x49e
#define LCN20PHY_TxPwrCtrlNnumCCK      0x49f
#define LCN20PHY_SampleplayCnt      0x4a0
#define LCN20PHY_SampplayBufControl      0x4a1
#define LCN20PHY_TxPwrCtrlNum_temp      0x4a2
#define LCN20PHY_ADCQAcc_31_16      0x4a3
#define LCN20PHY_TxPwrCtrlCmd      0x4a4
#define LCN20PHY_TxPwrCtrlNnum      0x4a5
#define LCN20PHY_TxPwrCtrlIdleTssi      0x4a6
#define LCN20PHY_TxPwrCtrlTargetPwr      0x4a7
#define LCN20PHY_TxPwrCtrlDeltaPwrLimit      0x4a8
#define LCN20PHY_TxPwrCtrlBaseIndex      0x4a9
#define LCN20PHY_TxPwrCtrlPwrIndex      0x4aa
#define LCN20PHY_TxPwrCtrlStatus      0x4ab
#define LCN20PHY_lprfsignallut      0x4ac
#define LCN20PHY_RxRadioControl      0x4ae
#define LCN20PHY_rfoverride2      0x4b0
#define LCN20PHY_rfoverride2val      0x4b1
#define LCN20PHY_rssiAdjOverride      0x4b2
#define LCN20PHY_txgainctrlovrval0      0x4b5
#define LCN20PHY_readsym2resetwaitlen_correction_a      0x4b6
#define LCN20PHY_readsym2resetwaitlen_correction_b      0x4b7
#define LCN20PHY_pkt_fsm_tweaks      0x4b8
#define LCN20PHY_crsidletimeOutReg      0x4b9
#define LCN20PHY_mrcNoiseReduction      0x4ba
#define LCN20PHY_tiaOffsetDacIVal      0x4bb
#define LCN20PHY_tiaOffsetDacQVal      0x4bc
#define LCN20PHY_TxPwrCtrlRangeCmd      0x4d0
#define LCN20PHY_TxPwrCtrlPwrRange2      0x4d1
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal2      0x4d2
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal      0x4d3
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0      0x4d7
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1      0x4d8
#define LCN20PHY_TxPwrCtrlRfCtrl0      0x4d9
#define LCN20PHY_TxPwrCtrlRfCtrl1      0x4da
#define LCN20PHY_TxPwrCtrlRfCtrl2      0x4db
#define LCN20PHY_TxPwrCtrlRfCtrl3      0x4dc
#define LCN20PHY_bt_rssi_adj      0x4dd
#define LCN20PHY_radioCtrl      0x4de
#define LCN20PHY_gainidxoffset      0x4df
#define LCN20PHY_auxgainidxoffset      0x4e0
#define LCN20PHY_slna_tbl_sel      0x4e1
#define LCN20PHY_sw_ctrl_config      0x4e2
#define LCN20PHY_bt_rssi_adj_2      0x4e3
#define LCN20PHY_nftrAdj      0x4e4
#define LCN20PHY_RFinputOverride      0x4e5
#define LCN20PHY_RFinputOverrideVal      0x4e6
#define LCN20PHY_afe_ddfs      0x4e7
#define LCN20PHY_afe_ddfs_pointer_init      0x4e8
#define LCN20PHY_afe_ddfs_incr_init      0x4e9
#define LCN20PHY_lpfbwlutreg1      0x4eb
#define LCN20PHY_slnanoisetblreg0      0x4ec
#define LCN20PHY_slnanoisetblreg1      0x4ed
#define LCN20PHY_slnanoisetblreg2      0x4ef
#define LCN20PHY_sharedRadioCtrl      0x4f0
#define LCN20PHY_lpfofdmhtlutreg      0x4f2
#define LCN20PHY_rfoverride3      0x4f9
#define LCN20PHY_rfoverride3_val      0x4fa
#define LCN20PHY_txgainctrlovrval1      0x4fb
#define LCN20PHY_stxtxgainctrlovrval0      0x4fc
#define LCN20PHY_stxtxgainctrlovrval1      0x4fd
#define LCN20PHY_clipCtrThreshLowGainEx      0x4fe
#define LCN20PHY_NfxOverride      0x501
#define LCN20PHY_radioctrlgpiodbg      0x502
#define LCN20PHY_auxadcCtrl      0x503
#define LCN20PHY_rssiwaittime      0x504
#define LCN20PHY_NumrssiSamples      0x505
#define LCN20PHY_low_pwr_rf_cfg_1      0x506
#define LCN20PHY_low_pwr_rf_cfg_2      0x507
#define LCN20PHY_lo_pwr_adj      0x508
#define LCN20PHY_max_gainidxtbl      0x509
#define LCN20PHY_radioTRCtrl      0x50a
#define LCN20PHY_TempSenseCorrection      0x50c
#define LCN20PHY_TxPwrCtrlStatus1      0x50d
#define LCN20PHY_radioTRCtrlCrs1      0x50e
#define LCN20PHY_TempSenseCorrection1      0x512
#define LCN20PHY_diggainOffset      0x513
#define LCN20PHY_RadioRegWriteAdd4      0x524
#define LCN20PHY_PapdDupLutCtrl      0x525
#define LCN20PHY_TxPwrCtrlOffset0      0x526
#define LCN20PHY_TxPwrCtrlOffset1      0x527
#define LCN20PHY_radio_lpf_order_cfg      0x531
#define LCN20PHY_wl_gain_tbl_offset      0x534
#define LCN20PHY_radio_rx_cfg_pu      0x535
#define LCN20PHY_radio_pu_cfg      0x536
#define LCN20PHY_radio_tx_cfg_pu      0x537
#define LCN20PHY_adc_cfg_pu_1      0x538
#define LCN20PHY_adc_cfg_pu_2      0x539
#define LCN20PHY_adc_cfg_pu_3      0x53a
#define LCN20PHY_rfseq_cfg      0x53b
#define LCN20PHY_rfoverride5val      0x53c
#define LCN20PHY_rfoverride5      0x53d
#define LCN20PHY_ClipCtrDefThresh      0x542
#define LCN20PHY_agcControl13      0x543
#define LCN20PHY_macbasedDACPlay      0x547
#define LCN20PHY_gainBackOffVal      0x54b
#define LCN20PHY_lpParam2      0x54d
#define LCN20PHY_crsMiscCtrl0      0x54e
#define LCN20PHY_aciThreshVal      0x54f
#define LCN20PHY_nfSubtractVal      0x550
#define LCN20PHY_crsMiscCtrl1      0x551
#define LCN20PHY_cache_hit_count      0x552
#define LCN20PHY_total_tb_count      0x553
#define LCN20PHY_remainingBittb_cache_cnt      0x554
#define LCN20PHY_crsMiscCtrl2      0x564
#define LCN20PHY_dcBlockInit      0x565
#define LCN20PHY_rfoverride7val      0x570
#define LCN20PHY_rfoverride7      0x571
#define LCN20PHY_rfoverride8val      0x572
#define LCN20PHY_rfoverride8      0x573
#define LCN20PHY_AfeCtrlOvr1Val      0x574
#define LCN20PHY_AfeCtrlOvr1      0x575
#define LCN20PHY_lpfbwlutreg2      0x578
#define LCN20PHY_lpfbwlutreg3      0x579
#define LCN20PHY_fbbControl1      0x594
#define LCN20PHY_fbbControl2      0x595
#define LCN20PHY_fbbControl3      0x596
#define LCN20PHY_fbbControl4      0x597
#define LCN20PHY_fbbControl5      0x598
#define LCN20PHY_fbbControl6      0x599
#define LCN20PHY_TX_iqcal_gain_bwAddress      0x59a
#define LCN20PHY_TX_loft_fine_iAddress      0x59b
#define LCN20PHY_TX_loft_fine_qAddress      0x59c
#define LCN20PHY_TX_loft_coarse_iAddress      0x59d
#define LCN20PHY_TX_loft_coarse_qAddress      0x59e
#define LCN20PHY_stMcDebugReg1      0x5b0
#define LCN20PHY_stMcDebugReg2      0x5b1
#define LCN20PHY_stMcDebugReg3      0x5b2
#define LCN20PHY_stMcDebugReg4      0x5b3
#define LCN20PHY_stMcDebugReg5      0x5b4
#define LCN20PHY_stMcDebugReg6      0x5b5
#define LCN20PHY_stMcDebugReg7      0x5b6
#define LCN20PHY_stMcDebugReg8      0x5b7
#define LCN20PHY_stMcDebugReg9      0x5b8
#define LCN20PHY_stMcDebugReg10      0x5b9
#define LCN20PHY_pktfsmdbg1      0x5bb
#define LCN20PHY_pktfsmdbg2      0x5bc
#define LCN20PHY_pktfsmdbg3      0x5bd
#define LCN20PHY_pktfsmdbg4      0x5be
#define LCN20PHY_pktfsmdbg5      0x5bf
#define LCN20PHY_pktfsmdbg6      0x5c0
#define LCN20PHY_pktfsmdbg7      0x5c1
#define LCN20PHY_pktfsmdbg8      0x5c2
#define LCN20PHY_pktfsmdbg9      0x5c3
#define LCN20PHY_pktfsmdbg10      0x5c4
#define LCN20PHY_pktfsmdbg11      0x5c5
#define LCN20PHY_pktfsmdbg12      0x5c6
#define LCN20PHY_pktfsmdbg13      0x5c7
#define LCN20PHY_pktfsmdbg14      0x5c8
#define LCN20PHY_pktfsmdbg15      0x5c9
#define LCN20PHY_blankadcout      0x5ce
#define LCN20PHY_agcControl44      0x5d1
#define LCN20PHY_agcControl45      0x5d2
#define LCN20PHY_agcControl46      0x5d3
#define LCN20PHY_agcControl47      0x5d4
#define LCN20PHY_agcControl48      0x5d5
#define LCN20PHY_agcControl49      0x5d6
#define LCN20PHY_agcControl150      0x5d7
#define LCN20PHY_agcControl14      0x5e0
#define LCN20PHY_agcControl15      0x5e1
#define LCN20PHY_agcControl16      0x5e2
#define LCN20PHY_agcControl17      0x5e3
#define LCN20PHY_agcControl18      0x5e4
#define LCN20PHY_agcControl19      0x5e5
#define LCN20PHY_agcControl20      0x5e6
#define LCN20PHY_agcControl21      0x5e7
#define LCN20PHY_agcControl22      0x5e8
#define LCN20PHY_agcControl23      0x5e9
#define LCN20PHY_agcControl24      0x5ea
#define LCN20PHY_agcControl25      0x5eb
#define LCN20PHY_agcControl26      0x5ec
#define LCN20PHY_agcControl27      0x5ed
#define LCN20PHY_agcControl28      0x5f0
#define LCN20PHY_agcControl29      0x5f1
#define LCN20PHY_agcControl30      0x5f2
#define LCN20PHY_agcControl31      0x5f3
#define LCN20PHY_agcControl32      0x5f4
#define LCN20PHY_agcControl33      0x5f5
#define LCN20PHY_agcControl34      0x5f6
#define LCN20PHY_agcControl35      0x5f7
#define LCN20PHY_agcControl36      0x5f8
#define LCN20PHY_agcControl37      0x5f9
#define LCN20PHY_agcControl38      0x5fa
#define LCN20PHY_agcControl39      0x5fb
#define LCN20PHY_agcControl40      0x5fc
#define LCN20PHY_agcControl41      0x5fd
#define LCN20PHY_agcControl42      0x5fe
#define LCN20PHY_agcControl43      0x5ff
#define LCN20PHY_NsyncscramInit0      0x600
#define LCN20PHY_NsyncscramInit1      0x601
#define LCN20PHY_initswizzlepattern      0x602
#define LCN20PHY_SubCarrierSpacing      0x603
#define LCN20PHY_TxMacDelay      0x604
#define LCN20PHY_TxFrameDelay      0x605
#define LCN20PHY_WwiseLengthIndex      0x606
#define LCN20PHY_NsyncLengthIndex      0x607
#define LCN20PHY_TxMacIfHoldOff      0x608
#define LCN20PHY_TxServiceField      0x609
#define LCN20PHY_TxRealFrameDelay      0x60a
#define LCN20PHY_TxRifsFrameDelay      0x60b
#define LCN20PHY_TxLongLengthErrTimeOut      0x60c
#define LCN20PHY_txTailCountValue      0x62a
#define LCN20PHY_SmpCntValFftLastPassStart      0x62b
#define LCN20PHY_txClipBpsk      0x62c
#define LCN20PHY_txClipQpsk      0x62d
#define LCN20PHY_txClip16Qam      0x62e
#define LCN20PHY_txClip64Qam      0x62f
#define LCN20PHY_Core1TxControl      0x631
#define LCN20PHY_UlbCtrl      0x632
#define LCN20PHY_BphyControl3      0x634
#define LCN20PHY_BphyControl4      0x635
#define LCN20PHY_BphyControl5      0x636
#define LCN20PHY_TxPwrCtrlCmdNew      0x637
#define LCN20PHY_TxPwrCtrlNnum1      0x638
#define LCN20PHY_TxPwrCtrlStatusNew1Ext      0x63a
#define LCN20PHY_TxPwrCtrlStatusNew1      0x63b
#define LCN20PHY_TxPwrCtrlStatusNew2      0x63c
#define LCN20PHY_TxPwrCtrlStatusNew3      0x63d
#define LCN20PHY_TxPwrCtrlStatusNew4      0x63e
#define LCN20PHY_sampleCmd      0x63f
#define LCN20PHY_sampleLoopCount      0x640
#define LCN20PHY_sampleInitWaitCount      0x641
#define LCN20PHY_sampleDepthCount      0x642
#define LCN20PHY_sampleTailWaitCount      0x643
#define LCN20PHY_sampleStatus      0x644
#define LCN20PHY_RxCompcoeffa0      0x645
#define LCN20PHY_RxCompcoeffb0      0x646
#define LCN20PHY_RxCompcoeffa1      0x647
#define LCN20PHY_RxCompcoeffb1      0x648
#define LCN20PHY_RxCompcoeffa2      0x649
#define LCN20PHY_RxCompcoeffb2      0x64a
#define LCN20PHY_RxIqCoeffCtrl      0x64b
#define LCN20PHY_aphyDmd      0x64c
#define LCN20PHY_phaseCorralpha0      0x64d
#define LCN20PHY_phaseCorralpha1      0x64e
#define LCN20PHY_phaseCorralpha2      0x64f
#define LCN20PHY_phaseCorrbeta0      0x650
#define LCN20PHY_phaseCorrbeta1      0x651
#define LCN20PHY_phaseCorrbeta2      0x652
#define LCN20PHY_allCarrierBaseCpeParams      0x653
#define LCN20PHY_CpeDisableReg      0x654
#define LCN20PHY_channelUpdateReg      0x655
#define LCN20PHY_SgiprgReg      0x656
#define LCN20PHY_ptcentreTs20      0x657
#define LCN20PHY_ptcentreFactor      0x658
#define LCN20PHY_viterbiprg1      0x659
#define LCN20PHY_viterbiprg2      0x65a
#define LCN20PHY_PassthroCtrl      0x65b
#define LCN20PHY_PassthroDoneCtrl      0x65c
#define LCN20PHY_RxStatusWord0      0x65d
#define LCN20PHY_RxStatusWord1      0x65e
#define LCN20PHY_RxStatusWord2      0x65f
#define LCN20PHY_RxStatusWord3      0x660
#define LCN20PHY_RxStatusLatchCtrl      0x661
#define LCN20PHY_unsup_rate_en      0x662
#define LCN20PHY_rifsSttimeout      0x663
#define LCN20PHY_startRxFrameWait      0x664
#define LCN20PHY_headerLegacy0      0x665
#define LCN20PHY_headerLegacy1      0x666
#define LCN20PHY_headerHT0      0x667
#define LCN20PHY_headerHT1      0x668
#define LCN20PHY_headerHT2      0x669
#define LCN20PHY_crs2demod1      0x66a
#define LCN20PHY_crs2demod2      0x66b
#define LCN20PHY_state_count      0x66c
#define LCN20PHY_diffOuttoDebugReg      0x66d
#define LCN20PHY_logchPowAccOut      0x66e
#define LCN20PHY_errAccOut      0x66f
#define LCN20PHY_papd_dbm_offset      0x670
#define LCN20PHY_papd_tx_analog_gain_ref      0x671
#define LCN20PHY_papd_tx_temp_comp      0x672
#define LCN20PHY_papd_track_pa_lut_begin      0x673
#define LCN20PHY_papd_track_pa_lut_step      0x674
#define LCN20PHY_papd_track_pa_lut_end      0x675
#define LCN20PHY_papd_control      0x676
#define LCN20PHY_papd_spb_rd_address      0x677
#define LCN20PHY_papd_rx_temp_comp_dbm      0x678
#define LCN20PHY_papd_rx_gain_comp_dbm      0x679
#define LCN20PHY_papd_variable_delay      0x67a
#define LCN20PHY_papd_bbmult_init      0x67b
#define LCN20PHY_papd_bbmult_step      0x67c
#define LCN20PHY_papd_bbmult_num_symbols      0x67d
#define LCN20PHY_papd_track_num_symbols_count      0x67e
#define LCN20PHY_papd_num_skip_count      0x67f
#define LCN20PHY_papd_num_samples_count      0x680
#define LCN20PHY_papd_sync_count      0x681
#define LCN20PHY_papd_spb_num_vld_symbols_n_dly      0x687
#define LCN20PHY_papd_sync_symbol_count      0x688
#define LCN20PHY_papd_spb2papdin_dly      0x689
#define LCN20PHY_papd_rx_sm_iqmm_gain_comp      0x68b
#define LCN20PHY_papd_ofdm_dc_est      0x68c
#define LCN20PHY_IQRSSIAcc0Address      0x695
#define LCN20PHY_IQRSSIAcc1Address      0x696
#define LCN20PHY_IQRSSIAcc2Address      0x697
#define LCN20PHY_IQRSSIAcc3Address      0x698
#define LCN20PHY_IQRSSIAcc4Address      0x699
#define LCN20PHY_IQRSSIAcc5Address      0x69a
#define LCN20PHY_smoothenLut_max_thr      0x69d
#define LCN20PHY_papd_loop_gain_ovr_cw_i      0x6a1
#define LCN20PHY_papd_loop_gain_ovr_cw_q      0x6a2
#define LCN20PHY_papd_control2      0x6a3
#define LCN20PHY_papd_dcest_i_ovr      0x6a4
#define LCN20PHY_papd_dcest_q_ovr      0x6a5
#define LCN20PHY_papd_analog_gain_ovr_val      0x6a6
#define LCN20PHY_papd_status      0x6a7
#define LCN20PHY_papdCalFirstCorr_I0      0x6a8
#define LCN20PHY_papdCalFirstCorr_Q0      0x6a9
#define LCN20PHY_papdCalLastCorr_I0      0x6aa
#define LCN20PHY_papdCalLastCorr_Q0      0x6ab
#define LCN20PHY_PapdCalYref_I      0x6ac
#define LCN20PHY_PapdCalYref_Q      0x6ad
#define LCN20PHY_txbbmuxNoShift      0x6b8
#define LCN20PHY_papd_tx_lut_index_raw_31_16      0x6c2
#define LCN20PHY_papd_tx_lut_index_raw_15_0      0x6c3
#define LCN20PHY_papd_rx_cw_lut_index_raw_31_16      0x6c4
#define LCN20PHY_papd_rx_cw_lut_index_raw_15_0      0x6c5
#define LCN20PHY_papd_cw_corr_norm      0x6c8
#define LCN20PHY_papd_blanking_control      0x6c9
#define LCN20PHY_papd_dc_window      0x6ca
#define LCN20PHY_papd_pa_off_control_1      0x6cb
#define LCN20PHY_papd_only_loop_gain      0x6cc
#define LCN20PHY_papd_pa_off_control_2      0x6cd
#define LCN20PHY_papd_switch_lut      0x6ce
#define LCN20PHY_adc_2x      0x6d0
#define LCN20PHY_RSSIMuxSel1      0x6d1
#define LCN20PHY_RSSIMuxSel2      0x6d2
#define LCN20PHY_sslpnCtrl0      0x6d3
#define LCN20PHY_sslpnCtrl1      0x6d4
#define LCN20PHY_sslpnCtrl2      0x6d5
#define LCN20PHY_sslpnCtrl3      0x6d6
#define LCN20PHY_sslpnCtrl4      0x6d7
#define LCN20PHY_sslpnDmdClkEnCtrl      0x6d8
#define LCN20PHY_sslpnFftIoClkEnCtrl      0x6d9
#define LCN20PHY_sslpnCalibClkEnCtrl      0x6da
#define LCN20PHY_sslpnRxFeClkEnCtrl      0x6db
#define LCN20PHY_sslpnAuxAdcCtrl      0x6dc
#define LCN20PHY_sslpnAdcCtrl      0x6dd
#define LCN20PHY_singlebit_bundle_fix      0x6de
#define LCN20PHY_masterTglCtrl      0x6e0
#define LCN20PHY_BphyMuxCtrl      0x775
#define LCN20PHY_edlogic20u      0x785
#define LCN20PHY_edthresh20ul      0x787
#define LCN20PHY_eddisable20ul      0x788
#define LCN20PHY_htAgcBkOff      0x7c3
#define LCN20PHY_Debug_Ctrl      0x7d0
#define LCN20PHY_DebugMux_PingPong      0x7d1
#define LCN20PHY_DebugMux_TestReg_31_16      0x7d2
#define LCN20PHY_DebugMux_TestReg_15_0      0x7d3
#define LCN20PHY_triggerConfiguration      0x7d4
#define LCN20PHY_gpioTriggerConfig      0x7d5
#define LCN20PHY_triggerDlyConfig1Low      0x7d6
#define LCN20PHY_triggerDlyConfig1High      0x7d7
#define LCN20PHY_triggerDlyConfig2Low      0x7d8
#define LCN20PHY_triggerDlyConfig2High      0x7d9
#define LCN20PHY_triggerDlyConfig3Low      0x7da
#define LCN20PHY_triggerDlyConfig3High      0x7db
#define LCN20PHY_triggerTypeConfig      0x7dc
#define LCN20PHY_triggerStateConfig      0x7dd
#define LCN20PHY_gpioTriggerStateConfig      0x7de
#define LCN20PHY_gpiomuxConfig      0x7e0
#define LCN20PHY_gpioBitEn      0x7e1
#define LCN20PHY_gpioValidBit      0x7e2
#define LCN20PHY_gpioTriggerBit      0x7e3
#define LCN20PHY_gpioClockBit      0x7e4
#define LCN20PHY_gpiomuxConfigExtra1      0x7e5
#define LCN20PHY_gpiomuxConfigExtra2      0x7e6
#define LCN20PHY_gpioFinal      0x7e7
#define LCN20PHY_Intf2txfifo_Ctrl      0x7e8
#define LCN20PHY_dbg_samp_coll_ctrl      0x7e9
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0      0x7ea
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16      0x7eb
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0      0x7ec
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16      0x7ed
#define LCN20PHY_dbg_sts      0x7ee
#define LCN20PHY_force_adc_lsb_zero      0x7f6
#define LCN20PHY_sslpnphy_gpio_out_en_15_0      0x7f9
#define LCN20PHY_sslpnphy_gpio_out_en_31_16      0x7fa
#define LCN20PHY_txTailCountValue40MHZ      0x800
#define LCN20PHY_BphyControl6      0x801
#define LCN20PHY_rifstimeout40mhz1Sym      0x803
#define LCN20PHY_rifstimeout40mhzBw      0x804
#define LCN20PHY_pktfsmctrl      0x805
#define LCN20PHY_ed_timeoutValue_2      0x806
#define LCN20PHY_PapdEnable0      0x807
#define LCN20PHY_papd_control3      0x808
#define LCN20PHY_EpsilonTableAdjust      0x809
#define LCN20PHY_EpsilonOverrideI      0x810
#define LCN20PHY_EpsilonOverrideQ      0x811
#define LCN20PHY_PapdPolarSaturation0      0x812
#define LCN20PHY_PapdPolarSaturation1      0x813
#define LCN20PHY_PapdPolarSaturation2      0x814
#define LCN20PHY_PapdLutSel0      0x815
#define LCN20PHY_PapdLutSel1      0x816
#define LCN20PHY_PapdLutSel2      0x817
#define LCN20PHY_rxmacifAbrtCtrl1      0x821
#define LCN20PHY_rxmacifAbrtHdr3_1      0x822
#define LCN20PHY_rxmacifAbrtHdr3_2      0x823
#define LCN20PHY_rxmacifAbrtHdr6_1      0x824
#define LCN20PHY_rxmacifAbrtHdr6_2      0x825
#define LCN20PHY_rxmacifAbrtHdr6_3      0x826
#define LCN20PHY_rxmacifStat_1      0x827
#define LCN20PHY_rxmacifStat_2      0x828
#define LCN20PHY_rxmacifStat_3      0x829
#define LCN20PHY_rxmacifStat_4      0x830
#define LCN20PHY_headerDoneSampleCount      0x831
#define LCN20PHY_PapdCalAddress      0x833
#define LCN20PHY_PapdCalYrefEpsilon      0x834
#define LCN20PHY_PapdCalSettle      0x835
#define LCN20PHY_PapdCalCorrelate      0x836
#define LCN20PHY_PapdCalStart      0x837
#define LCN20PHY_papdCalCorrDebugAddr      0x838
#define LCN20PHY_PapdEpsilonUpdateIterations      0x839
#define LCN20PHY_PapdIpaOffCorr      0x840
#define LCN20PHY_PapdIpaOffPower      0x841
#define LCN20PHY_PapdCalCoreSel      0x842
#define LCN20PHY_PapdCalTableMode      0x843
#define LCN20PHY_PapdCalYrefOverride_I      0x844
#define LCN20PHY_PapdCalYrefOverride_Q      0x845
#define LCN20PHY_PapdCalShifts      0x846
#define LCN20PHY_PapdCalAdjustDelay      0x847
#define LCN20PHY_BypassPredacRound      0x848
#define LCN20PHY_txbbpdcomp_ctrl      0x849
#define LCN20PHY_txbbpdcomp_tbl_idx      0x850
#define LCN20PHY_txbbpdcomp_dc_offseti      0x851
#define LCN20PHY_txbbpdcomp_dc_offsetq      0x852
#define LCN20PHY_txbbpdcomp_cckdc_offseti      0x853
#define LCN20PHY_txbbpdcomp_cckdc_offsetq      0x854
#define LCN20PHY_txbbpdcomp_rfpwr_ctrl      0x855
#define LCN20PHY_txbbpdcomp_scaling      0x856
#define LCN20PHY_txbbpdcomp_idx_offset2      0x857
#define LCN20PHY_txbbpdcomp_idx_offseti      0x858
#define LCN20PHY_txbbpdcomp_idx_offsetq      0x859
#define LCN20PHY_sslpnphy40mhzClkCtrl      0x860
#define LCN20PHY_ht_tap0_i      0x861
#define LCN20PHY_ht_tap1_i      0x862
#define LCN20PHY_ht_tap2_i      0x863
#define LCN20PHY_ht_tap3_i      0x864
#define LCN20PHY_ht_tap4_i      0x865
#define LCN20PHY_ht_tap0_q      0x866
#define LCN20PHY_ht_tap1_q      0x867
#define LCN20PHY_ht_tap2_q      0x868
#define LCN20PHY_ht_tap3_q      0x869
#define LCN20PHY_ht_tap4_q      0x86a
#define LCN20PHY_txfiltctrl      0x86b
#define LCN20PHY_txfefilterconfig      0x86c
#define LCN20PHY_txfefilterctrl      0x86d
#define LCN20PHY_TxPwrCtrlStatusNew5      0x880
#define LCN20PHY_statusWaitCtrl      0x881
#define LCN20PHY_papr_ctrl      0x882
#define LCN20PHY_papr_iir_20_20_group_dly      0x883
#define LCN20PHY_papr_iir_20_20_b10      0x884
#define LCN20PHY_papr_iir_20_20_b11      0x885
#define LCN20PHY_papr_iir_20_20_b12      0x886
#define LCN20PHY_papr_iir_20_20_a11      0x887
#define LCN20PHY_papr_iir_20_20_a12      0x888
#define LCN20PHY_papr_iir_20_20_b20      0x889
#define LCN20PHY_papr_iir_20_20_b21      0x88a
#define LCN20PHY_papr_iir_20_20_b22      0x88b
#define LCN20PHY_papr_iir_20_20_a21      0x88c
#define LCN20PHY_papr_iir_20_20_a22      0x88d
#define LCN20PHY_paprStat_lutAddress      0x88e
#define LCN20PHY_paprStat_gainIndex      0x88f
#define LCN20PHY_sslpnHaltCtrl      0x890
#define LCN20PHY_paprStat_gainIndexOffset      0x891
#define LCN20PHY_paprStat_gamma      0x892
#define LCN20PHY_paprStat_gammaOffset      0x893
#define LCN20PHY_paprStat_gamma1      0x894
#define LCN20PHY_paprStat_gamma1Offset      0x895
#define LCN20PHY_papr_gain_index_p0      0x896
#define LCN20PHY_papr_gamma_p0      0x897
#define LCN20PHY_papr_gamma1_p      0x898
#define LCN20PHY_TxResamplerEnable      0x899
#define LCN20PHY_txfilt20CoeffStg0A1      0x900
#define LCN20PHY_txfilt20CoeffStg0A2      0x901
#define LCN20PHY_txfilt20CoeffStg1A1      0x902
#define LCN20PHY_txfilt20CoeffStg1A2      0x903
#define LCN20PHY_txfilt20CoeffStg2A1      0x904
#define LCN20PHY_txfilt20CoeffStg2A2      0x905
#define LCN20PHY_txfilt20CoeffStg0B1      0x906
#define LCN20PHY_txfilt20CoeffStg0B2      0x907
#define LCN20PHY_txfilt20CoeffStg0B3      0x908
#define LCN20PHY_txfilt20CoeffStg1B1      0x909
#define LCN20PHY_txfilt20CoeffStg1B2      0x90a
#define LCN20PHY_txfilt20CoeffStg1B3      0x90b
#define LCN20PHY_txfilt20CoeffStg2B1      0x90c
#define LCN20PHY_txfilt20CoeffStg2B2      0x90d
#define LCN20PHY_txfilt20CoeffStg2B3      0x90e
#define LCN20PHY_txfilt20Stg1Shft      0x90f
#define LCN20PHY_ccktxfilt20Stg1Shft      0x910
#define LCN20PHY_txfilt20CoeffStg0_leftshift      0x911
#define LCN20PHY_ccktxfilt20CoeffStg0_leftshift      0x912
#define LCN20PHY_ccktxfilt20CoeffStg0A1      0x91e
#define LCN20PHY_ccktxfilt20CoeffStg0A2      0x91f
#define LCN20PHY_ccktxfilt20CoeffStg1A1      0x920
#define LCN20PHY_ccktxfilt20CoeffStg1A2      0x921
#define LCN20PHY_ccktxfilt20CoeffStg2A1      0x922
#define LCN20PHY_ccktxfilt20CoeffStg2A2      0x923
#define LCN20PHY_ccktxfilt20CoeffStg0B1      0x924
#define LCN20PHY_ccktxfilt20CoeffStg0B2      0x925
#define LCN20PHY_ccktxfilt20CoeffStg0B3      0x926
#define LCN20PHY_ccktxfilt20CoeffStg1B1      0x927
#define LCN20PHY_ccktxfilt20CoeffStg1B2      0x928
#define LCN20PHY_ccktxfilt20CoeffStg1B3      0x929
#define LCN20PHY_ccktxfilt20CoeffStg2B1      0x930
#define LCN20PHY_ccktxfilt20CoeffStg2B2      0x931
#define LCN20PHY_ccktxfilt20CoeffStg2B3      0x932
#define LCN20PHY_rfoverride4      0x938
#define LCN20PHY_rfoverride4val      0x939
#define LCN20PHY_lprfsignallut2      0x93a
#define LCN20PHY_spur_canceller1      0x93b
#define LCN20PHY_spur_canceller2      0x93c
#define LCN20PHY_iqloCalGainThreshD2      0x93d
#define LCN20PHY_IQCaldbg0      0x93e
#define LCN20PHY_IQCaldbg1      0x93f
#define LCN20PHY_IQCaldbg2      0x940
#define LCN20PHY_DfeLmsTraining      0x941
#define LCN20PHY_lcnphy_clk_muxsel1      0x942
#define LCN20PHY_lcnphy_clk_muxsel2      0x943
#define LCN20PHY_lcnphy_rssi      0x944
#define LCN20PHY_Bphycntctrl      0x945
#define LCN20PHY_iq_coef_a_cck      0x946
#define LCN20PHY_iq_coef_b_cck      0x947
#define LCN20PHY_dlo_coef_di_cck      0x948
#define LCN20PHY_dlo_coef_dq_cck      0x949
#define LCN20PHY_lcnphy_clk_muxsel3      0x94a
#define LCN20PHY_diversityReg      0x94b
#define LCN20PHY_iq_coef_a_ofdm      0x950
#define LCN20PHY_iq_coef_b_ofdm      0x951
#define LCN20PHY_dlo_coef_di_ofdm      0x952
#define LCN20PHY_dlo_coef_dq_ofdm      0x953
#define LCN20PHY_iq_coef_a_ht      0x954
#define LCN20PHY_iq_coef_b_ht      0x955
#define LCN20PHY_dlo_coef_di_ht      0x956
#define LCN20PHY_dlo_coef_dq_ht      0x957
#define LCN20PHY_txfilt20in20st2a1      0x958
#define LCN20PHY_txfilt20in20st2a2      0x959
#define LCN20PHY_txfilt20in20st2n      0x960
#define LCN20PHY_txfilt20in20finescale      0x961
#define LCN20PHY_phyreg2dccal_control_1      0x965
#define LCN20PHY_phyreg2dccal_config_0      0x966
#define LCN20PHY_phyreg2dccal_config_1      0x967
#define LCN20PHY_phyreg2dccal_config_2      0x968
#define LCN20PHY_phyreg2dccal_config_3      0x969
#define LCN20PHY_phyreg2dccal_config_4      0x96a
#define LCN20PHY_phyreg2dccal_config_5      0x96b
#define LCN20PHY_phyreg2dccal_config_6      0x96c
#define LCN20PHY_phyreg2dccal_config_7      0x96d
#define LCN20PHY_phyreg2dccal_config_8      0x96e
#define LCN20PHY_phyreg2dccal_config_9      0x96f
#define LCN20PHY_phyreg2dccal_config_10      0x970
#define LCN20PHY_phyreg2dccal_config_11      0x971
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03      0x972
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47      0x973
#define LCN20PHY_phyreg2dccal_status      0x974
#define LCN20PHY_phyreg2dccal_control_0      0x975
#define LCN20PHY_phyreg2dccal_pktproc_ctrl      0x976
#define LCN20PHY_phyregs2crsgain_debug      0x977
#define LCN20PHY_phyreg2dccal_config_11a      0x978
#define LCN20PHY_phyreg2dvga2      0x979
#define LCN20PHY_RxControl      0x97a
#define LCN20PHY_phyreg2clkrst_control      0x97f
#define LCN20PHY_TxResamplerMuDelta_u      0x980
#define LCN20PHY_TxResamplerMuDelta_l      0x981
#define LCN20PHY_TxFIFOReset      0x982
#define LCN20PHY_TxFePrimeCnt      0x983
#define LCN20PHY_TxResamplerMuDeltaInit_u      0x984
#define LCN20PHY_TxResamplerMuDeltaInit_l      0x985
#define LCN20PHY_TxResamplerSampSyncVal      0x986
#define LCN20PHY_MuInitialLOAD      0x987
#define LCN20PHY_TxFIFORST      0x988
#define LCN20PHY_TxFIFOCLR      0x989
#define LCN20PHY_TxFIFORDSTART      0x990
#define LCN20PHY_TxFIFOStatus      0x991
#define LCN20PHY_TxFIFOOverflowCnt      0x992
#define LCN20PHY_TxFIFOUnderflowCnt      0x993
#define LCN20PHY_txfilt20in20st0a1      0x994
#define LCN20PHY_txfilt20in20st0a2      0x995
#define LCN20PHY_txfilt20in20st0n      0x996
#define LCN20PHY_txfilt20in20st1a1      0x997
#define LCN20PHY_txfilt20in20st1a2      0x998
#define LCN20PHY_txfilt20in20st1n      0x999
#define LCN20PHY_rxFarrowCtrl      0x9a0
#define LCN20PHY_rxFarrowDeltaPhase_lo      0x9a1
#define LCN20PHY_rxFarrowDeltaPhase_hi      0x9a2
#define LCN20PHY_rxFarrowDriftPeriod      0x9a3
#define LCN20PHY_RxFeStatus      0x9a4
#define LCN20PHY_RxFeCtrl1      0x9a5
#define LCN20PHY_RxFeTesMmuxCtrl      0x9a6
#define LCN20PHY_lbFarrowCtrl      0x9a7
#define LCN20PHY_lbFarrowDeltaPhase_lo      0x9a8
#define LCN20PHY_lbFarrowDeltaPhase_hi      0x9a9
#define LCN20PHY_lbFarrowDriftPeriod      0x9aa
#define LCN20PHY_RxSdFeConfig1      0x9ac
#define LCN20PHY_RxSdFeConfig2      0x9ad
#define LCN20PHY_RxSdFeConfig3      0x9ae
#define LCN20PHY_RxSdFeConfig4      0x9af
#define LCN20PHY_RxSdFeConfig5      0x9b0
#define LCN20PHY_RxSdFeConfig6      0x9b1
#define LCN20PHY_RxSdFeSampCap      0x9b2
#define LCN20PHY_DcFiltAddress_0      0x9b3
#define LCN20PHY_DcFiltAddress_1      0x9b4
#define LCN20PHY_low_power_rx_filt      0x9cd
#define LCN20PHY_low_power_rxbe      0x9ce
#define LCN20PHY_DSSF_C_CTRL      0x9cf
#define LCN20PHY_rxFilt40_CTRL0      0x9d0
#define LCN20PHY_rxFilt40_CTRL1      0x9d1
#define LCN20PHY_rxFilt40_CTRL2      0x9d2
#define LCN20PHY_DSSF_control_0      0x9d3
#define LCN20PHY_DSSF_exp_j_theta_i_s10      0x9d4
#define LCN20PHY_DSSF_exp_j_theta_i_s20      0x9d5
#define LCN20PHY_DSSF_exp_i_theta_q_s10      0x9d6
#define LCN20PHY_DSSF_exp_i_theta_q_s20      0x9d7
#define LCN20PHY_DSSF_gain_th0_s10      0x9d8
#define LCN20PHY_DSSF_gain_th1_s10      0x9d9
#define LCN20PHY_DSSF_gain_th2_s10      0x9da
#define LCN20PHY_DSSF_gain_th0_s20      0x9db
#define LCN20PHY_DSSF_gain_th1_s20      0x9dc
#define LCN20PHY_DSSF_gain_th2_s20      0x9dd
#define LCN20PHY_Core1RxIQCompA0      0x9de
#define LCN20PHY_Core1RxIQCompB0      0x9df
#define LCN20PHY_FFTSoftReset      0x9e0
#define LCN20PHY_perPktIdleTssiCtrl      0x9f4
#define LCN20PHY_partialAIDCountDown      0x9f7
#define LCN20PHY_TSSIMode      0x9f8
#define LCN20PHY_TxPwrCtrlStatusNew8      0x9f9
#define LCN20PHY_TxPwrCtrlStatusNew8Ext      0x9fa
#define LCN20PHY_crsgainCtrl_new      0xa00
#define LCN20PHY_ofdm20UPwrThresh0_new      0xa04
#define LCN20PHY_ofdm20UPwrThresh1_new      0xa05
#define LCN20PHY_ofdm20UPwrThresh2_new      0xa06
#define LCN20PHY_ofdm20LPwrThresh0_new      0xa07
#define LCN20PHY_ofdm20LPwrThresh1_new      0xa08
#define LCN20PHY_ofdm20LPwrThresh2_new      0xa09
#define LCN20PHY_ofdm40PwrThresh0_new      0xa0a
#define LCN20PHY_ofdm40PwrThresh1_new      0xa0b
#define LCN20PHY_ofdm40PwrThresh2_new      0xa0c
#define LCN20PHY_dsssPwrThresh0_new      0xa0d
#define LCN20PHY_dsssPwrThresh1_new      0xa0e
#define LCN20PHY_ofdm20DetCond1Thresh_new      0xa0f
#define LCN20PHY_ofdm40DetCond1Thresh_new      0xa10
#define LCN20PHY_ofdm20USyncThresh0_new      0xa13
#define LCN20PHY_ofdm20USyncThresh1_new      0xa14
#define LCN20PHY_ofdm20LSyncThresh0_new      0xa15
#define LCN20PHY_ofdm20LSyncThresh1_new      0xa16
#define LCN20PHY_ofdm40SyncThresh0_new      0xa17
#define LCN20PHY_ofdm40SyncThresh1_new      0xa18
#define LCN20PHY_FineFreqEst_new      0xa19
#define LCN20PHY_DCOffsetTransient1_new      0xa1a
#define LCN20PHY_DCOffsetTransient2_new      0xa1b
#define LCN20PHY_ofdmSyncTimerOffset0_new      0xa1c
#define LCN20PHY_ofdmSyncTimerOffset1_new      0xa1d
#define LCN20PHY_ofdmSyncTimerCtrl_new      0xa1e
#define LCN20PHY_PwrThresh0_new      0xa1f
#define LCN20PHY_PwrThresh1_new      0xa20
#define LCN20PHY_agcSkipCnt20      0xa21
#define LCN20PHY_PwrDlyAdj0_new      0xa22
#define LCN20PHY_AgcSynchTiming      0xa23
#define LCN20PHY_ReducedDetectorDly_new      0xa24
#define LCN20PHY_ofdmsyncCtrl_new      0xa25
#define LCN20PHY_ofdmsyncCtrl2_new      0xa26
#define LCN20PHY_crsTimingCtrl20U_new      0xa28
#define LCN20PHY_crsTimingCtrl20L_new      0xa29
#define LCN20PHY_crsTimingCtrl40_new      0xa2a
#define LCN20PHY_agcSkipCnt      0xa31
#define LCN20PHY_crsMiscCtrl0_new      0xa32
#define LCN20PHY_lsnrHold1_new      0xa33
#define LCN20PHY_lsnrHold2_new      0xa34
#define LCN20PHY_lsnrSyncCount20L_new      0xa37
#define LCN20PHY_lsnrFiltMax20_new      0xa39
#define LCN20PHY_lsnrFiltMax20U_new      0xa3a
#define LCN20PHY_lsnrFiltMax20L_new      0xa3b
#define LCN20PHY_lsnrFiltMax40_new      0xa3c
#define LCN20PHY_lnsrMaxCtrThr20_new      0xa3d
#define LCN20PHY_lnsrMaxCtrThr20U_new      0xa3e
#define LCN20PHY_lnsrMaxCtrThr20L_new      0xa3f
#define LCN20PHY_lnsrMaxCtrThr40_new      0xa40
#define LCN20PHY_lnsrFiltStep20_new      0xa41
#define LCN20PHY_lnsrFiltStep20U_new      0xa42
#define LCN20PHY_lnsrFiltStep20L_new      0xa43
#define LCN20PHY_lnsrFiltStep40_new      0xa44
#define LCN20PHY_lnsrThrUpd20_new      0xa45
#define LCN20PHY_lnsrThrUpd20U_new      0xa46
#define LCN20PHY_lnsrThrUpd20L_new      0xa47
#define LCN20PHY_detcondbypass20_new      0xa49
#define LCN20PHY_detcondbypass40_new      0xa4a
#define LCN20PHY_htAgcBkOff_40_new      0xa4b
#define LCN20PHY_htAgcLowSNR_new      0xa4c
#define LCN20PHY_GainStableThr_new      0xa4d
#define LCN20PHY_SignalBlockConfigTable_new      0xa4e
#define LCN20PHY_SignalBlockConfigTable2_new      0xa4f
#define LCN20PHY_SignalBlockConfigTable3_new      0xa50
#define LCN20PHY_SignalBlockConfigTable4_new      0xa51
#define LCN20PHY_SignalBlockConfigTable5_new      0xa52
#define LCN20PHY_SignalBlockConfigTable6_new      0xa53
#define LCN20PHY_ClassfyblkConfigTable7_new      0xa54
#define LCN20PHY_ClassfyblkConfigTable8_new      0xa55
#define LCN20PHY_CFOblkConfig      0xa56
#define LCN20PHY_SignalBlock_edet1      0xa57
#define LCN20PHY_ClipDetector      0xa58
#define LCN20PHY_OfdmFineSTR_config      0xa59
#define LCN20PHY_OfdmFineSTR_config2      0xa5a
#define LCN20PHY_OfdmFineSTR_config3      0xa5b
#define LCN20PHY_CrsNapLogicConfig_0_0      0xa5c
#define LCN20PHY_CrsNapLogicConfig_0_1      0xa5d
#define LCN20PHY_CrsNapLogicConfig_0_2      0xa5e
#define LCN20PHY_CrsNapLogicConfig_0_3      0xa5f
#define LCN20PHY_CrsNapLogicConfig_0_4      0xa60
#define LCN20PHY_CrsNapLogicConfig_1_0      0xa61
#define LCN20PHY_CrsNapLogicConfig_1_1      0xa62
#define LCN20PHY_CrsNapLogicConfig_1_2      0xa63
#define LCN20PHY_CrsNapLogicConfig_1_3      0xa64
#define LCN20PHY_CrsNapLogicConfig_1_4      0xa65
#define LCN20PHY_CrsNapLogicConfig_0_0_hi1      0xa66
#define LCN20PHY_CrsNapLogicConfig_0_0_hi2      0xa67
#define LCN20PHY_CrsNapLogicConfig_0_0_hi4      0xa68
#define LCN20PHY_CrsNapLogicConfig_1_0_hi1      0xa69
#define LCN20PHY_CrsNapLogicConfig_1_0_hi2      0xa6a
#define LCN20PHY_CrsNapLogicConfig_1_0_hi4      0xa6b
#define LCN20PHY_crsSyncOffset      0xa6c
#define LCN20PHY_lpGuard1      0xa6d
#define LCN20PHY_lpGuard2      0xa6e
#define LCN20PHY_lpCtrLimit1      0xa6f
#define LCN20PHY_lpCtrLimit2      0xa70
#define LCN20PHY_SgiWinAdjOff401      0xa7f
#define LCN20PHY_SgiWinAdjOff402      0xa80
#define LCN20PHY_SgiBaseWinAdjOff401      0xa81
#define LCN20PHY_SgiWinAdjOff20L1      0xa85
#define LCN20PHY_SgiWinAdjOff20L2      0xa86
#define LCN20PHY_SgiBaseWinAdjOff20L1      0xa87
#define LCN20PHY_FineSTRConfigBundlen1      0xa88
#define LCN20PHY_FineSTRConfigBundlen2      0xa89
#define LCN20PHY_FineSTRConfigBundlen3      0xa8a
#define LCN20PHY_CrsOffThresholdDsss20ULBundle      0xa8b
#define LCN20PHY_CRSSecChanTrunOffBundle      0xa8c
#define LCN20PHY_crsMiscCtrl1_new      0xa8d
#define LCN20PHY_CRSChanDisBundle      0xa8e
#define LCN20PHY_agcControl238      0xa8f
#define LCN20PHY_agcControl239      0xa90
#define LCN20PHY_agcContro240      0xa91
#define LCN20PHY_agcContro241      0xa92
#define LCN20PHY_agcContro242      0xa93
#define LCN20PHY_agcContro243      0xa94
#define LCN20PHY_agcContro244      0xa95
#define LCN20PHY_agcContro245      0xa96
#define LCN20PHY_agcContro246      0xa97
#define LCN20PHY_agcControl247      0xa98
#define LCN20PHY_agcControl248      0xa99
#define LCN20PHY_IqestqpwrAccHi      0xa9a
#define LCN20PHY_aciContro9      0xaa2
#define LCN20PHY_FineSTRConfigBundle8      0xaaf
#define LCN20PHY_CrsSyncCountBundle1      0xab0
#define LCN20PHY_CrsDetectorBundle      0xab7
#define LCN20PHY_DSSF_gain_th20_s10      0xaba
#define LCN20PHY_DSSF_gain_th21_s10      0xabb
#define LCN20PHY_DSSF_gain_th22_s10      0xabc
#define LCN20PHY_DSSF_gain_th20_s20      0xabd
#define LCN20PHY_DSSF_gain_th21_s20      0xabe
#define LCN20PHY_Bfe11nNVarShift      0xabf
#define LCN20PHY_Bfe11nConfig0      0xac0
#define LCN20PHY_Bfe11nConfig1      0xac1
#define LCN20PHY_Bfe11nStatus0      0xac2
#define LCN20PHY_Bfe11nStatus1      0xac3
#define LCN20PHY_Bfe11nStatus2      0xac4
#define LCN20PHY_Bfe11nConfig2      0xac5
#define LCN20PHY_Bfe11nNvarConfig0      0xac6
#define LCN20PHY_Bfe11nNvarConfig1      0xac7
#define LCN20PHY_Bfe11nNvarConfig2      0xac8
#define LCN20PHY_Bfe11nNvarConfig3      0xac9
#define LCN20PHY_Bfe11nNvarConfig4      0xaca
#define LCN20PHY_Bfe11nNvarConfig5      0xacb
#define LCN20PHY_Bfe11nNvarConfig6      0xacc
#define LCN20PHY_Bfe11nNvarConfig7      0xacd
#define LCN20PHY_Bfe11nNvarConfig8      0xace
#define LCN20PHY_Bfe11nNvarConfig9      0xacf
#define LCN20PHY_Bfe11nNvarConfig10      0xad0
#define LCN20PHY_Bfe11nNvarConfig11      0xad1
#define LCN20PHY_Bfe11nMcsConfig0      0xad2
#define LCN20PHY_Bfe11nMcsConfig1      0xad3
#define LCN20PHY_Bfe11nMcsConfig2      0xad4
#define LCN20PHY_Bfe11nMcsConfig3      0xad5
#define LCN20PHY_Bfe11nMcsConfig4      0xad6
#define LCN20PHY_LDPCIMItargetLow      0xad7
#define LCN20PHY_LDPCIMItargetHigh      0xad8
#define LCN20PHY_LDPCtermControl      0xad9
#define LCN20PHY_LDPCControl      0xada
#define LCN20PHY_LDPCMaxLatency      0xadb
#define LCN20PHY_LDPCNumCodewordsLow      0xadc
#define LCN20PHY_LDPCNumCodewordsHigh      0xadd
#define LCN20PHY_LDPCNumIterationsLow      0xade
#define LCN20PHY_LDPCNumIterationsHigh      0xadf
#define LCN20PHY_LDPCNumBlockErrorsLow      0xae0
#define LCN20PHY_LDPCNumBlockErrorsHigh      0xae1
#define LCN20PHY_LDPCOtherstats      0xae2
#define LCN20PHY_BphyControl7      0xae3
#define LCN20PHY_calibrationClockGating      0xaed
#define LCN20PHY_BphyControl8      0xaee
#define LCN20PHY_timeStampConfig      0xaef
#define LCN20PHY_timeStampStateConfig      0xaf0
#define LCN20PHY_timeStampCounter0Low      0xaf1
#define LCN20PHY_timeStampCounter0High      0xaf2
#define LCN20PHY_timeStampCounter1Low      0xaf3
#define LCN20PHY_timeStampCounter1High      0xaf4
#define LCN20PHY_DSSF_gain_th22_s20      0xaf5
#define LCN20PHY_ACI_Detect_CTRL1      0xb00
#define LCN20PHY_ACI_Detect_collect_interval      0xb01
#define LCN20PHY_ACI_Detect_wait_period1      0xb02
#define LCN20PHY_ACI_Detect_wait_period2      0xb03
#define LCN20PHY_ACI_Detect_max_count_lo      0xb04
#define LCN20PHY_ACI_Detect_max_count_hi      0xb05
#define LCN20PHY_ACI_Detect_freeze      0xb06
#define LCN20PHY_ACI_Detect_CTRL2      0xb07
#define LCN20PHY_ACI_Detect_Miti_timeout_lo      0xb08
#define LCN20PHY_ACI_Detdct_Miti_timeout_hi      0xb09
#define LCN20PHY_ACI_Detect_report_ctr_th      0xb0a
#define LCN20PHY_ACI_Detect_CTRL3      0xb0b
#define LCN20PHY_ACI_Detect_Config1      0xb0c
#define LCN20PHY_ACI_Detect_Config2      0xb0d
#define LCN20PHY_ACI_Detect_Config3      0xb0e
#define LCN20PHY_ACI_Detect_Config4      0xb0f
#define LCN20PHY_ACI_Detect_Config5      0xb10
#define LCN20PHY_ACI_Detect_Config6      0xb11
#define LCN20PHY_ACI_Detect_Config7      0xb12
#define LCN20PHY_ACI_Detect_Config8      0xb13
#define LCN20PHY_ACI_Detect_Config9      0xb14
#define LCN20PHY_ACI_Detect_Config10      0xb15
#define LCN20PHY_ACI_Detect_Config11      0xb16
#define LCN20PHY_ACI_Detect_Config12      0xb17
#define LCN20PHY_ACI_Detect_RD_s_w1_value      0xb18
#define LCN20PHY_ACI_Detect_RD_s_w3_value      0xb19
#define LCN20PHY_ACI_Detect_RD_s_nb_value      0xb1a
#define LCN20PHY_ACI_Detect_RD_s_pwr_value      0xb1b
#define LCN20PHY_ACI_Detect_RD_s_w1_block_acc      0xb1c
#define LCN20PHY_ACI_Detect_RD_s_w3_block_acc      0xb1d
#define LCN20PHY_ACI_Detect_RD_s_nb_block_acc      0xb1e
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_lo      0xb1f
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_hi      0xb20
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_lo      0xb21
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_hi      0xb22
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_lo      0xb23
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_hi      0xb24
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_lo      0xb25
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_hi      0xb26
#define LCN20PHY_ACI_Detect_RD_s_pwr_window_acc      0xb27
#define LCN20PHY_ACI_Detect_RD_status1      0xb28
#define LCN20PHY_ACI_Detect_RD_aci_report_ctr      0xb29
#define LCN20PHY_ACI_Detect_RD_aci_detect_ctr      0xb2a
#define LCN20PHY_ACI_Detect_RD_sw_aci_report_ctr      0xb2b
#define LCN20PHY_ACI_Detect_RD_sw_aci_detected_ctr      0xb2c
#define LCN20PHY_ACI_Detect_RD_Miti_status      0xb2d
#define LCN20PHY_LDPCENCODER0      0xbe0
#define LCN20PHY_LDPCENCODER1      0xbe1
#define LCN20PHY_LDPCENCODER2      0xbe2
#define LCN20PHY_LDPCENCODER3      0xbe3

/* Bits in LCN20PHY_Version */
#define LCN20PHY_Version_analogType_SHIFT      12
#define LCN20PHY_Version_analogType_MASK      (0xf << LCN20PHY_Version_analogType_SHIFT)
#define LCN20PHY_Version_phyType_SHIFT      8
#define LCN20PHY_Version_phyType_MASK      (0xf << LCN20PHY_Version_phyType_SHIFT)
#define LCN20PHY_Version_version_SHIFT      0
#define LCN20PHY_Version_version_MASK      (0xf << LCN20PHY_Version_version_SHIFT)

/* Bits in LCN20PHY_bphyBBConfig */
#define LCN20PHY_bphyBBConfig_modebphyULB_SHIFT      0
#define LCN20PHY_bphyBBConfig_modebphyULB_MASK      (0x1 << LCN20PHY_bphyBBConfig_modebphyULB_SHIFT)
#define LCN20PHY_bphyBBConfig_disableIQswapULB_SHIFT      1
#define LCN20PHY_bphyBBConfig_disableIQswapULB_MASK      (0x1 << LCN20PHY_bphyBBConfig_disableIQswapULB_SHIFT)
#define LCN20PHY_bphyBBConfig_SleepControl_SHIFT      3
#define LCN20PHY_bphyBBConfig_SleepControl_MASK      (0x7 << LCN20PHY_bphyBBConfig_SleepControl_SHIFT)
#define LCN20PHY_bphyBBConfig_PassBadFrames_SHIFT      6
#define LCN20PHY_bphyBBConfig_PassBadFrames_MASK      (0x1 << LCN20PHY_bphyBBConfig_PassBadFrames_SHIFT)
#define LCN20PHY_bphyBBConfig_AntDiv_SHIFT      7
#define LCN20PHY_bphyBBConfig_AntDiv_MASK      (0x3 << LCN20PHY_bphyBBConfig_AntDiv_SHIFT)
#define LCN20PHY_bphyBBConfig_SFDFree_SHIFT      9
#define LCN20PHY_bphyBBConfig_SFDFree_MASK      (0x1 << LCN20PHY_bphyBBConfig_SFDFree_SHIFT)
#define LCN20PHY_bphyBBConfig_Darwin_SHIFT      12
#define LCN20PHY_bphyBBConfig_Darwin_MASK      (0x1 << LCN20PHY_bphyBBConfig_Darwin_SHIFT)
#define LCN20PHY_bphyBBConfig_UseMtxParity_SHIFT      13
#define LCN20PHY_bphyBBConfig_UseMtxParity_MASK      (0x1 << LCN20PHY_bphyBBConfig_UseMtxParity_SHIFT)
#define LCN20PHY_bphyBBConfig_resetCCA_SHIFT      14
#define LCN20PHY_bphyBBConfig_resetCCA_MASK      (0x1 << LCN20PHY_bphyBBConfig_resetCCA_SHIFT)
#define LCN20PHY_bphyBBConfig_MacResetRX_SHIFT      15
#define LCN20PHY_bphyBBConfig_MacResetRX_MASK      (0x1 << LCN20PHY_bphyBBConfig_MacResetRX_SHIFT)

/* Bits in LCN20PHY_iqloCalgtlthres */
#define LCN20PHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT      0
#define LCN20PHY_iqloCalgtlthres_gctl_threshold_d2_MASK      (0xff << LCN20PHY_iqloCalgtlthres_gctl_threshold_d2_SHIFT)

/* Bits in LCN20PHY_bphyRxStatus0 */
#define LCN20PHY_bphyRxStatus0_rxstatus0_SHIFT      0
#define LCN20PHY_bphyRxStatus0_rxstatus0_MASK      (0xffff << LCN20PHY_bphyRxStatus0_rxstatus0_SHIFT)

/* Bits in LCN20PHY_bphyRxStatus1 */
#define LCN20PHY_bphyRxStatus1_rxstatus1_SHIFT      0
#define LCN20PHY_bphyRxStatus1_rxstatus1_MASK      (0xffff << LCN20PHY_bphyRxStatus1_rxstatus1_SHIFT)

/* Bits in LCN20PHY_bphyTxError */
#define LCN20PHY_bphyTxError_pbccSelected_SHIFT      0
#define LCN20PHY_bphyTxError_pbccSelected_MASK      (0x1 << LCN20PHY_bphyTxError_pbccSelected_SHIFT)
#define LCN20PHY_bphyTxError_InvalidHdr_SHIFT      1
#define LCN20PHY_bphyTxError_InvalidHdr_MASK      (0x1 << LCN20PHY_bphyTxError_InvalidHdr_SHIFT)
#define LCN20PHY_bphyTxError_InvalidRate_SHIFT      2
#define LCN20PHY_bphyTxError_InvalidRate_MASK      (0x1 << LCN20PHY_bphyTxError_InvalidRate_SHIFT)
#define LCN20PHY_bphyTxError_LengthLong_SHIFT      3
#define LCN20PHY_bphyTxError_LengthLong_MASK      (0x1 << LCN20PHY_bphyTxError_LengthLong_SHIFT)
#define LCN20PHY_bphyTxError_LengthShort_SHIFT      4
#define LCN20PHY_bphyTxError_LengthShort_MASK      (0x1 << LCN20PHY_bphyTxError_LengthShort_SHIFT)
#define LCN20PHY_bphyTxError_SendFrameErr_SHIFT      5
#define LCN20PHY_bphyTxError_SendFrameErr_MASK      (0x1 << LCN20PHY_bphyTxError_SendFrameErr_SHIFT)

/* Bits in LCN20PHY_bphyworkAround */
#define LCN20PHY_bphyworkAround_bphyworkAroundCtrl_SHIFT      0
#define LCN20PHY_bphyworkAround_bphyworkAroundCtrl_MASK      (0xffff << LCN20PHY_bphyworkAround_bphyworkAroundCtrl_SHIFT)

/* Bits in LCN20PHY_bphyTest */
#define LCN20PHY_bphyTest_testMode_SHIFT      0
#define LCN20PHY_bphyTest_testMode_MASK      (0x7f << LCN20PHY_bphyTest_testMode_SHIFT)
#define LCN20PHY_bphyTest_loopback_SHIFT      7
#define LCN20PHY_bphyTest_loopback_MASK      (0x1 << LCN20PHY_bphyTest_loopback_SHIFT)
#define LCN20PHY_bphyTest_dcComp_SHIFT      8
#define LCN20PHY_bphyTest_dcComp_MASK      (0x1 << LCN20PHY_bphyTest_dcComp_SHIFT)
#define LCN20PHY_bphyTest_TestCarrSup_SHIFT      9
#define LCN20PHY_bphyTest_TestCarrSup_MASK      (0x1 << LCN20PHY_bphyTest_TestCarrSup_SHIFT)
#define LCN20PHY_bphyTest_TestUnscram_SHIFT      10
#define LCN20PHY_bphyTest_TestUnscram_MASK      (0x1 << LCN20PHY_bphyTest_TestUnscram_SHIFT)
#define LCN20PHY_bphyTest_FiltSel2_SHIFT      11
#define LCN20PHY_bphyTest_FiltSel2_MASK      (0x1 << LCN20PHY_bphyTest_FiltSel2_SHIFT)
#define LCN20PHY_bphyTest_SwapIQ_SHIFT      14
#define LCN20PHY_bphyTest_SwapIQ_MASK      (0x1 << LCN20PHY_bphyTest_SwapIQ_SHIFT)

/* Bits in LCN20PHY_TableID */
#define LCN20PHY_TableID_Table_SHIFT      0
#define LCN20PHY_TableID_Table_MASK      (0x3f << LCN20PHY_TableID_Table_SHIFT)

/* Bits in LCN20PHY_TableOffset */
#define LCN20PHY_TableOffset_Offset_SHIFT      0
#define LCN20PHY_TableOffset_Offset_MASK      (0x7ff << LCN20PHY_TableOffset_Offset_SHIFT)

/* Bits in LCN20PHY_PARampTxTimeout */
#define LCN20PHY_PARampTxTimeout_PADownTime_SHIFT      0
#define LCN20PHY_PARampTxTimeout_PADownTime_MASK      (0xff << LCN20PHY_PARampTxTimeout_PADownTime_SHIFT)
#define LCN20PHY_PARampTxTimeout_TxPuDownTime_SHIFT      8
#define LCN20PHY_PARampTxTimeout_TxPuDownTime_MASK      (0xff << LCN20PHY_PARampTxTimeout_TxPuDownTime_SHIFT)

/* Bits in LCN20PHY_RFSynthDCTimer */
#define LCN20PHY_RFSynthDCTimer_timeout_SHIFT      0
#define LCN20PHY_RFSynthDCTimer_timeout_MASK      (0xffff << LCN20PHY_RFSynthDCTimer_timeout_SHIFT)

/* Bits in LCN20PHY_PARampTxTimein */
#define LCN20PHY_PARampTxTimein_PAUpTime_SHIFT      0
#define LCN20PHY_PARampTxTimein_PAUpTime_MASK      (0xff << LCN20PHY_PARampTxTimein_PAUpTime_SHIFT)
#define LCN20PHY_PARampTxTimein_TxPuUpTime_SHIFT      8
#define LCN20PHY_PARampTxTimein_TxPuUpTime_MASK      (0xff << LCN20PHY_PARampTxTimein_TxPuUpTime_SHIFT)

/* Bits in LCN20PHY_RxFiltTimein */
#define LCN20PHY_RxFiltTimein_FilterUpTime_SHIFT      0
#define LCN20PHY_RxFiltTimein_FilterUpTime_MASK      (0xff << LCN20PHY_RxFiltTimein_FilterUpTime_SHIFT)
#define LCN20PHY_RxFiltTimein_RxPuUpTime_SHIFT      8
#define LCN20PHY_RxFiltTimein_RxPuUpTime_MASK      (0xff << LCN20PHY_RxFiltTimein_RxPuUpTime_SHIFT)

/* Bits in LCN20PHY_PLLCoeff */
#define LCN20PHY_PLLCoeff_C2_SHIFT      0
#define LCN20PHY_PLLCoeff_C2_MASK      (0xff << LCN20PHY_PLLCoeff_C2_SHIFT)
#define LCN20PHY_PLLCoeff_C1_SHIFT      8
#define LCN20PHY_PLLCoeff_C1_MASK      (0xff << LCN20PHY_PLLCoeff_C1_SHIFT)

/* Bits in LCN20PHY_PllOut */
#define LCN20PHY_PllOut_pllOut_SHIFT      0
#define LCN20PHY_PllOut_pllOut_MASK      (0xfff << LCN20PHY_PllOut_pllOut_SHIFT)

/* Bits in LCN20PHY_JSSI */
#define LCN20PHY_JSSI_JSSI_SHIFT      0
#define LCN20PHY_JSSI_JSSI_MASK      (0xff << LCN20PHY_JSSI_JSSI_SHIFT)

/* Bits in LCN20PHY_SyncPeakCnt */
#define LCN20PHY_SyncPeakCnt_MaxPeakCntM1_SHIFT      0
#define LCN20PHY_SyncPeakCnt_MaxPeakCntM1_MASK      (0x7 << LCN20PHY_SyncPeakCnt_MaxPeakCntM1_SHIFT)
#define LCN20PHY_SyncPeakCnt_Kthresh_SHIFT      3
#define LCN20PHY_SyncPeakCnt_Kthresh_MASK      (0xff << LCN20PHY_SyncPeakCnt_Kthresh_SHIFT)

/* Bits in LCN20PHY_SyncFreq */
#define LCN20PHY_SyncFreq_FreqOffset_SHIFT      0
#define LCN20PHY_SyncFreq_FreqOffset_MASK      (0xfff << LCN20PHY_SyncFreq_FreqOffset_SHIFT)

/* Bits in LCN20PHY_PeakEnergyL */
#define LCN20PHY_PeakEnergyL_minAvgIQPwr_SHIFT      0
#define LCN20PHY_PeakEnergyL_minAvgIQPwr_MASK      (0xffff << LCN20PHY_PeakEnergyL_minAvgIQPwr_SHIFT)

/* Bits in LCN20PHY_PeakEnergyH */
#define LCN20PHY_PeakEnergyH_minAvgIQPwr_SHIFT      0
#define LCN20PHY_PeakEnergyH_minAvgIQPwr_MASK      (0x1f << LCN20PHY_PeakEnergyH_minAvgIQPwr_SHIFT)

/* Bits in LCN20PHY_SyncControl */
#define LCN20PHY_SyncControl_WarmupDurationM1_SHIFT      0
#define LCN20PHY_SyncControl_WarmupDurationM1_MASK      (0x7f << LCN20PHY_SyncControl_WarmupDurationM1_SHIFT)
#define LCN20PHY_SyncControl_ToggleCutoff_SHIFT      7
#define LCN20PHY_SyncControl_ToggleCutoff_MASK      (0x1 << LCN20PHY_SyncControl_ToggleCutoff_SHIFT)
#define LCN20PHY_SyncControl_AngleStartPoint_SHIFT      8
#define LCN20PHY_SyncControl_AngleStartPoint_MASK      (0x1f << LCN20PHY_SyncControl_AngleStartPoint_SHIFT)

/* Bits in LCN20PHY_DsssStep */
#define LCN20PHY_DsssStep_LMSStep_SHIFT      0
#define LCN20PHY_DsssStep_LMSStep_MASK      (0xfff << LCN20PHY_DsssStep_LMSStep_SHIFT)

/* Bits in LCN20PHY_DsssWarmup */
#define LCN20PHY_DsssWarmup_WarmupDurationM1_SHIFT      0
#define LCN20PHY_DsssWarmup_WarmupDurationM1_MASK      (0xff << LCN20PHY_DsssWarmup_WarmupDurationM1_SHIFT)

/* Bits in LCN20PHY_TableAccessCnt */
#define LCN20PHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT      3
#define LCN20PHY_TableAccessCnt_TableAccessCnt_ClkActive_MASK      (0x7 << LCN20PHY_TableAccessCnt_TableAccessCnt_ClkActive_SHIFT)
#define LCN20PHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT      0
#define LCN20PHY_TableAccessCnt_TableAccessCnt_ClkIdle_MASK      (0x7 << LCN20PHY_TableAccessCnt_TableAccessCnt_ClkIdle_SHIFT)

/* Bits in LCN20PHY_SfdDetectBlockTIme */
#define LCN20PHY_SfdDetectBlockTIme_BlockTime_SHIFT      0
#define LCN20PHY_SfdDetectBlockTIme_BlockTime_MASK      (0x3f << LCN20PHY_SfdDetectBlockTIme_BlockTime_SHIFT)

/* Bits in LCN20PHY_SFDTimeOut */
#define LCN20PHY_SFDTimeOut_short_SHIFT      8
#define LCN20PHY_SFDTimeOut_short_MASK      (0xff << LCN20PHY_SFDTimeOut_short_SHIFT)
#define LCN20PHY_SFDTimeOut_long_SHIFT      0
#define LCN20PHY_SFDTimeOut_long_MASK      (0xff << LCN20PHY_SFDTimeOut_long_SHIFT)

/* Bits in LCN20PHY_SFDControl */
#define LCN20PHY_SFDControl_UseLongTimeout_SHIFT      0
#define LCN20PHY_SFDControl_UseLongTimeout_MASK      (0x1 << LCN20PHY_SFDControl_UseLongTimeout_SHIFT)

/* Bits in LCN20PHY_rxDebug */
#define LCN20PHY_rxDebug_SfdDetectBitCnt_SHIFT      0
#define LCN20PHY_rxDebug_SfdDetectBitCnt_MASK      (0xff << LCN20PHY_rxDebug_SfdDetectBitCnt_SHIFT)
#define LCN20PHY_rxDebug_MainRxSmState_SHIFT      8
#define LCN20PHY_rxDebug_MainRxSmState_MASK      (0x7 << LCN20PHY_rxDebug_MainRxSmState_SHIFT)

/* Bits in LCN20PHY_RxDelayComp */
#define LCN20PHY_RxDelayComp_DelayComp_SHIFT      0
#define LCN20PHY_RxDelayComp_DelayComp_MASK      (0xff << LCN20PHY_RxDelayComp_DelayComp_SHIFT)

/* Bits in LCN20PHY_CRSDropoutTimeout */
#define LCN20PHY_CRSDropoutTimeout_Timeout_SHIFT      0
#define LCN20PHY_CRSDropoutTimeout_Timeout_MASK      (0xffff << LCN20PHY_CRSDropoutTimeout_Timeout_SHIFT)

/* Bits in LCN20PHY_PseudoShortTimeout */
#define LCN20PHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT      0
#define LCN20PHY_PseudoShortTimeout_ShortSFDNZeros_MASK      (0xf << LCN20PHY_PseudoShortTimeout_ShortSFDNZeros_SHIFT)

/* Bits in LCN20PHY_PR3931 */
#define LCN20PHY_PR3931_PR3931Val_SHIFT      0
#define LCN20PHY_PR3931_PR3931Val_MASK      (0xf << LCN20PHY_PR3931_PR3931Val_SHIFT)

/* Bits in LCN20PHY_DSSSCoeff1 */
#define LCN20PHY_DSSSCoeff1_C1_SHIFT      0
#define LCN20PHY_DSSSCoeff1_C1_MASK      (0x1ff << LCN20PHY_DSSSCoeff1_C1_SHIFT)

/* Bits in LCN20PHY_DSSSCoeff2 */
#define LCN20PHY_DSSSCoeff2_C2_SHIFT      0
#define LCN20PHY_DSSSCoeff2_C2_MASK      (0x1ff << LCN20PHY_DSSSCoeff2_C2_SHIFT)

/* Bits in LCN20PHY_CCKCoeff1 */
#define LCN20PHY_CCKCoeff1_C1_SHIFT      0
#define LCN20PHY_CCKCoeff1_C1_MASK      (0x1ff << LCN20PHY_CCKCoeff1_C1_SHIFT)

/* Bits in LCN20PHY_CCKCoeff2 */
#define LCN20PHY_CCKCoeff2_C2_SHIFT      0
#define LCN20PHY_CCKCoeff2_C2_MASK      (0x1ff << LCN20PHY_CCKCoeff2_C2_SHIFT)

/* Bits in LCN20PHY_TRCorr */
#define LCN20PHY_TRCorr_TRCorr_SHIFT      0
#define LCN20PHY_TRCorr_TRCorr_MASK      (0xff << LCN20PHY_TRCorr_TRCorr_SHIFT)

/* Bits in LCN20PHY_AngleScale */
#define LCN20PHY_AngleScale_angleScale_SHIFT      0
#define LCN20PHY_AngleScale_angleScale_MASK      (0x7f << LCN20PHY_AngleScale_angleScale_SHIFT)

/* Bits in LCN20PHY_OptionalModes2 */
#define LCN20PHY_OptionalModes2_DCBlockMode_SHIFT      1
#define LCN20PHY_OptionalModes2_DCBlockMode_MASK      (0x1 << LCN20PHY_OptionalModes2_DCBlockMode_SHIFT)
#define LCN20PHY_OptionalModes2_AlphaSel_SHIFT      2
#define LCN20PHY_OptionalModes2_AlphaSel_MASK      (0x3 << LCN20PHY_OptionalModes2_AlphaSel_SHIFT)

/* Bits in LCN20PHY_CCKStartDelayLong */
#define LCN20PHY_CCKStartDelayLong_StartDelayLong_SHIFT      0
#define LCN20PHY_CCKStartDelayLong_StartDelayLong_MASK      (0xfff << LCN20PHY_CCKStartDelayLong_StartDelayLong_SHIFT)

/* Bits in LCN20PHY_CCKStartDelayShort */
#define LCN20PHY_CCKStartDelayShort_StartDelayShort_SHIFT      0
#define LCN20PHY_CCKStartDelayShort_StartDelayShort_MASK      (0xfff << LCN20PHY_CCKStartDelayShort_StartDelayShort_SHIFT)

/* Bits in LCN20PHY_OptionalModes */
#define LCN20PHY_OptionalModes_WaitStateTime_SHIFT      0
#define LCN20PHY_OptionalModes_WaitStateTime_MASK      (0x7f << LCN20PHY_OptionalModes_WaitStateTime_SHIFT)
#define LCN20PHY_OptionalModes_DcCmpEnSel_SHIFT      7
#define LCN20PHY_OptionalModes_DcCmpEnSel_MASK      (0x1 << LCN20PHY_OptionalModes_DcCmpEnSel_SHIFT)
#define LCN20PHY_OptionalModes_LNA0_SHIFT      8
#define LCN20PHY_OptionalModes_LNA0_MASK      (0x3 << LCN20PHY_OptionalModes_LNA0_SHIFT)
#define LCN20PHY_OptionalModes_LNA1_SHIFT      10
#define LCN20PHY_OptionalModes_LNA1_MASK      (0x3 << LCN20PHY_OptionalModes_LNA1_SHIFT)
#define LCN20PHY_OptionalModes_MvgAvgEn_SHIFT      12
#define LCN20PHY_OptionalModes_MvgAvgEn_MASK      (0x1 << LCN20PHY_OptionalModes_MvgAvgEn_SHIFT)
#define LCN20PHY_OptionalModes_CtrlRegDcRmEn_SHIFT      13
#define LCN20PHY_OptionalModes_CtrlRegDcRmEn_MASK      (0x1 << LCN20PHY_OptionalModes_CtrlRegDcRmEn_SHIFT)
#define LCN20PHY_OptionalModes_Const_SHIFT      14
#define LCN20PHY_OptionalModes_Const_MASK      (0x1 << LCN20PHY_OptionalModes_Const_SHIFT)

/* Bits in LCN20PHY_bphyRxStatus2 */
#define LCN20PHY_bphyRxStatus2_rxstatus2_SHIFT      0
#define LCN20PHY_bphyRxStatus2_rxstatus2_MASK      (0xffff << LCN20PHY_bphyRxStatus2_rxstatus2_SHIFT)

/* Bits in LCN20PHY_bphyRxStatus3 */
#define LCN20PHY_bphyRxStatus3_rxstatus3_SHIFT      0
#define LCN20PHY_bphyRxStatus3_rxstatus3_MASK      (0xffff << LCN20PHY_bphyRxStatus3_rxstatus3_SHIFT)

/* Bits in LCN20PHY_Lg2GainTblLNA8 */
#define LCN20PHY_Lg2GainTblLNA8_LNA000_SHIFT      0
#define LCN20PHY_Lg2GainTblLNA8_LNA000_MASK      (0xff << LCN20PHY_Lg2GainTblLNA8_LNA000_SHIFT)
#define LCN20PHY_Lg2GainTblLNA8_LNA001_SHIFT      8
#define LCN20PHY_Lg2GainTblLNA8_LNA001_MASK      (0xff << LCN20PHY_Lg2GainTblLNA8_LNA001_SHIFT)

/* Bits in LCN20PHY_Lg2GainTblLNA28 */
#define LCN20PHY_Lg2GainTblLNA28_LNA010_SHIFT      0
#define LCN20PHY_Lg2GainTblLNA28_LNA010_MASK      (0xff << LCN20PHY_Lg2GainTblLNA28_LNA010_SHIFT)
#define LCN20PHY_Lg2GainTblLNA28_LNA011_SHIFT      8
#define LCN20PHY_Lg2GainTblLNA28_LNA011_MASK      (0xff << LCN20PHY_Lg2GainTblLNA28_LNA011_SHIFT)

/* Bits in LCN20PHY_GainTblLNATrSw */
#define LCN20PHY_GainTblLNATrSw_TrSw0_SHIFT      0
#define LCN20PHY_GainTblLNATrSw_TrSw0_MASK      (0xff << LCN20PHY_GainTblLNATrSw_TrSw0_SHIFT)
#define LCN20PHY_GainTblLNATrSw_TrSw1_SHIFT      8
#define LCN20PHY_GainTblLNATrSw_TrSw1_MASK      (0xff << LCN20PHY_GainTblLNATrSw_TrSw1_SHIFT)

/* Bits in LCN20PHY_PeakEnergy */
#define LCN20PHY_PeakEnergy_Thresh_SHIFT      0
#define LCN20PHY_PeakEnergy_Thresh_MASK      (0xff << LCN20PHY_PeakEnergy_Thresh_SHIFT)
#define LCN20PHY_PeakEnergy_Min_SHIFT      8
#define LCN20PHY_PeakEnergy_Min_MASK      (0xff << LCN20PHY_PeakEnergy_Min_SHIFT)

/* Bits in LCN20PHY_lg2InitGain */
#define LCN20PHY_lg2InitGain_InitGain_SHIFT      0
#define LCN20PHY_lg2InitGain_InitGain_MASK      (0xff << LCN20PHY_lg2InitGain_InitGain_SHIFT)
#define LCN20PHY_lg2InitGain_adjMinPower_SHIFT      8
#define LCN20PHY_lg2InitGain_adjMinPower_MASK      (0x1 << LCN20PHY_lg2InitGain_adjMinPower_SHIFT)
#define LCN20PHY_lg2InitGain_BlankingEn_SHIFT      9
#define LCN20PHY_lg2InitGain_BlankingEn_MASK      (0x1 << LCN20PHY_lg2InitGain_BlankingEn_SHIFT)

/* Bits in LCN20PHY_BlankCountLnaPga */
#define LCN20PHY_BlankCountLnaPga_PGA_SHIFT      0
#define LCN20PHY_BlankCountLnaPga_PGA_MASK      (0xff << LCN20PHY_BlankCountLnaPga_PGA_SHIFT)
#define LCN20PHY_BlankCountLnaPga_LNA_SHIFT      8
#define LCN20PHY_BlankCountLnaPga_LNA_MASK      (0xff << LCN20PHY_BlankCountLnaPga_LNA_SHIFT)

/* Bits in LCN20PHY_JSSIControl */
#define LCN20PHY_JSSIControl_UseGmodeJSSI_SHIFT      0
#define LCN20PHY_JSSIControl_UseGmodeJSSI_MASK      (0x1 << LCN20PHY_JSSIControl_UseGmodeJSSI_SHIFT)

/* Bits in LCN20PHY_Lg2GainTblLNA44 */
#define LCN20PHY_Lg2GainTblLNA44_LNA100_SHIFT      0
#define LCN20PHY_Lg2GainTblLNA44_LNA100_MASK      (0xff << LCN20PHY_Lg2GainTblLNA44_LNA100_SHIFT)
#define LCN20PHY_Lg2GainTblLNA44_LNA101_SHIFT      8
#define LCN20PHY_Lg2GainTblLNA44_LNA101_MASK      (0xff << LCN20PHY_Lg2GainTblLNA44_LNA101_SHIFT)

/* Bits in LCN20PHY_Lg2GainTblLNA62 */
#define LCN20PHY_Lg2GainTblLNA62_LNA110_SHIFT      0
#define LCN20PHY_Lg2GainTblLNA62_LNA110_MASK      (0xff << LCN20PHY_Lg2GainTblLNA62_LNA110_SHIFT)
#define LCN20PHY_Lg2GainTblLNA62_LNA111_SHIFT      8
#define LCN20PHY_Lg2GainTblLNA62_LNA111_MASK      (0xff << LCN20PHY_Lg2GainTblLNA62_LNA111_SHIFT)

/* Bits in LCN20PHY_watchdog_en */
#define LCN20PHY_watchdog_en_global_en_SHIFT      0
#define LCN20PHY_watchdog_en_global_en_MASK      (0x1 << LCN20PHY_watchdog_en_global_en_SHIFT)
#define LCN20PHY_watchdog_en_c_dryrun_SHIFT      1
#define LCN20PHY_watchdog_en_c_dryrun_MASK      (0x1 << LCN20PHY_watchdog_en_c_dryrun_SHIFT)
#define LCN20PHY_watchdog_en_c_cca_rst_on_pktfsm_SHIFT      2
#define LCN20PHY_watchdog_en_c_cca_rst_on_pktfsm_MASK      (0x1 << LCN20PHY_watchdog_en_c_cca_rst_on_pktfsm_SHIFT)
#define LCN20PHY_watchdog_en_c_cca_rst_on_agcfsm_SHIFT      3
#define LCN20PHY_watchdog_en_c_cca_rst_on_agcfsm_MASK      (0x1 << LCN20PHY_watchdog_en_c_cca_rst_on_agcfsm_SHIFT)
#define LCN20PHY_watchdog_en_c_rxfe_rst_on_pktfsm_SHIFT      4
#define LCN20PHY_watchdog_en_c_rxfe_rst_on_pktfsm_MASK      (0x1 << LCN20PHY_watchdog_en_c_rxfe_rst_on_pktfsm_SHIFT)
#define LCN20PHY_watchdog_en_c_rxfe_rst_on_agcfsm_SHIFT      5
#define LCN20PHY_watchdog_en_c_rxfe_rst_on_agcfsm_MASK      (0x1 << LCN20PHY_watchdog_en_c_rxfe_rst_on_agcfsm_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_static */
#define LCN20PHY_watchdog_pktfsm_static_s_pktfsm_static_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_static_s_pktfsm_static_MASK      (0xffff << LCN20PHY_watchdog_pktfsm_static_s_pktfsm_static_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_static */
#define LCN20PHY_watchdog_agcfsm_static_s_agcfsm_static_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_static_s_agcfsm_static_MASK      (0xffff << LCN20PHY_watchdog_agcfsm_static_s_agcfsm_static_SHIFT)

/* Bits in LCN20PHY_watchdog_rstcnt */
#define LCN20PHY_watchdog_rstcnt_s_pktfsm_rstcnt_SHIFT      0
#define LCN20PHY_watchdog_rstcnt_s_pktfsm_rstcnt_MASK      (0xff << LCN20PHY_watchdog_rstcnt_s_pktfsm_rstcnt_SHIFT)
#define LCN20PHY_watchdog_rstcnt_s_agcfsm_rstcnt_SHIFT      8
#define LCN20PHY_watchdog_rstcnt_s_agcfsm_rstcnt_MASK      (0xff << LCN20PHY_watchdog_rstcnt_s_agcfsm_rstcnt_SHIFT)

/* Bits in LCN20PHY_watchdog_rststate */
#define LCN20PHY_watchdog_rststate_s_pktfsm_rststate_SHIFT      0
#define LCN20PHY_watchdog_rststate_s_pktfsm_rststate_MASK      (0xf << LCN20PHY_watchdog_rststate_s_pktfsm_rststate_SHIFT)
#define LCN20PHY_watchdog_rststate_s_agcfsm_rststate_SHIFT      4
#define LCN20PHY_watchdog_rststate_s_agcfsm_rststate_MASK      (0xf << LCN20PHY_watchdog_rststate_s_agcfsm_rststate_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_RIFS_SEARCH */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RIFS_SEARCH_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RIFS_SEARCH_thr_MASK      (0xf << LCN20PHY_watchdog_pktfsm_timeout_CRS_RIFS_SEARCH_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_SEARCH */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_MASK      (0xffff << LCN20PHY_watchdog_pktfsm_timeout_CRS_SEARCH_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_thr_MASK      (0xffff << LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_WAIT */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_WAIT_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_WAIT_thr_MASK      (0xffff << LCN20PHY_watchdog_pktfsm_timeout_CRS_SAMP_WAIT_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_STR0 */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR0_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR0_thr_MASK      (0x7 << LCN20PHY_watchdog_pktfsm_timeout_CRS_STR0_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_STR1 */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_MASK      (0xf << LCN20PHY_watchdog_pktfsm_timeout_CRS_STR1_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_READ_SYM */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_READ_SYM_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_READ_SYM_thr_MASK      (0xfff << LCN20PHY_watchdog_pktfsm_timeout_CRS_READ_SYM_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_RESET */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RESET_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_RESET_thr_MASK      (0xffff << LCN20PHY_watchdog_pktfsm_timeout_CRS_RESET_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_TX */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_TX_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_TX_thr_MASK      (0xfff << LCN20PHY_watchdog_pktfsm_timeout_CRS_TX_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_ED_DROP */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_ED_DROP_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_ED_DROP_thr_MASK      (0x3ff << LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_ED_DROP_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_NCLK20S */
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_NCLK20S_thr_SHIFT      0
#define LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_NCLK20S_thr_MASK      (0x3ff << LCN20PHY_watchdog_pktfsm_timeout_CRS_WAIT_NCLK20S_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_HIGH_GAIN_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_HIGH_GAIN_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_HIGH_GAIN_STATE_thr_MASK      (0xffff << LCN20PHY_watchdog_agcfsm_timeout_SS_HIGH_GAIN_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_DIV_CHECK_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_DIV_CHECK_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_DIV_CHECK_STATE_thr_MASK      (0xffff << LCN20PHY_watchdog_agcfsm_timeout_SS_DIV_CHECK_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_RSSI_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_RSSI_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_RSSI_STATE_thr_MASK      (0x7 << LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_RSSI_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_NOMINAL_GAIN_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_NOMINAL_GAIN_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_NOMINAL_GAIN_STATE_thr_MASK      (0xfff << LCN20PHY_watchdog_agcfsm_timeout_SS_NOMINAL_GAIN_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_BPHY_CONFIRM_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_BPHY_CONFIRM_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_BPHY_CONFIRM_STATE_thr_MASK      (0x3f << LCN20PHY_watchdog_agcfsm_timeout_SS_WAIT_BPHY_CONFIRM_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_SYNC_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_SYNC_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_SYNC_STATE_thr_MASK      (0xf << LCN20PHY_watchdog_agcfsm_timeout_SS_SYNC_STATE_thr_SHIFT)

/* Bits in LCN20PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE */
#define LCN20PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_SHIFT      0
#define LCN20PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_MASK      (0xfff << LCN20PHY_watchdog_agcfsm_timeout_SS_PACKET_RX_STATE_thr_SHIFT)

/* Bits in LCN20PHY_BBConfig */
#define LCN20PHY_BBConfig_UseMtxParity_SHIFT      13
#define LCN20PHY_BBConfig_UseMtxParity_MASK      (0x1 << LCN20PHY_BBConfig_UseMtxParity_SHIFT)
#define LCN20PHY_BBConfig_resetCCA_SHIFT      14
#define LCN20PHY_BBConfig_resetCCA_MASK      (0x1 << LCN20PHY_BBConfig_resetCCA_SHIFT)

/* Bits in LCN20PHY_RxStatus0 */
#define LCN20PHY_RxStatus0_RxStatus_SHIFT      0
#define LCN20PHY_RxStatus0_RxStatus_MASK      (0xffff << LCN20PHY_RxStatus0_RxStatus_SHIFT)

/* Bits in LCN20PHY_RxStatus1 */
#define LCN20PHY_RxStatus1_RxStatus_SHIFT      0
#define LCN20PHY_RxStatus1_RxStatus_MASK      (0xffff << LCN20PHY_RxStatus1_RxStatus_SHIFT)

/* Bits in LCN20PHY_TxError */
#define LCN20PHY_TxError_COMBUnsupport_SHIFT      8
#define LCN20PHY_TxError_COMBUnsupport_MASK      (0x1 << LCN20PHY_TxError_COMBUnsupport_SHIFT)
#define LCN20PHY_TxError_BWUnsupport_SHIFT      7
#define LCN20PHY_TxError_BWUnsupport_MASK      (0x1 << LCN20PHY_TxError_BWUnsupport_SHIFT)
#define LCN20PHY_TxError_txInCal_SHIFT      6
#define LCN20PHY_TxError_txInCal_MASK      (0x1 << LCN20PHY_TxError_txInCal_SHIFT)
#define LCN20PHY_TxError_send_frame_low_SHIFT      5
#define LCN20PHY_TxError_send_frame_low_MASK      (0x1 << LCN20PHY_TxError_send_frame_low_SHIFT)
#define LCN20PHY_TxError_lengthmismatch_short_SHIFT      4
#define LCN20PHY_TxError_lengthmismatch_short_MASK      (0x1 << LCN20PHY_TxError_lengthmismatch_short_SHIFT)
#define LCN20PHY_TxError_lengthmismatch_long_SHIFT      3
#define LCN20PHY_TxError_lengthmismatch_long_MASK      (0x1 << LCN20PHY_TxError_lengthmismatch_long_SHIFT)
#define LCN20PHY_TxError_invalidRate_SHIFT      2
#define LCN20PHY_TxError_invalidRate_MASK      (0x1 << LCN20PHY_TxError_invalidRate_SHIFT)

/* Bits in LCN20PHY_ChannelControl */
#define LCN20PHY_ChannelControl_currentBand_SHIFT      8
#define LCN20PHY_ChannelControl_currentBand_MASK      (0x1 << LCN20PHY_ChannelControl_currentBand_SHIFT)
#define LCN20PHY_ChannelControl_currentChannel_SHIFT      0
#define LCN20PHY_ChannelControl_currentChannel_MASK      (0xff << LCN20PHY_ChannelControl_currentChannel_SHIFT)

/* Bits in LCN20PHY_workAround */
#define LCN20PHY_workAround_workAroundCtrl_SHIFT      0
#define LCN20PHY_workAround_workAroundCtrl_MASK      (0xffff << LCN20PHY_workAround_workAroundCtrl_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl4 */
#define LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelVmidVal2_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl4_afeAuxpgaSelGainVal2_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl5 */
#define LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelVmidVal3_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl5_afeAuxpgaSelGainVal3_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl6 */
#define LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelVmidVal4_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl6_afeAuxpgaSelGainVal4_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlNum_Vbat */
#define LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT      0
#define LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_MASK      (0x3ff << LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT)
#define LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT      12
#define LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_MASK      (0x7 << LCN20PHY_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT)

/* Bits in LCN20PHY_RxBufGainTxMode */
#define LCN20PHY_RxBufGainTxMode_RxBufGainTxMode_SHIFT      0
#define LCN20PHY_RxBufGainTxMode_RxBufGainTxMode_MASK      (0xf << LCN20PHY_RxBufGainTxMode_RxBufGainTxMode_SHIFT)

/* Bits in LCN20PHY_crsgainCtrl */
#define LCN20PHY_crsgainCtrl_wlpriogainChangeEn_SHIFT      14
#define LCN20PHY_crsgainCtrl_wlpriogainChangeEn_MASK      (0x1 << LCN20PHY_crsgainCtrl_wlpriogainChangeEn_SHIFT)
#define LCN20PHY_crsgainCtrl_BPHYGatingEnable_SHIFT      4
#define LCN20PHY_crsgainCtrl_BPHYGatingEnable_MASK      (0x1 << LCN20PHY_crsgainCtrl_BPHYGatingEnable_SHIFT)
#define LCN20PHY_crsgainCtrl_APHYGatingEnable_SHIFT      3
#define LCN20PHY_crsgainCtrl_APHYGatingEnable_MASK      (0x1 << LCN20PHY_crsgainCtrl_APHYGatingEnable_SHIFT)
#define LCN20PHY_crsgainCtrl_DiversityChkEnable_SHIFT      1
#define LCN20PHY_crsgainCtrl_DiversityChkEnable_MASK      (0x1 << LCN20PHY_crsgainCtrl_DiversityChkEnable_SHIFT)
#define LCN20PHY_crsgainCtrl_DefaultAntenna_SHIFT      0
#define LCN20PHY_crsgainCtrl_DefaultAntenna_MASK      (0x1 << LCN20PHY_crsgainCtrl_DefaultAntenna_SHIFT)

/* Bits in LCN20PHY_crsgainDataCtrl */
#define LCN20PHY_crsgainDataCtrl_adcBitSel_SHIFT      0
#define LCN20PHY_crsgainDataCtrl_adcBitSel_MASK      (0x3 << LCN20PHY_crsgainDataCtrl_adcBitSel_SHIFT)
#define LCN20PHY_crsgainDataCtrl_rxDataBitSel_SHIFT      2
#define LCN20PHY_crsgainDataCtrl_rxDataBitSel_MASK      (0x3 << LCN20PHY_crsgainDataCtrl_rxDataBitSel_SHIFT)
#define LCN20PHY_crsgainDataCtrl_dcBlkBitSel_SHIFT      4
#define LCN20PHY_crsgainDataCtrl_dcBlkBitSel_MASK      (0x3 << LCN20PHY_crsgainDataCtrl_dcBlkBitSel_SHIFT)

/* Bits in LCN20PHY_IDLEafterPktRXTimeout */
#define LCN20PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT      8
#define LCN20PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_MASK      (0xff << LCN20PHY_IDLEafterPktRXTimeout_BPHYIdleAfterPktRxTimeOut_SHIFT)

/* Bits in LCN20PHY_LTRNCtrl */
#define LCN20PHY_LTRNCtrl_crsLTRNOffset_SHIFT      7
#define LCN20PHY_LTRNCtrl_crsLTRNOffset_MASK      (0x1f << LCN20PHY_LTRNCtrl_crsLTRNOffset_SHIFT)

/* Bits in LCN20PHY_PreambleConfirmTimeout */
#define LCN20PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT      0
#define LCN20PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_MASK      (0xff << LCN20PHY_PreambleConfirmTimeout_OFDMPreambleConfirmTimeout_SHIFT)
#define LCN20PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT      8
#define LCN20PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_MASK      (0xff << LCN20PHY_PreambleConfirmTimeout_DSSSPreambleConfirmTimeout_SHIFT)

/* Bits in LCN20PHY_ClipThresh */
#define LCN20PHY_ClipThresh_ClipThresh_SHIFT      0
#define LCN20PHY_ClipThresh_ClipThresh_MASK      (0x7f << LCN20PHY_ClipThresh_ClipThresh_SHIFT)

/* Bits in LCN20PHY_ClipCtrThresh */
#define LCN20PHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT      0
#define LCN20PHY_ClipCtrThresh_ClipCtrThreshHiGain_MASK      (0xff << LCN20PHY_ClipCtrThresh_ClipCtrThreshHiGain_SHIFT)
#define LCN20PHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT      8
#define LCN20PHY_ClipCtrThresh_clipCtrThreshLoGain_MASK      (0xff << LCN20PHY_ClipCtrThresh_clipCtrThreshLoGain_SHIFT)

/* Bits in LCN20PHY_ofdmSyncTimerCtrl */
#define LCN20PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT      0
#define LCN20PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_MASK      (0xff << LCN20PHY_ofdmSyncTimerCtrl_OFDMPreambleSyncTimeOut_SHIFT)

/* Bits in LCN20PHY_WaitforPHYSelTimeout */
#define LCN20PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT      8
#define LCN20PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_MASK      (0xff << LCN20PHY_WaitforPHYSelTimeout_BPHYWaitforCCKSeltimeout_SHIFT)

/* Bits in LCN20PHY_HiGainDB */
#define LCN20PHY_HiGainDB_MedHiGainDB_SHIFT      8
#define LCN20PHY_HiGainDB_MedHiGainDB_MASK      (0xff << LCN20PHY_HiGainDB_MedHiGainDB_SHIFT)

/* Bits in LCN20PHY_LowGainDB */
#define LCN20PHY_LowGainDB_MedLowGainDB_SHIFT      8
#define LCN20PHY_LowGainDB_MedLowGainDB_MASK      (0xff << LCN20PHY_LowGainDB_MedLowGainDB_SHIFT)

/* Bits in LCN20PHY_VeryLowGainDB */
#define LCN20PHY_VeryLowGainDB_veryLowGainDB_SHIFT      0
#define LCN20PHY_VeryLowGainDB_veryLowGainDB_MASK      (0xff << LCN20PHY_VeryLowGainDB_veryLowGainDB_SHIFT)

/* Bits in LCN20PHY_gainMismatch */
#define LCN20PHY_gainMismatch_GainMismatchHigain_SHIFT      0
#define LCN20PHY_gainMismatch_GainMismatchHigain_MASK      (0xf << LCN20PHY_gainMismatch_GainMismatchHigain_SHIFT)
#define LCN20PHY_gainMismatch_GainMismatchNomgain_SHIFT      4
#define LCN20PHY_gainMismatch_GainMismatchNomgain_MASK      (0xf << LCN20PHY_gainMismatch_GainMismatchNomgain_SHIFT)
#define LCN20PHY_gainMismatch_max_gain_mismatch_pkt_rcv_SHIFT      12
#define LCN20PHY_gainMismatch_max_gain_mismatch_pkt_rcv_MASK      (0xf << LCN20PHY_gainMismatch_max_gain_mismatch_pkt_rcv_SHIFT)

/* Bits in LCN20PHY_gaindirectMismatch */
#define LCN20PHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT      0
#define LCN20PHY_gaindirectMismatch_MedHigainDirectMismatch_MASK      (0xf << LCN20PHY_gaindirectMismatch_MedHigainDirectMismatch_SHIFT)
#define LCN20PHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT      8
#define LCN20PHY_gaindirectMismatch_GainmisMatchMedGain_MASK      (0x1f << LCN20PHY_gaindirectMismatch_GainmisMatchMedGain_SHIFT)

/* Bits in LCN20PHY_PwrThresh1 */
#define LCN20PHY_PwrThresh1_LargeGainMismatchThresh_SHIFT      0
#define LCN20PHY_PwrThresh1_LargeGainMismatchThresh_MASK      (0xf << LCN20PHY_PwrThresh1_LargeGainMismatchThresh_SHIFT)
#define LCN20PHY_PwrThresh1_LoPwrMismatchThresh_SHIFT      4
#define LCN20PHY_PwrThresh1_LoPwrMismatchThresh_MASK      (0x3f << LCN20PHY_PwrThresh1_LoPwrMismatchThresh_SHIFT)
#define LCN20PHY_PwrThresh1_PktRxSignalDropThresh_SHIFT      10
#define LCN20PHY_PwrThresh1_PktRxSignalDropThresh_MASK      (0x1f << LCN20PHY_PwrThresh1_PktRxSignalDropThresh_SHIFT)

/* Bits in LCN20PHY_dataTimeout */
#define LCN20PHY_dataTimeout_NominalGainAdjTimeOut_SHIFT      0
#define LCN20PHY_dataTimeout_NominalGainAdjTimeOut_MASK      (0xff << LCN20PHY_dataTimeout_NominalGainAdjTimeOut_SHIFT)
#define LCN20PHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT      8
#define LCN20PHY_dataTimeout_PWrChgInDataModeTimeOut_MASK      (0xff << LCN20PHY_dataTimeout_PWrChgInDataModeTimeOut_SHIFT)

/* Bits in LCN20PHY_DiversityGainBack */
#define LCN20PHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT      0
#define LCN20PHY_DiversityGainBack_DiversityGainBackoffDB_MASK      (0x1f << LCN20PHY_DiversityGainBack_DiversityGainBackoffDB_SHIFT)

/* Bits in LCN20PHY_DSSSConfirmCnt */
#define LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT      0
#define LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_MASK      (0x7 << LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntHiGain_SHIFT)
#define LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT      3
#define LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_MASK      (0x7 << LCN20PHY_DSSSConfirmCnt_DSSSConfirmCntLoGain_SHIFT)

/* Bits in LCN20PHY_DCBlankInterval */
#define LCN20PHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT      0
#define LCN20PHY_DCBlankInterval_DCBlankIntervalHiGain_MASK      (0x3f << LCN20PHY_DCBlankInterval_DCBlankIntervalHiGain_SHIFT)
#define LCN20PHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT      6
#define LCN20PHY_DCBlankInterval_DCBlankIntervalLoGain_MASK      (0x3f << LCN20PHY_DCBlankInterval_DCBlankIntervalLoGain_SHIFT)

/* Bits in LCN20PHY_crsedthresh */
#define LCN20PHY_crsedthresh_edoffthreshold_SHIFT      8
#define LCN20PHY_crsedthresh_edoffthreshold_MASK      (0xff << LCN20PHY_crsedthresh_edoffthreshold_SHIFT)

/* Bits in LCN20PHY_agcControl */
#define LCN20PHY_agcControl_hg_large_gain_mismatch_SHIFT      0
#define LCN20PHY_agcControl_hg_large_gain_mismatch_MASK      (0xf << LCN20PHY_agcControl_hg_large_gain_mismatch_SHIFT)
#define LCN20PHY_agcControl_hg_large_gain_mismatch_count_SHIFT      4
#define LCN20PHY_agcControl_hg_large_gain_mismatch_count_MASK      (0xf << LCN20PHY_agcControl_hg_large_gain_mismatch_count_SHIFT)
#define LCN20PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_SHIFT      8
#define LCN20PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_MASK      (0x1 << LCN20PHY_agcControl_hg_large_gain_mismatch_transient_free_dis_SHIFT)
#define LCN20PHY_agcControl_pktRxActiveHoldoff_SHIFT      9
#define LCN20PHY_agcControl_pktRxActiveHoldoff_MASK      (0x1f << LCN20PHY_agcControl_pktRxActiveHoldoff_SHIFT)
#define LCN20PHY_agcControl_ofdm_sync_nom_en_SHIFT      14
#define LCN20PHY_agcControl_ofdm_sync_nom_en_MASK      (0x1 << LCN20PHY_agcControl_ofdm_sync_nom_en_SHIFT)

/* Bits in LCN20PHY_agcControl2 */
#define LCN20PHY_agcControl2_hg_clip_count_SHIFT      0
#define LCN20PHY_agcControl2_hg_clip_count_MASK      (0xff << LCN20PHY_agcControl2_hg_clip_count_SHIFT)
#define LCN20PHY_agcControl2_ng_timeout_pwr_SHIFT      8
#define LCN20PHY_agcControl2_ng_timeout_pwr_MASK      (0xff << LCN20PHY_agcControl2_ng_timeout_pwr_SHIFT)

/* Bits in LCN20PHY_agcControl3 */
#define LCN20PHY_agcControl3_ng_large_gain_mismatch_SHIFT      0
#define LCN20PHY_agcControl3_ng_large_gain_mismatch_MASK      (0xf << LCN20PHY_agcControl3_ng_large_gain_mismatch_SHIFT)
#define LCN20PHY_agcControl3_ng_large_gain_mismatch_count_SHIFT      4
#define LCN20PHY_agcControl3_ng_large_gain_mismatch_count_MASK      (0xf << LCN20PHY_agcControl3_ng_large_gain_mismatch_count_SHIFT)

/* Bits in LCN20PHY_AfeDACCtrl */
#define LCN20PHY_AfeDACCtrl_dac_ctrl_SHIFT      0
#define LCN20PHY_AfeDACCtrl_dac_ctrl_MASK      (0xfff << LCN20PHY_AfeDACCtrl_dac_ctrl_SHIFT)

/* Bits in LCN20PHY_AfeCtrlOvr */
#define LCN20PHY_AfeCtrlOvr_dacbufcap_ovr_SHIFT      0
#define LCN20PHY_AfeCtrlOvr_dacbufcap_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr_dacbufcap_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr_dacbuf_fixed_cap_ovr_SHIFT      1
#define LCN20PHY_AfeCtrlOvr_dacbuf_fixed_cap_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr_dacbuf_fixed_cap_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT      6
#define LCN20PHY_AfeCtrlOvr_dacattctrl_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr_dacattctrl_ovr_SHIFT)

/* Bits in LCN20PHY_AfeCtrlOvrVal */
#define LCN20PHY_AfeCtrlOvrVal_dacbufcap_ovr_val_SHIFT      0
#define LCN20PHY_AfeCtrlOvrVal_dacbufcap_ovr_val_MASK      (0x1f << LCN20PHY_AfeCtrlOvrVal_dacbufcap_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvrVal_dacbuf_fixed_cap_ovr_val_SHIFT      5
#define LCN20PHY_AfeCtrlOvrVal_dacbuf_fixed_cap_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvrVal_dacbuf_fixed_cap_ovr_val_SHIFT)

/* Bits in LCN20PHY_dacBufCap_samplePlay */
#define LCN20PHY_dacBufCap_samplePlay_DACbuf_cap_samplePlay_SHIFT      0
#define LCN20PHY_dacBufCap_samplePlay_DACbuf_cap_samplePlay_MASK      (0x3f << LCN20PHY_dacBufCap_samplePlay_DACbuf_cap_samplePlay_SHIFT)
#define LCN20PHY_dacBufCap_samplePlay_rx_DACbuf_cap_SHIFT      6
#define LCN20PHY_dacBufCap_samplePlay_rx_DACbuf_cap_MASK      (0x3f << LCN20PHY_dacBufCap_samplePlay_rx_DACbuf_cap_SHIFT)

/* Bits in LCN20PHY_dacBufCap_11agb */
#define LCN20PHY_dacBufCap_11agb_DACbuf_cap_11ag_SHIFT      0
#define LCN20PHY_dacBufCap_11agb_DACbuf_cap_11ag_MASK      (0x3f << LCN20PHY_dacBufCap_11agb_DACbuf_cap_11ag_SHIFT)
#define LCN20PHY_dacBufCap_11agb_DACbuf_cap_11b_SHIFT      6
#define LCN20PHY_dacBufCap_11agb_DACbuf_cap_11b_MASK      (0x3f << LCN20PHY_dacBufCap_11agb_DACbuf_cap_11b_SHIFT)

/* Bits in LCN20PHY_dacBufCap_11nwwise */
#define LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_11n_SHIFT      0
#define LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_11n_MASK      (0x3f << LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_11n_SHIFT)
#define LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_wwise_SHIFT      6
#define LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_wwise_MASK      (0x3f << LCN20PHY_dacBufCap_11nwwise_DACbuf_cap_wwise_SHIFT)

/* Bits in LCN20PHY_agcControl4 */
#define LCN20PHY_agcControl4_c_agc_fsm_en_SHIFT      0
#define LCN20PHY_agcControl4_c_agc_fsm_en_MASK      (0x1 << LCN20PHY_agcControl4_c_agc_fsm_en_SHIFT)
#define LCN20PHY_agcControl4_c_agc_hg_lock_SHIFT      2
#define LCN20PHY_agcControl4_c_agc_hg_lock_MASK      (0x1 << LCN20PHY_agcControl4_c_agc_hg_lock_SHIFT)
#define LCN20PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_SHIFT      3
#define LCN20PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_MASK      (0x1 << LCN20PHY_agcControl4_c_pkt_rcv_clip_det_abort_disable_SHIFT)
#define LCN20PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_SHIFT      4
#define LCN20PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_MASK      (0x1 << LCN20PHY_agcControl4_c_pkt_rcv_low_pwr_abort_disable_SHIFT)
#define LCN20PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_SHIFT      5
#define LCN20PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_MASK      (0x1 << LCN20PHY_agcControl4_c_pkt_rcv_pwr_change_abort_disable_SHIFT)
#define LCN20PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_SHIFT      6
#define LCN20PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_MASK      (0x1 << LCN20PHY_agcControl4_c_pkt_rcv_signal_drop_abort_disable_SHIFT)
#define LCN20PHY_agcControl4_c_low_power_abort_protection_SHIFT      7
#define LCN20PHY_agcControl4_c_low_power_abort_protection_MASK      (0x1 << LCN20PHY_agcControl4_c_low_power_abort_protection_SHIFT)
#define LCN20PHY_agcControl4_hg_fast_rssi_clip_en_SHIFT      8
#define LCN20PHY_agcControl4_hg_fast_rssi_clip_en_MASK      (0x1 << LCN20PHY_agcControl4_hg_fast_rssi_clip_en_SHIFT)
#define LCN20PHY_agcControl4_hg_gate_ofdm_filt_en_SHIFT      9
#define LCN20PHY_agcControl4_hg_gate_ofdm_filt_en_MASK      (0x1 << LCN20PHY_agcControl4_hg_gate_ofdm_filt_en_SHIFT)
#define LCN20PHY_agcControl4_ofdm_digi_gain_en_SHIFT      10
#define LCN20PHY_agcControl4_ofdm_digi_gain_en_MASK      (0x1 << LCN20PHY_agcControl4_ofdm_digi_gain_en_SHIFT)
#define LCN20PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_SHIFT      11
#define LCN20PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_MASK      (0x1 << LCN20PHY_agcControl4_ng_large_gain_mismatch_transient_free_dis_SHIFT)
#define LCN20PHY_agcControl4_dc_bw_lock_en_SHIFT      12
#define LCN20PHY_agcControl4_dc_bw_lock_en_MASK      (0x1 << LCN20PHY_agcControl4_dc_bw_lock_en_SHIFT)
#define LCN20PHY_agcControl4_reset_detector_active_on_abort_en_SHIFT      13
#define LCN20PHY_agcControl4_reset_detector_active_on_abort_en_MASK      (0x1 << LCN20PHY_agcControl4_reset_detector_active_on_abort_en_SHIFT)
#define LCN20PHY_agcControl4_ana_gain_in_sync_mode_SHIFT      15
#define LCN20PHY_agcControl4_ana_gain_in_sync_mode_MASK      (0x1 << LCN20PHY_agcControl4_ana_gain_in_sync_mode_SHIFT)

/* Bits in LCN20PHY_agcControl5 */
#define LCN20PHY_agcControl5_c_ng_ofdm_cfo_dly_SHIFT      0
#define LCN20PHY_agcControl5_c_ng_ofdm_cfo_dly_MASK      (0xff << LCN20PHY_agcControl5_c_ng_ofdm_cfo_dly_SHIFT)
#define LCN20PHY_agcControl5_ss_min_gain_SHIFT      8
#define LCN20PHY_agcControl5_ss_min_gain_MASK      (0xff << LCN20PHY_agcControl5_ss_min_gain_SHIFT)

/* Bits in LCN20PHY_agcControl6 */
#define LCN20PHY_agcControl6_c_ng_ofdm_detect_gain_SHIFT      0
#define LCN20PHY_agcControl6_c_ng_ofdm_detect_gain_MASK      (0xff << LCN20PHY_agcControl6_c_ng_ofdm_detect_gain_SHIFT)
#define LCN20PHY_agcControl6_c_agc_phase_2_5_SHIFT      8
#define LCN20PHY_agcControl6_c_agc_phase_2_5_MASK      (0xf << LCN20PHY_agcControl6_c_agc_phase_2_5_SHIFT)

/* Bits in LCN20PHY_agcControl7 */
#define LCN20PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_SHIFT      0
#define LCN20PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_MASK      (0xff << LCN20PHY_agcControl7_ng_hi_gain_ofdm_detect_cnt_SHIFT)
#define LCN20PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_SHIFT      8
#define LCN20PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_MASK      (0xff << LCN20PHY_agcControl7_ng_lo_gain_ofdm_detect_cnt_SHIFT)

/* Bits in LCN20PHY_agcControl8 */
#define LCN20PHY_agcControl8_div_check_min_pwr_SHIFT      0
#define LCN20PHY_agcControl8_div_check_min_pwr_MASK      (0xff << LCN20PHY_agcControl8_div_check_min_pwr_SHIFT)
#define LCN20PHY_agcControl8_div_check_ofdm_en_SHIFT      8
#define LCN20PHY_agcControl8_div_check_ofdm_en_MASK      (0x1 << LCN20PHY_agcControl8_div_check_ofdm_en_SHIFT)
#define LCN20PHY_agcControl8_div_check_dsss_en_SHIFT      9
#define LCN20PHY_agcControl8_div_check_dsss_en_MASK      (0x1 << LCN20PHY_agcControl8_div_check_dsss_en_SHIFT)
#define LCN20PHY_agcControl8_div_check_cnt_SHIFT      10
#define LCN20PHY_agcControl8_div_check_cnt_MASK      (0xf << LCN20PHY_agcControl8_div_check_cnt_SHIFT)

/* Bits in LCN20PHY_agcControl9 */
#define LCN20PHY_agcControl9_lo_gain_min_ofdm_mismatch_SHIFT      0
#define LCN20PHY_agcControl9_lo_gain_min_ofdm_mismatch_MASK      (0x3f << LCN20PHY_agcControl9_lo_gain_min_ofdm_mismatch_SHIFT)
#define LCN20PHY_agcControl9_lo_gain_max_ofdm_mismatch_SHIFT      6
#define LCN20PHY_agcControl9_lo_gain_max_ofdm_mismatch_MASK      (0x3f << LCN20PHY_agcControl9_lo_gain_max_ofdm_mismatch_SHIFT)
#define LCN20PHY_agcControl9_low_pwr_en_mask_SHIFT      12
#define LCN20PHY_agcControl9_low_pwr_en_mask_MASK      (0x7 << LCN20PHY_agcControl9_low_pwr_en_mask_SHIFT)

/* Bits in LCN20PHY_agcControl10 */
#define LCN20PHY_agcControl10_hi_gain_min_ofdm_mismatch_SHIFT      0
#define LCN20PHY_agcControl10_hi_gain_min_ofdm_mismatch_MASK      (0x3f << LCN20PHY_agcControl10_hi_gain_min_ofdm_mismatch_SHIFT)
#define LCN20PHY_agcControl10_hi_gain_max_ofdm_mismatch_SHIFT      6
#define LCN20PHY_agcControl10_hi_gain_max_ofdm_mismatch_MASK      (0x3f << LCN20PHY_agcControl10_hi_gain_max_ofdm_mismatch_SHIFT)

/* Bits in LCN20PHY_lpphyCtrl */
#define LCN20PHY_lpphyCtrl_adc40Mhz_SHIFT      1
#define LCN20PHY_lpphyCtrl_adc40Mhz_MASK      (0x1 << LCN20PHY_lpphyCtrl_adc40Mhz_SHIFT)
#define LCN20PHY_lpphyCtrl_dc_filt_shift_SHIFT      2
#define LCN20PHY_lpphyCtrl_dc_filt_shift_MASK      (0x3 << LCN20PHY_lpphyCtrl_dc_filt_shift_SHIFT)
#define LCN20PHY_lpphyCtrl_fltrpulsestretchEn_SHIFT      4
#define LCN20PHY_lpphyCtrl_fltrpulsestretchEn_MASK      (0x1 << LCN20PHY_lpphyCtrl_fltrpulsestretchEn_SHIFT)
#define LCN20PHY_lpphyCtrl_rx_filt_bypass_SHIFT      6
#define LCN20PHY_lpphyCtrl_rx_filt_bypass_MASK      (0x1 << LCN20PHY_lpphyCtrl_rx_filt_bypass_SHIFT)
#define LCN20PHY_lpphyCtrl_txfiltSelect_SHIFT      8
#define LCN20PHY_lpphyCtrl_txfiltSelect_MASK      (0x3 << LCN20PHY_lpphyCtrl_txfiltSelect_SHIFT)
#define LCN20PHY_lpphyCtrl_txfiltSrc_SHIFT      10
#define LCN20PHY_lpphyCtrl_txfiltSrc_MASK      (0x1 << LCN20PHY_lpphyCtrl_txfiltSrc_SHIFT)
#define LCN20PHY_lpphyCtrl_resetCCA_SHIFT      14
#define LCN20PHY_lpphyCtrl_resetCCA_MASK      (0x1 << LCN20PHY_lpphyCtrl_resetCCA_SHIFT)
#define LCN20PHY_lpphyCtrl_muxGmode_SHIFT      15
#define LCN20PHY_lpphyCtrl_muxGmode_MASK      (0x1 << LCN20PHY_lpphyCtrl_muxGmode_SHIFT)

/* Bits in LCN20PHY_classifierCtrl */
#define LCN20PHY_classifierCtrl_classifierSel0_SHIFT      0
#define LCN20PHY_classifierCtrl_classifierSel0_MASK      (0x1 << LCN20PHY_classifierCtrl_classifierSel0_SHIFT)
#define LCN20PHY_classifierCtrl_classifierSel1_SHIFT      1
#define LCN20PHY_classifierCtrl_classifierSel1_MASK      (0x1 << LCN20PHY_classifierCtrl_classifierSel1_SHIFT)
#define LCN20PHY_classifierCtrl_MaxrxStatusCnt_SHIFT      2
#define LCN20PHY_classifierCtrl_MaxrxStatusCnt_MASK      (0x3f << LCN20PHY_classifierCtrl_MaxrxStatusCnt_SHIFT)
#define LCN20PHY_classifierCtrl_cck2ofdmstateflipen_SHIFT      8
#define LCN20PHY_classifierCtrl_cck2ofdmstateflipen_MASK      (0x1 << LCN20PHY_classifierCtrl_cck2ofdmstateflipen_SHIFT)

/* Bits in LCN20PHY_resetCtrl */
#define LCN20PHY_resetCtrl_pktfsmSoftReset_SHIFT      0
#define LCN20PHY_resetCtrl_pktfsmSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_pktfsmSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_txfrontendSoftReset_SHIFT      1
#define LCN20PHY_resetCtrl_txfrontendSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_txfrontendSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_rxfrontendSoftReset_SHIFT      2
#define LCN20PHY_resetCtrl_rxfrontendSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_rxfrontendSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_rfseqSoftReset_SHIFT      3
#define LCN20PHY_resetCtrl_rfseqSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_rfseqSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_txpwrCtrlSoftReset_SHIFT      4
#define LCN20PHY_resetCtrl_txpwrCtrlSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_txpwrCtrlSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_radarCtrlSoftReset_SHIFT      5
#define LCN20PHY_resetCtrl_radarCtrlSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_radarCtrlSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_radioctrlSoftReset_SHIFT      6
#define LCN20PHY_resetCtrl_radioctrlSoftReset_MASK      (0x1 << LCN20PHY_resetCtrl_radioctrlSoftReset_SHIFT)
#define LCN20PHY_resetCtrl_rxfrontendresetStretchEn_SHIFT      7
#define LCN20PHY_resetCtrl_rxfrontendresetStretchEn_MASK      (0x1 << LCN20PHY_resetCtrl_rxfrontendresetStretchEn_SHIFT)
#define LCN20PHY_resetCtrl_radioReset_SHIFT      8
#define LCN20PHY_resetCtrl_radioReset_MASK      (0x1 << LCN20PHY_resetCtrl_radioReset_SHIFT)

/* Bits in LCN20PHY_ClkEnCtrl */
#define LCN20PHY_ClkEnCtrl_forcecckrxClkOn_SHIFT      0
#define LCN20PHY_ClkEnCtrl_forcecckrxClkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcecckrxClkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceccktxClkOn_SHIFT      1
#define LCN20PHY_ClkEnCtrl_forceccktxClkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceccktxClkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcerxfrontendclk_SHIFT      2
#define LCN20PHY_ClkEnCtrl_forcerxfrontendclk_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcerxfrontendclk_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcetxfrontendclk80On_SHIFT      3
#define LCN20PHY_ClkEnCtrl_forcetxfrontendclk80On_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcetxfrontendclk80On_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcerxfrontendclk80On_SHIFT      4
#define LCN20PHY_ClkEnCtrl_forcerxfrontendclk80On_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcerxfrontendclk80On_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceradarclkOn_SHIFT      5
#define LCN20PHY_ClkEnCtrl_forceradarclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceradarclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcerxfiltclkOn_SHIFT      6
#define LCN20PHY_ClkEnCtrl_forcerxfiltclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcerxfiltclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceradarfifoclkOn_SHIFT      7
#define LCN20PHY_ClkEnCtrl_forceradarfifoclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceradarfifoclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT      8
#define LCN20PHY_ClkEnCtrl_forcerxradioctrlclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcerxradioctrlclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forcecrsgaintblclkOn_SHIFT      9
#define LCN20PHY_ClkEnCtrl_forcecrsgaintblclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forcecrsgaintblclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceaphytxclkOn_SHIFT      10
#define LCN20PHY_ClkEnCtrl_forceaphytxclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceaphytxclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT      11
#define LCN20PHY_ClkEnCtrl_forceaphytxrxclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceaphytxrxclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceaphycordicclkOn_SHIFT      12
#define LCN20PHY_ClkEnCtrl_forceaphycordicclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceaphycordicclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceaphyrtpclkOn_SHIFT      13
#define LCN20PHY_ClkEnCtrl_forceaphyrtpclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceaphyrtpclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceaphyrxfeclkOn_SHIFT      14
#define LCN20PHY_ClkEnCtrl_forceaphyrxfeclkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceaphyrxfeclkOn_SHIFT)
#define LCN20PHY_ClkEnCtrl_forceframerRdClkOn_SHIFT      15
#define LCN20PHY_ClkEnCtrl_forceframerRdClkOn_MASK      (0x1 << LCN20PHY_ClkEnCtrl_forceframerRdClkOn_SHIFT)

/* Bits in LCN20PHY_RFOverride0 */
#define LCN20PHY_RFOverride0_trsw_rx_pu_ovr_SHIFT      0
#define LCN20PHY_RFOverride0_trsw_rx_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_trsw_rx_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_trsw_tx_pu_ovr_SHIFT      1
#define LCN20PHY_RFOverride0_trsw_tx_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_trsw_tx_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_gmode_tx_pu_ovr_SHIFT      2
#define LCN20PHY_RFOverride0_gmode_tx_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_gmode_tx_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_gmode_rx_pu_ovr_SHIFT      3
#define LCN20PHY_RFOverride0_gmode_rx_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_gmode_rx_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_ant_sel_int_ovr_SHIFT      4
#define LCN20PHY_RFOverride0_ant_sel_int_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_ant_sel_int_ovr_SHIFT)
#define LCN20PHY_RFOverride0_wlpmu_en_ovr_SHIFT      5
#define LCN20PHY_RFOverride0_wlpmu_en_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_wlpmu_en_ovr_SHIFT)
#define LCN20PHY_RFOverride0_txldo_pu_ovr_SHIFT      6
#define LCN20PHY_RFOverride0_txldo_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_txldo_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_vreg25_pu_ovr_SHIFT      7
#define LCN20PHY_RFOverride0_vreg25_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_vreg25_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_vcoldo_pu_ovr_SHIFT      8
#define LCN20PHY_RFOverride0_vcoldo_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_vcoldo_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_rfpll_pu_ovr_SHIFT      9
#define LCN20PHY_RFOverride0_rfpll_pu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_rfpll_pu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_txldo_rdy_ovr_SHIFT      10
#define LCN20PHY_RFOverride0_txldo_rdy_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_txldo_rdy_ovr_SHIFT)
#define LCN20PHY_RFOverride0_vreg25_rdy_ovr_SHIFT      11
#define LCN20PHY_RFOverride0_vreg25_rdy_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_vreg25_rdy_ovr_SHIFT)
#define LCN20PHY_RFOverride0_ant_sel_int_xor_SHIFT      12
#define LCN20PHY_RFOverride0_ant_sel_int_xor_MASK      (0x1 << LCN20PHY_RFOverride0_ant_sel_int_xor_SHIFT)
#define LCN20PHY_RFOverride0_internalrfrxpu_ovr_SHIFT      13
#define LCN20PHY_RFOverride0_internalrfrxpu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_internalrfrxpu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_internalrftxpu_ovr_SHIFT      14
#define LCN20PHY_RFOverride0_internalrftxpu_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_internalrftxpu_ovr_SHIFT)
#define LCN20PHY_RFOverride0_ldos_on_ovr_SHIFT      15
#define LCN20PHY_RFOverride0_ldos_on_ovr_MASK      (0x1 << LCN20PHY_RFOverride0_ldos_on_ovr_SHIFT)

/* Bits in LCN20PHY_RFOverrideVal0 */
#define LCN20PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT      0
#define LCN20PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_trsw_rx_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT      1
#define LCN20PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_trsw_tx_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT      2
#define LCN20PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_gmode_tx_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT      3
#define LCN20PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_gmode_rx_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_ant_sel_int_ovr_val_SHIFT      4
#define LCN20PHY_RFOverrideVal0_ant_sel_int_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_ant_sel_int_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_wlpmu_en_ovr_val_SHIFT      5
#define LCN20PHY_RFOverrideVal0_wlpmu_en_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_wlpmu_en_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_txldo_pu_ovr_val_SHIFT      6
#define LCN20PHY_RFOverrideVal0_txldo_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_txldo_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_vreg25_pu_ovr_val_SHIFT      7
#define LCN20PHY_RFOverrideVal0_vreg25_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_vreg25_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_vcoldo_pu_ovr_val_SHIFT      8
#define LCN20PHY_RFOverrideVal0_vcoldo_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_vcoldo_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT      9
#define LCN20PHY_RFOverrideVal0_rfpll_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_rfpll_pu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_txldo_rdy_ovr_val_SHIFT      10
#define LCN20PHY_RFOverrideVal0_txldo_rdy_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_txldo_rdy_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_vreg25_rdy_ovr_val_SHIFT      11
#define LCN20PHY_RFOverrideVal0_vreg25_rdy_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_vreg25_rdy_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT      13
#define LCN20PHY_RFOverrideVal0_internalrfrxpu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_internalrfrxpu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT      14
#define LCN20PHY_RFOverrideVal0_internalrftxpu_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_internalrftxpu_ovr_val_SHIFT)
#define LCN20PHY_RFOverrideVal0_ldos_on_ovr_val_SHIFT      15
#define LCN20PHY_RFOverrideVal0_ldos_on_ovr_val_MASK      (0x1 << LCN20PHY_RFOverrideVal0_ldos_on_ovr_val_SHIFT)

/* Bits in LCN20PHY_swctrlOvr */
#define LCN20PHY_swctrlOvr_swCtrl_ovr_SHIFT      0
#define LCN20PHY_swctrlOvr_swCtrl_ovr_MASK      (0x3ff << LCN20PHY_swctrlOvr_swCtrl_ovr_SHIFT)
#define LCN20PHY_swctrlOvr_bt_rxatten_ovr_SHIFT      10
#define LCN20PHY_swctrlOvr_bt_rxatten_ovr_MASK      (0x1 << LCN20PHY_swctrlOvr_bt_rxatten_ovr_SHIFT)
#define LCN20PHY_swctrlOvr_bt_extlna_ovr_SHIFT      11
#define LCN20PHY_swctrlOvr_bt_extlna_ovr_MASK      (0x1 << LCN20PHY_swctrlOvr_bt_extlna_ovr_SHIFT)
#define LCN20PHY_swctrlOvr_ant_selp_ovr_SHIFT      12
#define LCN20PHY_swctrlOvr_ant_selp_ovr_MASK      (0x1 << LCN20PHY_swctrlOvr_ant_selp_ovr_SHIFT)
#define LCN20PHY_swctrlOvr_ant_selp_ovr_val_SHIFT      13
#define LCN20PHY_swctrlOvr_ant_selp_ovr_val_MASK      (0x1 << LCN20PHY_swctrlOvr_ant_selp_ovr_val_SHIFT)

/* Bits in LCN20PHY_swctrlOvr_val */
#define LCN20PHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT      0
#define LCN20PHY_swctrlOvr_val_swCtrl_ovr_val_MASK      (0x3ff << LCN20PHY_swctrlOvr_val_swCtrl_ovr_val_SHIFT)
#define LCN20PHY_swctrlOvr_val_bt_rxatten_ovr_val_SHIFT      10
#define LCN20PHY_swctrlOvr_val_bt_rxatten_ovr_val_MASK      (0x1 << LCN20PHY_swctrlOvr_val_bt_rxatten_ovr_val_SHIFT)
#define LCN20PHY_swctrlOvr_val_bt_extlna_ovr_val_SHIFT      11
#define LCN20PHY_swctrlOvr_val_bt_extlna_ovr_val_MASK      (0x1 << LCN20PHY_swctrlOvr_val_bt_extlna_ovr_val_SHIFT)
#define LCN20PHY_swctrlOvr_val_bt_rxatten_lut_SHIFT      12
#define LCN20PHY_swctrlOvr_val_bt_rxatten_lut_MASK      (0x1 << LCN20PHY_swctrlOvr_val_bt_rxatten_lut_SHIFT)
#define LCN20PHY_swctrlOvr_val_bt_extlna_lut_SHIFT      13
#define LCN20PHY_swctrlOvr_val_bt_extlna_lut_MASK      (0x1 << LCN20PHY_swctrlOvr_val_bt_extlna_lut_SHIFT)

/* Bits in LCN20PHY_iqloCalCmd */
#define LCN20PHY_iqloCalCmd_iqloCalCmd_SHIFT      15
#define LCN20PHY_iqloCalCmd_iqloCalCmd_MASK      (0x1 << LCN20PHY_iqloCalCmd_iqloCalCmd_SHIFT)
#define LCN20PHY_iqloCalCmd_iqloCalDFTCmd_SHIFT      14
#define LCN20PHY_iqloCalCmd_iqloCalDFTCmd_MASK      (0x1 << LCN20PHY_iqloCalCmd_iqloCalDFTCmd_SHIFT)
#define LCN20PHY_iqloCalCmd_core2cal_SHIFT      12
#define LCN20PHY_iqloCalCmd_core2cal_MASK      (0x3 << LCN20PHY_iqloCalCmd_core2cal_SHIFT)
#define LCN20PHY_iqloCalCmd_cal_type_SHIFT      8
#define LCN20PHY_iqloCalCmd_cal_type_MASK      (0xf << LCN20PHY_iqloCalCmd_cal_type_SHIFT)
#define LCN20PHY_iqloCalCmd_stepsize_start_log2_SHIFT      4
#define LCN20PHY_iqloCalCmd_stepsize_start_log2_MASK      (0xf << LCN20PHY_iqloCalCmd_stepsize_start_log2_SHIFT)
#define LCN20PHY_iqloCalCmd_num_of_level_SHIFT      0
#define LCN20PHY_iqloCalCmd_num_of_level_MASK      (0xf << LCN20PHY_iqloCalCmd_num_of_level_SHIFT)

/* Bits in LCN20PHY_iqloCalCmdNnum */
#define LCN20PHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT      12
#define LCN20PHY_iqloCalCmdNnum_N_settle_search_log2_MASK      (0xf << LCN20PHY_iqloCalCmdNnum_N_settle_search_log2_SHIFT)
#define LCN20PHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT      8
#define LCN20PHY_iqloCalCmdNnum_N_meas_search_log2_MASK      (0xf << LCN20PHY_iqloCalCmdNnum_N_meas_search_log2_SHIFT)
#define LCN20PHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT      4
#define LCN20PHY_iqloCalCmdNnum_N_settle_gctl_log2_MASK      (0xf << LCN20PHY_iqloCalCmdNnum_N_settle_gctl_log2_SHIFT)
#define LCN20PHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT      0
#define LCN20PHY_iqloCalCmdNnum_N_meas_gctl_log2_MASK      (0xf << LCN20PHY_iqloCalCmdNnum_N_meas_gctl_log2_SHIFT)

/* Bits in LCN20PHY_iqloCalCmdGctl */
#define LCN20PHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT      15
#define LCN20PHY_iqloCalCmdGctl_iqlo_cal_en_MASK      (0x1 << LCN20PHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT)
#define LCN20PHY_iqloCalCmdGctl_index_gctl_start_SHIFT      8
#define LCN20PHY_iqloCalCmdGctl_index_gctl_start_MASK      (0x1f << LCN20PHY_iqloCalCmdGctl_index_gctl_start_SHIFT)
#define LCN20PHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT      0
#define LCN20PHY_iqloCalCmdGctl_gctl_LADlen_d2_MASK      (0xf << LCN20PHY_iqloCalCmdGctl_gctl_LADlen_d2_SHIFT)

/* Bits in LCN20PHY_TableDataLo */
#define LCN20PHY_TableDataLo_TableDataLo_SHIFT      0
#define LCN20PHY_TableDataLo_TableDataLo_MASK      (0xffff << LCN20PHY_TableDataLo_TableDataLo_SHIFT)

/* Bits in LCN20PHY_TableDataHi */
#define LCN20PHY_TableDataHi_TableDataHi_SHIFT      0
#define LCN20PHY_TableDataHi_TableDataHi_MASK      (0xffff << LCN20PHY_TableDataHi_TableDataHi_SHIFT)

/* Bits in LCN20PHY_phyCrsEnableAddress */
#define LCN20PHY_phyCrsEnableAddress_phyCrsEn_SHIFT      0
#define LCN20PHY_phyCrsEnableAddress_phyCrsEn_MASK      (0xffff << LCN20PHY_phyCrsEnableAddress_phyCrsEn_SHIFT)

/* Bits in LCN20PHY_IdletimeCtrl */
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsEd_SHIFT      0
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsEd_MASK      (0x1 << LCN20PHY_IdletimeCtrl_idleTimeUseCrsEd_SHIFT)
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT      1
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsSigDet_MASK      (0x1 << LCN20PHY_IdletimeCtrl_idleTimeUseCrsSigDet_SHIFT)
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT      2
#define LCN20PHY_IdletimeCtrl_idleTimeUseCrsTx_MASK      (0x1 << LCN20PHY_IdletimeCtrl_idleTimeUseCrsTx_SHIFT)
#define LCN20PHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT      3
#define LCN20PHY_IdletimeCtrl_clearIdleTimeCounters_MASK      (0x1 << LCN20PHY_IdletimeCtrl_clearIdleTimeCounters_SHIFT)
#define LCN20PHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT      4
#define LCN20PHY_IdletimeCtrl_enableIdleTimeCounters_MASK      (0x1 << LCN20PHY_IdletimeCtrl_enableIdleTimeCounters_SHIFT)

/* Bits in LCN20PHY_IdletimeCrsOnLo */
#define LCN20PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT      0
#define LCN20PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_MASK      (0xffff << LCN20PHY_IdletimeCrsOnLo_idleTimeCrsOnLoCount_SHIFT)

/* Bits in LCN20PHY_IdletimeCrsOnHi */
#define LCN20PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT      0
#define LCN20PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_MASK      (0xffff << LCN20PHY_IdletimeCrsOnHi_idleTimeCrsOnHiCount_SHIFT)

/* Bits in LCN20PHY_IdletimeMeasTimeLo */
#define LCN20PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT      0
#define LCN20PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_MASK      (0xffff << LCN20PHY_IdletimeMeasTimeLo_idleTimeMeasTimeLoCount_SHIFT)

/* Bits in LCN20PHY_IdletimeMeasTimeHi */
#define LCN20PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT      0
#define LCN20PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_MASK      (0xffff << LCN20PHY_IdletimeMeasTimeHi_idleTimeMeasTimeHiCount_SHIFT)

/* Bits in LCN20PHY_ResetlenOfdmTxAddr */
#define LCN20PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT      0
#define LCN20PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_MASK      (0xffff << LCN20PHY_ResetlenOfdmTxAddr_ofdmtx_resetLenValue_SHIFT)

/* Bits in LCN20PHY_ResetlenOfdmRxAddr */
#define LCN20PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT      0
#define LCN20PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_MASK      (0xffff << LCN20PHY_ResetlenOfdmRxAddr_ofdmrx_resetLenValue_SHIFT)

/* Bits in LCN20PHY_reg_crs_enable */
#define LCN20PHY_reg_crs_enable_dontWaitPktFSMRstForInactive_SHIFT      0
#define LCN20PHY_reg_crs_enable_dontWaitPktFSMRstForInactive_MASK      (0x1 << LCN20PHY_reg_crs_enable_dontWaitPktFSMRstForInactive_SHIFT)
#define LCN20PHY_reg_crs_enable_reg_crs_enable_SHIFT      15
#define LCN20PHY_reg_crs_enable_reg_crs_enable_MASK      (0x1 << LCN20PHY_reg_crs_enable_reg_crs_enable_SHIFT)

/* Bits in LCN20PHY_PlcpTmtStr0CtrMin */
#define LCN20PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT      0
#define LCN20PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_MASK      (0xff << LCN20PHY_PlcpTmtStr0CtrMin_Str0CtrMinValue_SHIFT)
#define LCN20PHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT      8
#define LCN20PHY_PlcpTmtStr0CtrMin_plcptmtValue_MASK      (0x1f << LCN20PHY_PlcpTmtStr0CtrMin_plcptmtValue_SHIFT)

/* Bits in LCN20PHY_PktfsmResetLenValue */
#define LCN20PHY_PktfsmResetLenValue_resetLenValue_SHIFT      0
#define LCN20PHY_PktfsmResetLenValue_resetLenValue_MASK      (0xffff << LCN20PHY_PktfsmResetLenValue_resetLenValue_SHIFT)

/* Bits in LCN20PHY_readsym2resetCtrl */
#define LCN20PHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT      8
#define LCN20PHY_readsym2resetCtrl_readsym2resetwaitlen_MASK      (0xff << LCN20PHY_readsym2resetCtrl_readsym2resetwaitlen_SHIFT)

/* Bits in LCN20PHY_Dcfilterdelay1 */
#define LCN20PHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT      0
#define LCN20PHY_Dcfilterdelay1_avoidPktFsmHang_MASK      (0x1 << LCN20PHY_Dcfilterdelay1_avoidPktFsmHang_SHIFT)
#define LCN20PHY_Dcfilterdelay1_passbadframes_SHIFT      1
#define LCN20PHY_Dcfilterdelay1_passbadframes_MASK      (0x1 << LCN20PHY_Dcfilterdelay1_passbadframes_SHIFT)
#define LCN20PHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT      2
#define LCN20PHY_Dcfilterdelay1_forcedsymtimrecen_MASK      (0x1 << LCN20PHY_Dcfilterdelay1_forcedsymtimrecen_SHIFT)

/* Bits in LCN20PHY_packetrxActivetimeout */
#define LCN20PHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT      0
#define LCN20PHY_packetrxActivetimeout_pktrxActivetimeout_MASK      (0xffff << LCN20PHY_packetrxActivetimeout_pktrxActivetimeout_SHIFT)

/* Bits in LCN20PHY_ed_timeoutValue */
#define LCN20PHY_ed_timeoutValue_edtimeout_SHIFT      0
#define LCN20PHY_ed_timeoutValue_edtimeout_MASK      (0xffff << LCN20PHY_ed_timeoutValue_edtimeout_SHIFT)

/* Bits in LCN20PHY_holdcrsOnValue */
#define LCN20PHY_holdcrsOnValue_holdcrsonlen_SHIFT      0
#define LCN20PHY_holdcrsOnValue_holdcrsonlen_MASK      (0xffff << LCN20PHY_holdcrsOnValue_holdcrsonlen_SHIFT)

/* Bits in LCN20PHY_ofdmtx_phycrsDelayValue */
#define LCN20PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT      0
#define LCN20PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_MASK      (0xffff << LCN20PHY_ofdmtx_phycrsDelayValue_ofdmtx_phycrsDelayValue_SHIFT)

/* Bits in LCN20PHY_ccktx_phycrsDelayValue */
#define LCN20PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT      0
#define LCN20PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_MASK      (0xffff << LCN20PHY_ccktx_phycrsDelayValue_ccktx_phycrsDelayValue_SHIFT)

/* Bits in LCN20PHY_EdoffconfirmTimerValue */
#define LCN20PHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT      0
#define LCN20PHY_EdoffconfirmTimerValue_edoffconfirmtimer_MASK      (0xff << LCN20PHY_EdoffconfirmTimerValue_edoffconfirmtimer_SHIFT)

/* Bits in LCN20PHY_phycrsoffTimerValue */
#define LCN20PHY_phycrsoffTimerValue_phycrsofftimer_SHIFT      0
#define LCN20PHY_phycrsoffTimerValue_phycrsofftimer_MASK      (0xffff << LCN20PHY_phycrsoffTimerValue_phycrsofftimer_SHIFT)

/* Bits in LCN20PHY_BBmultCoeffSel */
#define LCN20PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_SHIFT      0
#define LCN20PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_MASK      (0x1 << LCN20PHY_BBmultCoeffSel_use_txPwrCtrlCoeffforBBMult_SHIFT)

/* Bits in LCN20PHY_macintDbgReg */
#define LCN20PHY_macintDbgReg_dbgtx_selstate_SHIFT      0
#define LCN20PHY_macintDbgReg_dbgtx_selstate_MASK      (0x3 << LCN20PHY_macintDbgReg_dbgtx_selstate_SHIFT)
#define LCN20PHY_macintDbgReg_dbgrx_selstate_SHIFT      2
#define LCN20PHY_macintDbgReg_dbgrx_selstate_MASK      (0x3 << LCN20PHY_macintDbgReg_dbgrx_selstate_SHIFT)
#define LCN20PHY_macintDbgReg_dbgclassifier_state_SHIFT      4
#define LCN20PHY_macintDbgReg_dbgclassifier_state_MASK      (0x7 << LCN20PHY_macintDbgReg_dbgclassifier_state_SHIFT)

/* Bits in LCN20PHY_adcCompCtrl */
#define LCN20PHY_adcCompCtrl_adccompCtrl_SHIFT      0
#define LCN20PHY_adcCompCtrl_adccompCtrl_MASK      (0x1 << LCN20PHY_adcCompCtrl_adccompCtrl_SHIFT)
#define LCN20PHY_adcCompCtrl_flipiq_adcout_SHIFT      1
#define LCN20PHY_adcCompCtrl_flipiq_adcout_MASK      (0x1 << LCN20PHY_adcCompCtrl_flipiq_adcout_SHIFT)
#define LCN20PHY_adcCompCtrl_flipiq_adccompout_SHIFT      2
#define LCN20PHY_adcCompCtrl_flipiq_adccompout_MASK      (0x1 << LCN20PHY_adcCompCtrl_flipiq_adccompout_SHIFT)
#define LCN20PHY_adcCompCtrl_flipiq_dacin_SHIFT      3
#define LCN20PHY_adcCompCtrl_flipiq_dacin_MASK      (0x1 << LCN20PHY_adcCompCtrl_flipiq_dacin_SHIFT)
#define LCN20PHY_adcCompCtrl_flipiq_adcswap_SHIFT      4
#define LCN20PHY_adcCompCtrl_flipiq_adcswap_MASK      (0x1 << LCN20PHY_adcCompCtrl_flipiq_adcswap_SHIFT)

/* Bits in LCN20PHY_agcControl11 */
#define LCN20PHY_agcControl11_gain_settle_dly_cnt_SHIFT      0
#define LCN20PHY_agcControl11_gain_settle_dly_cnt_MASK      (0xf << LCN20PHY_agcControl11_gain_settle_dly_cnt_SHIFT)
#define LCN20PHY_agcControl11_rssi_delay_SHIFT      4
#define LCN20PHY_agcControl11_rssi_delay_MASK      (0xf << LCN20PHY_agcControl11_rssi_delay_SHIFT)
#define LCN20PHY_agcControl11_rssi_gain_SHIFT      8
#define LCN20PHY_agcControl11_rssi_gain_MASK      (0xff << LCN20PHY_agcControl11_rssi_gain_SHIFT)

/* Bits in LCN20PHY_agcControl12 */
#define LCN20PHY_agcControl12_crs_gain_high_gain_db_40mhz_SHIFT      0
#define LCN20PHY_agcControl12_crs_gain_high_gain_db_40mhz_MASK      (0xff << LCN20PHY_agcControl12_crs_gain_high_gain_db_40mhz_SHIFT)
#define LCN20PHY_agcControl12_rssi_en_SHIFT      8
#define LCN20PHY_agcControl12_rssi_en_MASK      (0x1 << LCN20PHY_agcControl12_rssi_en_SHIFT)
#define LCN20PHY_agcControl12_rssi_always_on_SHIFT      9
#define LCN20PHY_agcControl12_rssi_always_on_MASK      (0x1 << LCN20PHY_agcControl12_rssi_always_on_SHIFT)
#define LCN20PHY_agcControl12_nap_settle_dly_cnt_SHIFT      10
#define LCN20PHY_agcControl12_nap_settle_dly_cnt_MASK      (0xf << LCN20PHY_agcControl12_nap_settle_dly_cnt_SHIFT)
#define LCN20PHY_agcControl12_nap_mask_adc_ovrld_SHIFT      14
#define LCN20PHY_agcControl12_nap_mask_adc_ovrld_MASK      (0x1 << LCN20PHY_agcControl12_nap_mask_adc_ovrld_SHIFT)
#define LCN20PHY_agcControl12_nap_dc_filt_hold_SHIFT      15
#define LCN20PHY_agcControl12_nap_dc_filt_hold_MASK      (0x1 << LCN20PHY_agcControl12_nap_dc_filt_hold_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusExt */
#define LCN20PHY_TxPwrCtrlStatusExt_baseIndex_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusExt_baseIndex_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusExt_baseIndex_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew4Ext */
#define LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssi1_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew4Ext_avgTssiValid1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusVbat */
#define LCN20PHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusVbat_avgVbat_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusVbat_avgVbat_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusVbat_avgVbatValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusVbat_avgVbatValid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusTemp */
#define LCN20PHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusTemp_avgTemp_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusTemp_avgTemp_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusTemp_avgTempValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusTemp_avgTempValid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusTemp1 */
#define LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusTemp1_avgTemp2Valid_SHIFT)

/* Bits in LCN20PHY_bbShiftCtrl */
#define LCN20PHY_bbShiftCtrl_bbshift_mode_SHIFT      0
#define LCN20PHY_bbShiftCtrl_bbshift_mode_MASK      (0x3 << LCN20PHY_bbShiftCtrl_bbshift_mode_SHIFT)
#define LCN20PHY_bbShiftCtrl_bbshift_SHIFT      2
#define LCN20PHY_bbShiftCtrl_bbshift_MASK      (0x3 << LCN20PHY_bbShiftCtrl_bbshift_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusTemp2 */
#define LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusTemp2_avgTemp3Valid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusTemp3 */
#define LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusTemp3_avgTemp4Valid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew6 */
#define LCN20PHY_TxPwrCtrlStatusNew6_avgidletssi_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew6_avgidletssi_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew6_avgidletssi_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew6Ext */
#define LCN20PHY_TxPwrCtrlStatusNew6Ext_avgidletssi_ext_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew6Ext_avgidletssi_ext_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew6Ext_avgidletssi_ext_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew7 */
#define LCN20PHY_TxPwrCtrlStatusNew7_avgidletssi1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew7_avgidletssi1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew7_avgidletssi1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew7Ext */
#define LCN20PHY_TxPwrCtrlStatusNew7Ext_avgidletssi1_ext_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew7Ext_avgidletssi1_ext_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew7Ext_avgidletssi1_ext_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusExtCCK */
#define LCN20PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusExtCCK_baseIndexCCK_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlCmdCCK */
#define LCN20PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_SHIFT      15
#define LCN20PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmdCCK_baseIndex_cck_en_SHIFT)
#define LCN20PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_SHIFT      0
#define LCN20PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_MASK      (0x1ff << LCN20PHY_TxPwrCtrlCmdCCK_pwrIndex_init_cck_SHIFT)

/* Bits in LCN20PHY_IqestCmd */
#define LCN20PHY_IqestCmd_iqstart_SHIFT      0
#define LCN20PHY_IqestCmd_iqstart_MASK      (0x1 << LCN20PHY_IqestCmd_iqstart_SHIFT)
#define LCN20PHY_IqestCmd_iqMode_SHIFT      1
#define LCN20PHY_IqestCmd_iqMode_MASK      (0x1 << LCN20PHY_IqestCmd_iqMode_SHIFT)
#define LCN20PHY_IqestCmd_select_iqest_input_SHIFT      2
#define LCN20PHY_IqestCmd_select_iqest_input_MASK      (0x3 << LCN20PHY_IqestCmd_select_iqest_input_SHIFT)
#define LCN20PHY_IqestCmd_clipDet_SHIFT      4
#define LCN20PHY_IqestCmd_clipDet_MASK      (0x1 << LCN20PHY_IqestCmd_clipDet_SHIFT)

/* Bits in LCN20PHY_IqestWaitTime */
#define LCN20PHY_IqestWaitTime_waitTime_SHIFT      0
#define LCN20PHY_IqestWaitTime_waitTime_MASK      (0xff << LCN20PHY_IqestWaitTime_waitTime_SHIFT)

/* Bits in LCN20PHY_IqestSampleCount */
#define LCN20PHY_IqestSampleCount_NumSampToCol_SHIFT      0
#define LCN20PHY_IqestSampleCount_NumSampToCol_MASK      (0xffff << LCN20PHY_IqestSampleCount_NumSampToCol_SHIFT)

/* Bits in LCN20PHY_IqestIqAccLo */
#define LCN20PHY_IqestIqAccLo_iqAccLo_SHIFT      0
#define LCN20PHY_IqestIqAccLo_iqAccLo_MASK      (0xffff << LCN20PHY_IqestIqAccLo_iqAccLo_SHIFT)

/* Bits in LCN20PHY_IqestIqAccHi */
#define LCN20PHY_IqestIqAccHi_iqAccHi_SHIFT      0
#define LCN20PHY_IqestIqAccHi_iqAccHi_MASK      (0xffff << LCN20PHY_IqestIqAccHi_iqAccHi_SHIFT)

/* Bits in LCN20PHY_IqestipwrAccLo */
#define LCN20PHY_IqestipwrAccLo_ipwrAccLo_SHIFT      0
#define LCN20PHY_IqestipwrAccLo_ipwrAccLo_MASK      (0xffff << LCN20PHY_IqestipwrAccLo_ipwrAccLo_SHIFT)

/* Bits in LCN20PHY_IqestipwrAccHi */
#define LCN20PHY_IqestipwrAccHi_ipwrAccHi_SHIFT      0
#define LCN20PHY_IqestipwrAccHi_ipwrAccHi_MASK      (0xffff << LCN20PHY_IqestipwrAccHi_ipwrAccHi_SHIFT)

/* Bits in LCN20PHY_IqestqpwrAccLo */
#define LCN20PHY_IqestqpwrAccLo_qpwrAccLo_SHIFT      0
#define LCN20PHY_IqestqpwrAccLo_qpwrAccLo_MASK      (0xffff << LCN20PHY_IqestqpwrAccLo_qpwrAccLo_SHIFT)

/* Bits in LCN20PHY_ADCIAcc_15_0 */
#define LCN20PHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT      0
#define LCN20PHY_ADCIAcc_15_0_ADCIAcc_15_0_MASK      (0xffff << LCN20PHY_ADCIAcc_15_0_ADCIAcc_15_0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatuspwrIndex */
#define LCN20PHY_TxPwrCtrlStatuspwrIndex_pwrIndexlimit_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatuspwrIndex_pwrIndexlimit_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatuspwrIndex_pwrIndexlimit_SHIFT)

/* Bits in LCN20PHY_ADCQAcc_15_0 */
#define LCN20PHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT      0
#define LCN20PHY_ADCQAcc_15_0_ADCQAcc_15_0_MASK      (0xffff << LCN20PHY_ADCQAcc_15_0_ADCQAcc_15_0_SHIFT)

/* Bits in LCN20PHY_iqAccDone */
#define LCN20PHY_iqAccDone_iqAccDone_SHIFT      0
#define LCN20PHY_iqAccDone_iqAccDone_MASK      (0x1 << LCN20PHY_iqAccDone_iqAccDone_SHIFT)

/* Bits in LCN20PHY_ADCIAcc_31_16 */
#define LCN20PHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT      0
#define LCN20PHY_ADCIAcc_31_16_ADCIAcc_31_16_MASK      (0xffff << LCN20PHY_ADCIAcc_31_16_ADCIAcc_31_16_SHIFT)

/* Bits in LCN20PHY_scramstateAddr */
#define LCN20PHY_scramstateAddr_initStateValue_SHIFT      0
#define LCN20PHY_scramstateAddr_initStateValue_MASK      (0x7f << LCN20PHY_scramstateAddr_initStateValue_SHIFT)
#define LCN20PHY_scramstateAddr_scramCtrlMode_SHIFT      7
#define LCN20PHY_scramstateAddr_scramCtrlMode_MASK      (0x1 << LCN20PHY_scramstateAddr_scramCtrlMode_SHIFT)
#define LCN20PHY_scramstateAddr_scramindexctlEn_SHIFT      8
#define LCN20PHY_scramstateAddr_scramindexctlEn_MASK      (0x1 << LCN20PHY_scramstateAddr_scramindexctlEn_SHIFT)

/* Bits in LCN20PHY_txholdoffaddr */
#define LCN20PHY_txholdoffaddr_txholdoffvalue_SHIFT      0
#define LCN20PHY_txholdoffaddr_txholdoffvalue_MASK      (0xff << LCN20PHY_txholdoffaddr_txholdoffvalue_SHIFT)

/* Bits in LCN20PHY_pktgainvalAddr */
#define LCN20PHY_pktgainvalAddr_pktgainValue_SHIFT      0
#define LCN20PHY_pktgainvalAddr_pktgainValue_MASK      (0xff << LCN20PHY_pktgainvalAddr_pktgainValue_SHIFT)
#define LCN20PHY_pktgainvalAddr_pscontrolStatus_SHIFT      8
#define LCN20PHY_pktgainvalAddr_pscontrolStatus_MASK      (0x1 << LCN20PHY_pktgainvalAddr_pscontrolStatus_SHIFT)
#define LCN20PHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT      9
#define LCN20PHY_pktgainvalAddr_psAnglecontrolStatus_MASK      (0xf << LCN20PHY_pktgainvalAddr_psAnglecontrolStatus_SHIFT)

/* Bits in LCN20PHY_SiggenControl0 */
#define LCN20PHY_SiggenControl0_scramstartbit_SHIFT      9
#define LCN20PHY_SiggenControl0_scramstartbit_MASK      (0x7f << LCN20PHY_SiggenControl0_scramstartbit_SHIFT)

/* Bits in LCN20PHY_trnoffsetAddr */
#define LCN20PHY_trnoffsetAddr_trnoffsetValue_SHIFT      0
#define LCN20PHY_trnoffsetAddr_trnoffsetValue_MASK      (0x1f << LCN20PHY_trnoffsetAddr_trnoffsetValue_SHIFT)
#define LCN20PHY_trnoffsetAddr_gainIdxStatus_SHIFT      5
#define LCN20PHY_trnoffsetAddr_gainIdxStatus_MASK      (0x1ff << LCN20PHY_trnoffsetAddr_gainIdxStatus_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlIdleTssi2 */
#define LCN20PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_cck_SHIFT      0
#define LCN20PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_cck_MASK      (0x3ff << LCN20PHY_TxPwrCtrlIdleTssi2_Nidletssi_delay_cck_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlIdleTssi1 */
#define LCN20PHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT      0
#define LCN20PHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT)

/* Bits in LCN20PHY_SamplecollectwaitAddr */
#define LCN20PHY_SamplecollectwaitAddr_sampCollwait_SHIFT      0
#define LCN20PHY_SamplecollectwaitAddr_sampCollwait_MASK      (0xfff << LCN20PHY_SamplecollectwaitAddr_sampCollwait_SHIFT)

/* Bits in LCN20PHY_AphyControlAddr */
#define LCN20PHY_AphyControlAddr_phyloopbackEn_SHIFT      0
#define LCN20PHY_AphyControlAddr_phyloopbackEn_MASK      (0x1 << LCN20PHY_AphyControlAddr_phyloopbackEn_SHIFT)
#define LCN20PHY_AphyControlAddr_passThrough_SHIFT      1
#define LCN20PHY_AphyControlAddr_passThrough_MASK      (0x3 << LCN20PHY_AphyControlAddr_passThrough_SHIFT)
#define LCN20PHY_AphyControlAddr_sampcolltriggerEn_SHIFT      3
#define LCN20PHY_AphyControlAddr_sampcolltriggerEn_MASK      (0x1 << LCN20PHY_AphyControlAddr_sampcolltriggerEn_SHIFT)

/* Bits in LCN20PHY_NumPassThroughAddr */
#define LCN20PHY_NumPassThroughAddr_numpassThroughSamples_SHIFT      0
#define LCN20PHY_NumPassThroughAddr_numpassThroughSamples_MASK      (0xfff << LCN20PHY_NumPassThroughAddr_numpassThroughSamples_SHIFT)

/* Bits in LCN20PHY_RxCompcoeff */
#define LCN20PHY_RxCompcoeff_c1_SHIFT      0
#define LCN20PHY_RxCompcoeff_c1_MASK      (0xff << LCN20PHY_RxCompcoeff_c1_SHIFT)
#define LCN20PHY_RxCompcoeff_c0_SHIFT      8
#define LCN20PHY_RxCompcoeff_c0_MASK      (0xff << LCN20PHY_RxCompcoeff_c0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlNnumCCK */
#define LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_SHIFT      14
#define LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_MASK      (0x3 << LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_intg_log2_cck_SHIFT)
#define LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_SHIFT      0
#define LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_MASK      (0x3ff << LCN20PHY_TxPwrCtrlNnumCCK_Ntssi_delay_cck_SHIFT)

/* Bits in LCN20PHY_SampleplayCnt */
#define LCN20PHY_SampleplayCnt_sampPlayCount_SHIFT      0
#define LCN20PHY_SampleplayCnt_sampPlayCount_MASK      (0xfff << LCN20PHY_SampleplayCnt_sampPlayCount_SHIFT)

/* Bits in LCN20PHY_SampplayBufControl */
#define LCN20PHY_SampplayBufControl_sampPlaydepth_SHIFT      0
#define LCN20PHY_SampplayBufControl_sampPlaydepth_MASK      (0x3f << LCN20PHY_SampplayBufControl_sampPlaydepth_SHIFT)
#define LCN20PHY_SampplayBufControl_sampPlayWait_SHIFT      6
#define LCN20PHY_SampplayBufControl_sampPlayWait_MASK      (0x3ff << LCN20PHY_SampplayBufControl_sampPlayWait_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlNum_temp */
#define LCN20PHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT      0
#define LCN20PHY_TxPwrCtrlNum_temp_Ntemp_delay_MASK      (0x3ff << LCN20PHY_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT)
#define LCN20PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT      12
#define LCN20PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_MASK      (0x7 << LCN20PHY_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT)

/* Bits in LCN20PHY_ADCQAcc_31_16 */
#define LCN20PHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT      0
#define LCN20PHY_ADCQAcc_31_16_ADCQAcc_31_16_MASK      (0xffff << LCN20PHY_ADCQAcc_31_16_ADCQAcc_31_16_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlCmd */
#define LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT      15
#define LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT      14
#define LCN20PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT      13
#define LCN20PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT      12
#define LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_txPwrCtrl_swap_iq_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_posTssiPwrSlope_SHIFT      11
#define LCN20PHY_TxPwrCtrlCmd_posTssiPwrSlope_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_posTssiPwrSlope_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT      10
#define LCN20PHY_TxPwrCtrlCmd_invertTssiSamples_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmd_invertTssiSamples_SHIFT)
#define LCN20PHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT      0
#define LCN20PHY_TxPwrCtrlCmd_pwrIndex_init_MASK      (0x1ff << LCN20PHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlNnum */
#define LCN20PHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT      13
#define LCN20PHY_TxPwrCtrlNnum_Ntssi_intg_log2_MASK      (0x7 << LCN20PHY_TxPwrCtrlNnum_Ntssi_intg_log2_SHIFT)
#define LCN20PHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT      10
#define LCN20PHY_TxPwrCtrlNnum_Npt_intg_log2_MASK      (0x7 << LCN20PHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT)
#define LCN20PHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT      0
#define LCN20PHY_TxPwrCtrlNnum_Ntssi_delay_MASK      (0x3ff << LCN20PHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlIdleTssi */
#define LCN20PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT      15
#define LCN20PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_MASK      (0x1 << LCN20PHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT)
#define LCN20PHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT      0
#define LCN20PHY_TxPwrCtrlIdleTssi_idleTssi0_MASK      (0x1ff << LCN20PHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlTargetPwr */
#define LCN20PHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT      8
#define LCN20PHY_TxPwrCtrlTargetPwr_targetPwr1_MASK      (0xff << LCN20PHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT)
#define LCN20PHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT      0
#define LCN20PHY_TxPwrCtrlTargetPwr_targetPwr0_MASK      (0xff << LCN20PHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlDeltaPwrLimit */
#define LCN20PHY_TxPwrCtrlDeltaPwrLimit_TxPwrIndexLimit_SHIFT      8
#define LCN20PHY_TxPwrCtrlDeltaPwrLimit_TxPwrIndexLimit_MASK      (0xff << LCN20PHY_TxPwrCtrlDeltaPwrLimit_TxPwrIndexLimit_SHIFT)
#define LCN20PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT      0
#define LCN20PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_MASK      (0xff << LCN20PHY_TxPwrCtrlDeltaPwrLimit_DeltaPwrLimit_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlBaseIndex */
#define LCN20PHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT      15
#define LCN20PHY_TxPwrCtrlBaseIndex_loadBaseIndex_MASK      (0x1 << LCN20PHY_TxPwrCtrlBaseIndex_loadBaseIndex_SHIFT)
#define LCN20PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT      0
#define LCN20PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_MASK      (0x1ff << LCN20PHY_TxPwrCtrlBaseIndex_uC_baseIndex0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlPwrIndex */
#define LCN20PHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT      15
#define LCN20PHY_TxPwrCtrlPwrIndex_loadPwrIndex_MASK      (0x1 << LCN20PHY_TxPwrCtrlPwrIndex_loadPwrIndex_SHIFT)
#define LCN20PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT      0
#define LCN20PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_MASK      (0x1ff << LCN20PHY_TxPwrCtrlPwrIndex_uC_pwrIndex0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatus */
#define LCN20PHY_TxPwrCtrlStatus_estPwrValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatus_estPwrValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatus_estPwrValid_SHIFT)
#define LCN20PHY_TxPwrCtrlStatus_estPwr_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatus_estPwr_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatus_estPwr_SHIFT)

/* Bits in LCN20PHY_lprfsignallut */
#define LCN20PHY_lprfsignallut_gmode_tx_pu_lut_SHIFT      0
#define LCN20PHY_lprfsignallut_gmode_tx_pu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_gmode_tx_pu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_gmode_rx_pu_lut_SHIFT      1
#define LCN20PHY_lprfsignallut_gmode_rx_pu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_gmode_rx_pu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_amode_tx_pu_lut_SHIFT      2
#define LCN20PHY_lprfsignallut_amode_tx_pu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_amode_tx_pu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_amode_rx_pu_lut_SHIFT      3
#define LCN20PHY_lprfsignallut_amode_rx_pu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_amode_rx_pu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_internalrftxpu_lut_SHIFT      4
#define LCN20PHY_lprfsignallut_internalrftxpu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_internalrftxpu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_internalrfrxpu_lut_SHIFT      5
#define LCN20PHY_lprfsignallut_internalrfrxpu_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_internalrfrxpu_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_sel_tx_rx_lut_SHIFT      6
#define LCN20PHY_lprfsignallut_lpf_sel_tx_rx_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_sel_tx_rx_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_buf_pwrup_lut_SHIFT      7
#define LCN20PHY_lprfsignallut_lpf_buf_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_buf_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_tx_buf_pwrup_lut_SHIFT      8
#define LCN20PHY_lprfsignallut_lpf_tx_buf_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_tx_buf_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_dc1_pwrup_lut_SHIFT      9
#define LCN20PHY_lprfsignallut_lpf_dc1_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_dc1_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_byp_dc_lut_SHIFT      10
#define LCN20PHY_lprfsignallut_lpf_byp_dc_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_byp_dc_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_byp_rx_lut_SHIFT      11
#define LCN20PHY_lprfsignallut_lpf_byp_rx_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_byp_rx_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_byp_tx_lut_SHIFT      12
#define LCN20PHY_lprfsignallut_lpf_byp_tx_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_byp_tx_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_byp_dac_buf_lut_SHIFT      13
#define LCN20PHY_lprfsignallut_lpf_byp_dac_buf_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_byp_dac_buf_lut_SHIFT)
#define LCN20PHY_lprfsignallut_lpf_pwrup_lut_SHIFT      14
#define LCN20PHY_lprfsignallut_lpf_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_lpf_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut_slna_byp_lut_SHIFT      15
#define LCN20PHY_lprfsignallut_slna_byp_lut_MASK      (0x1 << LCN20PHY_lprfsignallut_slna_byp_lut_SHIFT)

/* Bits in LCN20PHY_RxRadioControl */
#define LCN20PHY_RxRadioControl_fine_gain_SHIFT      0
#define LCN20PHY_RxRadioControl_fine_gain_MASK      (0x1 << LCN20PHY_RxRadioControl_fine_gain_SHIFT)
#define LCN20PHY_RxRadioControl_board_switch_arch_SHIFT      1
#define LCN20PHY_RxRadioControl_board_switch_arch_MASK      (0x3 << LCN20PHY_RxRadioControl_board_switch_arch_SHIFT)
#define LCN20PHY_RxRadioControl_board_main_lna_SHIFT      3
#define LCN20PHY_RxRadioControl_board_main_lna_MASK      (0x1 << LCN20PHY_RxRadioControl_board_main_lna_SHIFT)
#define LCN20PHY_RxRadioControl_ps_train_suppress_other_lna_SHIFT      4
#define LCN20PHY_RxRadioControl_ps_train_suppress_other_lna_MASK      (0x1 << LCN20PHY_RxRadioControl_ps_train_suppress_other_lna_SHIFT)
#define LCN20PHY_RxRadioControl_ps_train_hold_fltr_ctrl_SHIFT      5
#define LCN20PHY_RxRadioControl_ps_train_hold_fltr_ctrl_MASK      (0x1 << LCN20PHY_RxRadioControl_ps_train_hold_fltr_ctrl_SHIFT)
#define LCN20PHY_RxRadioControl_ps_fine_gain_SHIFT      6
#define LCN20PHY_RxRadioControl_ps_fine_gain_MASK      (0x1 << LCN20PHY_RxRadioControl_ps_fine_gain_SHIFT)
#define LCN20PHY_RxRadioControl_digi_offset_ovr_SHIFT      8
#define LCN20PHY_RxRadioControl_digi_offset_ovr_MASK      (0x1 << LCN20PHY_RxRadioControl_digi_offset_ovr_SHIFT)
#define LCN20PHY_RxRadioControl_rssi_adj_ovr_SHIFT      9
#define LCN20PHY_RxRadioControl_rssi_adj_ovr_MASK      (0x1 << LCN20PHY_RxRadioControl_rssi_adj_ovr_SHIFT)
#define LCN20PHY_RxRadioControl_digi_offset_ovr_val_SHIFT      10
#define LCN20PHY_RxRadioControl_digi_offset_ovr_val_MASK      (0x1 << LCN20PHY_RxRadioControl_digi_offset_ovr_val_SHIFT)

/* Bits in LCN20PHY_rfoverride2 */
#define LCN20PHY_rfoverride2_tia_offset_dac_pu_ovr_SHIFT      0
#define LCN20PHY_rfoverride2_tia_offset_dac_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_tia_offset_dac_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride2_tia_offset_dac_ovr_SHIFT      1
#define LCN20PHY_rfoverride2_tia_offset_dac_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_tia_offset_dac_ovr_SHIFT)
#define LCN20PHY_rfoverride2_tia_offset_dac_sign_ovr_SHIFT      2
#define LCN20PHY_rfoverride2_tia_offset_dac_sign_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_tia_offset_dac_sign_ovr_SHIFT)
#define LCN20PHY_rfoverride2_lna1_out_short_pu_ovr_SHIFT      3
#define LCN20PHY_rfoverride2_lna1_out_short_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_lna1_out_short_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride2_ext_lna_gain_ovr_SHIFT      5
#define LCN20PHY_rfoverride2_ext_lna_gain_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_ext_lna_gain_ovr_SHIFT)
#define LCN20PHY_rfoverride2_lna_pu_ovr_SHIFT      6
#define LCN20PHY_rfoverride2_lna_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_lna_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride2_txgainctrl_ovr_SHIFT      7
#define LCN20PHY_rfoverride2_txgainctrl_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_txgainctrl_ovr_SHIFT)
#define LCN20PHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT      10
#define LCN20PHY_rfoverride2_slna_gain_ctrl_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_slna_gain_ctrl_ovr_SHIFT)
#define LCN20PHY_rfoverride2_slna_pu_ovr_SHIFT      11
#define LCN20PHY_rfoverride2_slna_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_slna_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride2_slna_byp_ovr_SHIFT      12
#define LCN20PHY_rfoverride2_slna_byp_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_slna_byp_ovr_SHIFT)
#define LCN20PHY_rfoverride2_slna_mode_ovr_SHIFT      13
#define LCN20PHY_rfoverride2_slna_mode_ovr_MASK      (0x1 << LCN20PHY_rfoverride2_slna_mode_ovr_SHIFT)

/* Bits in LCN20PHY_rfoverride2val */
#define LCN20PHY_rfoverride2val_tia_offset_dac_pu_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride2val_tia_offset_dac_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_tia_offset_dac_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_lna1_out_short_pu_ovr_val_SHIFT      1
#define LCN20PHY_rfoverride2val_lna1_out_short_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_lna1_out_short_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_lna1_byp_hiip3_ovr_val_SHIFT      2
#define LCN20PHY_rfoverride2val_lna1_byp_hiip3_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_lna1_byp_hiip3_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT      9
#define LCN20PHY_rfoverride2val_ext_lna_gain_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_ext_lna_gain_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_slna_mode_ovr_val_SHIFT      10
#define LCN20PHY_rfoverride2val_slna_mode_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_slna_mode_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT      11
#define LCN20PHY_rfoverride2val_slna_gain_ctrl_ovr_val_MASK      (0x7 << LCN20PHY_rfoverride2val_slna_gain_ctrl_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_slna_pu_ovr_val_SHIFT      14
#define LCN20PHY_rfoverride2val_slna_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_slna_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride2val_slna_byp_ovr_val_SHIFT      15
#define LCN20PHY_rfoverride2val_slna_byp_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride2val_slna_byp_ovr_val_SHIFT)

/* Bits in LCN20PHY_rssiAdjOverride */
#define LCN20PHY_rssiAdjOverride_bt_rssi_adj_ovr_val_SHIFT      0
#define LCN20PHY_rssiAdjOverride_bt_rssi_adj_ovr_val_MASK      (0xff << LCN20PHY_rssiAdjOverride_bt_rssi_adj_ovr_val_SHIFT)
#define LCN20PHY_rssiAdjOverride_wl_rssi_adj_ovr_val_SHIFT      8
#define LCN20PHY_rssiAdjOverride_wl_rssi_adj_ovr_val_MASK      (0xff << LCN20PHY_rssiAdjOverride_wl_rssi_adj_ovr_val_SHIFT)

/* Bits in LCN20PHY_txgainctrlovrval0 */
#define LCN20PHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT      0
#define LCN20PHY_txgainctrlovrval0_txgainctrl_ovr_val0_MASK      (0xffff << LCN20PHY_txgainctrlovrval0_txgainctrl_ovr_val0_SHIFT)

/* Bits in LCN20PHY_readsym2resetwaitlen_correction_a */
#define LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction1_SHIFT      0
#define LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction1_MASK      (0xff << LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction1_SHIFT)
#define LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction2_SHIFT      8
#define LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction2_MASK      (0xff << LCN20PHY_readsym2resetwaitlen_correction_a_readsym2resetwaitlen_correction2_SHIFT)

/* Bits in LCN20PHY_readsym2resetwaitlen_correction_b */
#define LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction3_SHIFT      0
#define LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction3_MASK      (0xff << LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction3_SHIFT)
#define LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction4_SHIFT      8
#define LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction4_MASK      (0xff << LCN20PHY_readsym2resetwaitlen_correction_b_readsym2resetwaitlen_correction4_SHIFT)

/* Bits in LCN20PHY_pkt_fsm_tweaks */
#define LCN20PHY_pkt_fsm_tweaks_errorframe_a_SHIFT      0
#define LCN20PHY_pkt_fsm_tweaks_errorframe_a_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_a_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_errorframe_b_SHIFT      1
#define LCN20PHY_pkt_fsm_tweaks_errorframe_b_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_b_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_errorframe_c_SHIFT      2
#define LCN20PHY_pkt_fsm_tweaks_errorframe_c_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_c_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_errorframe_d_SHIFT      3
#define LCN20PHY_pkt_fsm_tweaks_errorframe_d_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_d_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_errorframe_e_SHIFT      4
#define LCN20PHY_pkt_fsm_tweaks_errorframe_e_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_e_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_errorframe_f_SHIFT      5
#define LCN20PHY_pkt_fsm_tweaks_errorframe_f_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_errorframe_f_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_crsrxclken_a_SHIFT      6
#define LCN20PHY_pkt_fsm_tweaks_crsrxclken_a_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_crsrxclken_a_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_readsym2waiteddrop_SHIFT      7
#define LCN20PHY_pkt_fsm_tweaks_readsym2waiteddrop_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_readsym2waiteddrop_SHIFT)
#define LCN20PHY_pkt_fsm_tweaks_extraltfs_SHIFT      8
#define LCN20PHY_pkt_fsm_tweaks_extraltfs_MASK      (0x1 << LCN20PHY_pkt_fsm_tweaks_extraltfs_SHIFT)

/* Bits in LCN20PHY_crsidletimeOutReg */
#define LCN20PHY_crsidletimeOutReg_crsidletimeout_SHIFT      0
#define LCN20PHY_crsidletimeOutReg_crsidletimeout_MASK      (0xff << LCN20PHY_crsidletimeOutReg_crsidletimeout_SHIFT)

/* Bits in LCN20PHY_mrcNoiseReduction */
#define LCN20PHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT      0
#define LCN20PHY_mrcNoiseReduction_mrcnoiseReduction_MASK      (0xff << LCN20PHY_mrcNoiseReduction_mrcnoiseReduction_SHIFT)

/* Bits in LCN20PHY_tiaOffsetDacIVal */
#define LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_ovr_val_SHIFT      0
#define LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_ovr_val_MASK      (0xff << LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_ovr_val_SHIFT)
#define LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_sign_ovr_val_SHIFT      8
#define LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_sign_ovr_val_MASK      (0x1 << LCN20PHY_tiaOffsetDacIVal_tia_offset_dac_i_sign_ovr_val_SHIFT)

/* Bits in LCN20PHY_tiaOffsetDacQVal */
#define LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_ovr_val_SHIFT      0
#define LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_ovr_val_MASK      (0xff << LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_ovr_val_SHIFT)
#define LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_sign_ovr_val_SHIFT      8
#define LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_sign_ovr_val_MASK      (0x1 << LCN20PHY_tiaOffsetDacQVal_tia_offset_dac_q_sign_ovr_val_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRangeCmd */
#define LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT      0
#define LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT      1
#define LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_pwrMinMaxEnable2_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT      2
#define LCN20PHY_TxPwrCtrlRangeCmd_interpol_en_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_interpol_en_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT      3
#define LCN20PHY_TxPwrCtrlRangeCmd_interpol_en1_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_interpol_en1_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT      4
#define LCN20PHY_TxPwrCtrlRangeCmd_txGainTable_mode_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_txGainTable_mode_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT      5
#define LCN20PHY_TxPwrCtrlRangeCmd_force_vbatTemp_MASK      (0x1 << LCN20PHY_TxPwrCtrlRangeCmd_force_vbatTemp_SHIFT)
#define LCN20PHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT      6
#define LCN20PHY_TxPwrCtrlRangeCmd_cckPwrOffset_MASK      (0x1ff << LCN20PHY_TxPwrCtrlRangeCmd_cckPwrOffset_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlPwrRange2 */
#define LCN20PHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT      0
#define LCN20PHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT)
#define LCN20PHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT      8
#define LCN20PHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlPwrMinMaxVal2 */
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT      0
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMinVal2_SHIFT)
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT      8
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrMinMaxVal2_pwrMaxVal2_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlPwrMinMaxVal */
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT      0
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMinVal_SHIFT)
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT      8
#define LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_MASK      (0xff << LCN20PHY_TxPwrCtrlPwrMinMaxVal_pwrMaxVal_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrlOverride0 */
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT      1
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT      2
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT      3
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT      4
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_SHIFT      5
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempCompSwapOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT      6
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiRangeOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT      7
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tssiSelOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT      8
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_MASK      (0xf << LCN20PHY_TxPwrCtrlRfCtrlOverride0_paCtrlTssiOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_amuxSelPortOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT      15
#define LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride0_tempsenseSwapOverrideVal_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrlOverride1 */
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT      1
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverride_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT      2
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelVmidOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrlOverride1_afeAuxpgaSelGainOverrideVal_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_SHIFT      15
#define LCN20PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrlOverride1_tempCompSwapOverrideVal_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl0 */
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT      1
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT      2
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT      3
#define LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT      4
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT      8
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl1 */
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK      (0xf << LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT      4
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK      (0xf << LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT      8
#define LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK      (0xf << LCN20PHY_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT      13
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT      14
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT      15
#define LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK      (0x1 << LCN20PHY_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl2 */
#define LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelVmidVal0_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl2_afeAuxpgaSelGainVal0_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlRfCtrl3 */
#define LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT      0
#define LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_MASK      (0x3ff << LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelVmidVal1_SHIFT)
#define LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT      12
#define LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_MASK      (0x7 << LCN20PHY_TxPwrCtrlRfCtrl3_afeAuxpgaSelGainVal1_SHIFT)

/* Bits in LCN20PHY_bt_rssi_adj */
#define LCN20PHY_bt_rssi_adj_bt_rssi_gain_adj_SHIFT      0
#define LCN20PHY_bt_rssi_adj_bt_rssi_gain_adj_MASK      (0xff << LCN20PHY_bt_rssi_adj_bt_rssi_gain_adj_SHIFT)
#define LCN20PHY_bt_rssi_adj_bt_rssi_sel_idx_SHIFT      8
#define LCN20PHY_bt_rssi_adj_bt_rssi_sel_idx_MASK      (0xff << LCN20PHY_bt_rssi_adj_bt_rssi_sel_idx_SHIFT)

/* Bits in LCN20PHY_radioCtrl */
#define LCN20PHY_radioCtrl_mux_lna2_gm_size_from_table_SHIFT      15
#define LCN20PHY_radioCtrl_mux_lna2_gm_size_from_table_MASK      (0x1 << LCN20PHY_radioCtrl_mux_lna2_gm_size_from_table_SHIFT)
#define LCN20PHY_radioCtrl_internalRadioSharingEn_SHIFT      14
#define LCN20PHY_radioCtrl_internalRadioSharingEn_MASK      (0x1 << LCN20PHY_radioCtrl_internalRadioSharingEn_SHIFT)
#define LCN20PHY_radioCtrl_triggeren_SHIFT      10
#define LCN20PHY_radioCtrl_triggeren_MASK      (0x7 << LCN20PHY_radioCtrl_triggeren_SHIFT)
#define LCN20PHY_radioCtrl_digi_gain_ovr_SHIFT      9
#define LCN20PHY_radioCtrl_digi_gain_ovr_MASK      (0x1 << LCN20PHY_radioCtrl_digi_gain_ovr_SHIFT)
#define LCN20PHY_radioCtrl_digi_gain_ovr_val_SHIFT      4
#define LCN20PHY_radioCtrl_digi_gain_ovr_val_MASK      (0xf << LCN20PHY_radioCtrl_digi_gain_ovr_val_SHIFT)

/* Bits in LCN20PHY_gainidxoffset */
#define LCN20PHY_gainidxoffset_dsssgainidxtableoffset_SHIFT      8
#define LCN20PHY_gainidxoffset_dsssgainidxtableoffset_MASK      (0xff << LCN20PHY_gainidxoffset_dsssgainidxtableoffset_SHIFT)
#define LCN20PHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT      0
#define LCN20PHY_gainidxoffset_ofdmgainidxtableoffset_MASK      (0xff << LCN20PHY_gainidxoffset_ofdmgainidxtableoffset_SHIFT)

/* Bits in LCN20PHY_auxgainidxoffset */
#define LCN20PHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT      8
#define LCN20PHY_auxgainidxoffset_dsssauxgainidxtableoffset_MASK      (0x1f << LCN20PHY_auxgainidxoffset_dsssauxgainidxtableoffset_SHIFT)
#define LCN20PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT      0
#define LCN20PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_MASK      (0x1f << LCN20PHY_auxgainidxoffset_ofdmauxgainidxtableoffset_SHIFT)

/* Bits in LCN20PHY_slna_tbl_sel */
#define LCN20PHY_slna_tbl_sel_slna_byp_SHIFT      12
#define LCN20PHY_slna_tbl_sel_slna_byp_MASK      (0x1 << LCN20PHY_slna_tbl_sel_slna_byp_SHIFT)
#define LCN20PHY_slna_tbl_sel_slna_mode_SHIFT      13
#define LCN20PHY_slna_tbl_sel_slna_mode_MASK      (0x1 << LCN20PHY_slna_tbl_sel_slna_mode_SHIFT)
#define LCN20PHY_slna_tbl_sel_mux_slna_byp_SHIFT      14
#define LCN20PHY_slna_tbl_sel_mux_slna_byp_MASK      (0x1 << LCN20PHY_slna_tbl_sel_mux_slna_byp_SHIFT)
#define LCN20PHY_slna_tbl_sel_mux_slna_mode_SHIFT      15
#define LCN20PHY_slna_tbl_sel_mux_slna_mode_MASK      (0x1 << LCN20PHY_slna_tbl_sel_mux_slna_mode_SHIFT)

/* Bits in LCN20PHY_sw_ctrl_config */
#define LCN20PHY_sw_ctrl_config_sw_ctrl_mask_SHIFT      0
#define LCN20PHY_sw_ctrl_config_sw_ctrl_mask_MASK      (0x3ff << LCN20PHY_sw_ctrl_config_sw_ctrl_mask_SHIFT)
#define LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_SHIFT      11
#define LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_MASK      (0x1 << LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ext_lna_gain_SHIFT)
#define LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_SHIFT      12
#define LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_MASK      (0x1 << LCN20PHY_sw_ctrl_config_swCtrl_input_mux_ercx_prisel_SHIFT)
#define LCN20PHY_sw_ctrl_config_antenna_sharing_en_SHIFT      13
#define LCN20PHY_sw_ctrl_config_antenna_sharing_en_MASK      (0x1 << LCN20PHY_sw_ctrl_config_antenna_sharing_en_SHIFT)

/* Bits in LCN20PHY_bt_rssi_adj_2 */
#define LCN20PHY_bt_rssi_adj_2_bt_rssi_gain_adj_2_SHIFT      0
#define LCN20PHY_bt_rssi_adj_2_bt_rssi_gain_adj_2_MASK      (0xff << LCN20PHY_bt_rssi_adj_2_bt_rssi_gain_adj_2_SHIFT)
#define LCN20PHY_bt_rssi_adj_2_bt_rssi_sel_SHIFT      8
#define LCN20PHY_bt_rssi_adj_2_bt_rssi_sel_MASK      (0x3 << LCN20PHY_bt_rssi_adj_2_bt_rssi_sel_SHIFT)

/* Bits in LCN20PHY_nftrAdj */
#define LCN20PHY_nftrAdj_nftrAdj_SHIFT      0
#define LCN20PHY_nftrAdj_nftrAdj_MASK      (0xff << LCN20PHY_nftrAdj_nftrAdj_SHIFT)
#define LCN20PHY_nftrAdj_bt_gain_tbl_offset_SHIFT      8
#define LCN20PHY_nftrAdj_bt_gain_tbl_offset_MASK      (0xff << LCN20PHY_nftrAdj_bt_gain_tbl_offset_SHIFT)

/* Bits in LCN20PHY_RFinputOverride */
#define LCN20PHY_RFinputOverride_wlslnaroutctrl_ovr_SHIFT      10
#define LCN20PHY_RFinputOverride_wlslnaroutctrl_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlslnaroutctrl_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wlslna_mode_ovr_SHIFT      9
#define LCN20PHY_RFinputOverride_wlslna_mode_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlslna_mode_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wlslna_byp_ovr_SHIFT      8
#define LCN20PHY_RFinputOverride_wlslna_byp_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlslna_byp_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_ercx_prisel_ovr_SHIFT      7
#define LCN20PHY_RFinputOverride_ercx_prisel_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_ercx_prisel_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wlslnapu_ovr_SHIFT      6
#define LCN20PHY_RFinputOverride_wlslnapu_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlslnapu_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wlextlnagainctrl_ovr_SHIFT      5
#define LCN20PHY_RFinputOverride_wlextlnagainctrl_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlextlnagainctrl_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT      3
#define LCN20PHY_RFinputOverride_wlslnagainctrl_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wlslnagainctrl_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_bttx_ovr_SHIFT      2
#define LCN20PHY_RFinputOverride_bttx_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_bttx_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_SHIFT      1
#define LCN20PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_wl_tr_sw_rx_pu_ovr_SHIFT)
#define LCN20PHY_RFinputOverride_BTPriority_ovr_SHIFT      0
#define LCN20PHY_RFinputOverride_BTPriority_ovr_MASK      (0x1 << LCN20PHY_RFinputOverride_BTPriority_ovr_SHIFT)

/* Bits in LCN20PHY_RFinputOverrideVal */
#define LCN20PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_SHIFT      11
#define LCN20PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_MASK      (0xf << LCN20PHY_RFinputOverrideVal_wlslnaroutctrl_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wlslna_mode_ovr_val_SHIFT      10
#define LCN20PHY_RFinputOverrideVal_wlslna_mode_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_wlslna_mode_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wlslna_byp_ovr_val_SHIFT      9
#define LCN20PHY_RFinputOverrideVal_wlslna_byp_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_wlslna_byp_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT      8
#define LCN20PHY_RFinputOverrideVal_ercx_prisel_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_ercx_prisel_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wlslnapu_ovr_val_SHIFT      7
#define LCN20PHY_RFinputOverrideVal_wlslnapu_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_wlslnapu_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_SHIFT      6
#define LCN20PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_wlextlnagainctrl_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT      3
#define LCN20PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_MASK      (0x7 << LCN20PHY_RFinputOverrideVal_wlslnagainctrl_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_bttx_ovr_val_SHIFT      2
#define LCN20PHY_RFinputOverrideVal_bttx_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_bttx_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_SHIFT      1
#define LCN20PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_wl_tr_sw_rx_pu_ovr_val_SHIFT)
#define LCN20PHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT      0
#define LCN20PHY_RFinputOverrideVal_BTPriority_ovr_val_MASK      (0x1 << LCN20PHY_RFinputOverrideVal_BTPriority_ovr_val_SHIFT)

/* Bits in LCN20PHY_afe_ddfs */
#define LCN20PHY_afe_ddfs_squareWaveEn_SHIFT      0
#define LCN20PHY_afe_ddfs_squareWaveEn_MASK      (0x1 << LCN20PHY_afe_ddfs_squareWaveEn_SHIFT)
#define LCN20PHY_afe_ddfs_playoutEn_SHIFT      1
#define LCN20PHY_afe_ddfs_playoutEn_MASK      (0x1 << LCN20PHY_afe_ddfs_playoutEn_SHIFT)
#define LCN20PHY_afe_ddfs_twoToneEn_SHIFT      2
#define LCN20PHY_afe_ddfs_twoToneEn_MASK      (0x1 << LCN20PHY_afe_ddfs_twoToneEn_SHIFT)
#define LCN20PHY_afe_ddfs_chanIEn_SHIFT      3
#define LCN20PHY_afe_ddfs_chanIEn_MASK      (0x1 << LCN20PHY_afe_ddfs_chanIEn_SHIFT)
#define LCN20PHY_afe_ddfs_chanQEn_SHIFT      4
#define LCN20PHY_afe_ddfs_chanQEn_MASK      (0x1 << LCN20PHY_afe_ddfs_chanQEn_SHIFT)
#define LCN20PHY_afe_ddfs_scaleIndex_SHIFT      5
#define LCN20PHY_afe_ddfs_scaleIndex_MASK      (0x3 << LCN20PHY_afe_ddfs_scaleIndex_SHIFT)
#define LCN20PHY_afe_ddfs_sawToothEn_SHIFT      7
#define LCN20PHY_afe_ddfs_sawToothEn_MASK      (0x1 << LCN20PHY_afe_ddfs_sawToothEn_SHIFT)
#define LCN20PHY_afe_ddfs_afe_ddfs_en_SHIFT      8
#define LCN20PHY_afe_ddfs_afe_ddfs_en_MASK      (0x1 << LCN20PHY_afe_ddfs_afe_ddfs_en_SHIFT)

/* Bits in LCN20PHY_afe_ddfs_pointer_init */
#define LCN20PHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT      0
#define LCN20PHY_afe_ddfs_pointer_init_lutPointer1Init_MASK      (0x7f << LCN20PHY_afe_ddfs_pointer_init_lutPointer1Init_SHIFT)
#define LCN20PHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT      8
#define LCN20PHY_afe_ddfs_pointer_init_lutPointer2Init_MASK      (0x7f << LCN20PHY_afe_ddfs_pointer_init_lutPointer2Init_SHIFT)

/* Bits in LCN20PHY_afe_ddfs_incr_init */
#define LCN20PHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT      0
#define LCN20PHY_afe_ddfs_incr_init_lutIncr1Init_MASK      (0x7f << LCN20PHY_afe_ddfs_incr_init_lutIncr1Init_SHIFT)
#define LCN20PHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT      8
#define LCN20PHY_afe_ddfs_incr_init_lutIncr2Init_MASK      (0x7f << LCN20PHY_afe_ddfs_incr_init_lutIncr2Init_SHIFT)

/* Bits in LCN20PHY_lpfbwlutreg1 */
#define LCN20PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT      0
#define LCN20PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_MASK      (0x7 << LCN20PHY_lpfbwlutreg1_lpf_ofdm_tx_bw_SHIFT)
#define LCN20PHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT      3
#define LCN20PHY_lpfbwlutreg1_lpf_cck_tx_bw_MASK      (0x7 << LCN20PHY_lpfbwlutreg1_lpf_cck_tx_bw_SHIFT)
#define LCN20PHY_lpfbwlutreg1_lpf_rx_bw_SHIFT      6
#define LCN20PHY_lpfbwlutreg1_lpf_rx_bw_MASK      (0x7 << LCN20PHY_lpfbwlutreg1_lpf_rx_bw_SHIFT)

/* Bits in LCN20PHY_slnanoisetblreg0 */
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl0_SHIFT      0
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl0_MASK      (0x1f << LCN20PHY_slnanoisetblreg0_slnanoisetbl0_SHIFT)
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl1_SHIFT      5
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl1_MASK      (0x1f << LCN20PHY_slnanoisetblreg0_slnanoisetbl1_SHIFT)
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl2_SHIFT      10
#define LCN20PHY_slnanoisetblreg0_slnanoisetbl2_MASK      (0x1f << LCN20PHY_slnanoisetblreg0_slnanoisetbl2_SHIFT)

/* Bits in LCN20PHY_slnanoisetblreg1 */
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl3_SHIFT      0
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl3_MASK      (0x1f << LCN20PHY_slnanoisetblreg1_slnanoisetbl3_SHIFT)
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl4_SHIFT      5
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl4_MASK      (0x1f << LCN20PHY_slnanoisetblreg1_slnanoisetbl4_SHIFT)
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl5_SHIFT      10
#define LCN20PHY_slnanoisetblreg1_slnanoisetbl5_MASK      (0x1f << LCN20PHY_slnanoisetblreg1_slnanoisetbl5_SHIFT)

/* Bits in LCN20PHY_slnanoisetblreg2 */
#define LCN20PHY_slnanoisetblreg2_slnanoisetbl6_SHIFT      0
#define LCN20PHY_slnanoisetblreg2_slnanoisetbl6_MASK      (0x1f << LCN20PHY_slnanoisetblreg2_slnanoisetbl6_SHIFT)
#define LCN20PHY_slnanoisetblreg2_slnanoisetbl7_SHIFT      5
#define LCN20PHY_slnanoisetblreg2_slnanoisetbl7_MASK      (0x1f << LCN20PHY_slnanoisetblreg2_slnanoisetbl7_SHIFT)

/* Bits in LCN20PHY_sharedRadioCtrl */
#define LCN20PHY_sharedRadioCtrl_shared_radio_en_SHIFT      0
#define LCN20PHY_sharedRadioCtrl_shared_radio_en_MASK      (0x1 << LCN20PHY_sharedRadioCtrl_shared_radio_en_SHIFT)

/* Bits in LCN20PHY_lpfofdmhtlutreg */
#define LCN20PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT      8
#define LCN20PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_MASK      (0x7 << LCN20PHY_lpfofdmhtlutreg_lpf_ofdm_tx_ht_bw_SHIFT)

/* Bits in LCN20PHY_rfoverride3 */
#define LCN20PHY_rfoverride3_pa_reset_ovr_SHIFT      0
#define LCN20PHY_rfoverride3_pa_reset_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_pa_reset_ovr_SHIFT)
#define LCN20PHY_rfoverride3_rfactive_ovr_SHIFT      3
#define LCN20PHY_rfoverride3_rfactive_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_rfactive_ovr_SHIFT)
#define LCN20PHY_rfoverride3_rxfilbyp_ovr_SHIFT      4
#define LCN20PHY_rfoverride3_rxfilbyp_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_rxfilbyp_ovr_SHIFT)
#define LCN20PHY_rfoverride3_txfilbyp_ovr_SHIFT      5
#define LCN20PHY_rfoverride3_txfilbyp_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_txfilbyp_ovr_SHIFT)
#define LCN20PHY_rfoverride3_rfpllbyp_ovr_SHIFT      6
#define LCN20PHY_rfoverride3_rfpllbyp_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_rfpllbyp_ovr_SHIFT)
#define LCN20PHY_rfoverride3_slna_rout_ctrl_ovr_SHIFT      7
#define LCN20PHY_rfoverride3_slna_rout_ctrl_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_slna_rout_ctrl_ovr_SHIFT)
#define LCN20PHY_rfoverride3_logen_reset_ovr_SHIFT      8
#define LCN20PHY_rfoverride3_logen_reset_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_logen_reset_ovr_SHIFT)
#define LCN20PHY_rfoverride3_logen_rx_reset_ovr_SHIFT      9
#define LCN20PHY_rfoverride3_logen_rx_reset_ovr_MASK      (0x1 << LCN20PHY_rfoverride3_logen_rx_reset_ovr_SHIFT)

/* Bits in LCN20PHY_rfoverride3_val */
#define LCN20PHY_rfoverride3_val_pa_reset_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride3_val_pa_reset_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_pa_reset_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_rfactive_ovr_val_SHIFT      3
#define LCN20PHY_rfoverride3_val_rfactive_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_rfactive_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT      5
#define LCN20PHY_rfoverride3_val_rxfilbyp_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_rxfilbyp_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT      6
#define LCN20PHY_rfoverride3_val_txfilbyp_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_txfilbyp_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT      7
#define LCN20PHY_rfoverride3_val_rfpllbyp_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_rfpllbyp_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_SHIFT      8
#define LCN20PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_MASK      (0xf << LCN20PHY_rfoverride3_val_slna_rout_ctrl_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_logen_reset_ovr_val_SHIFT      12
#define LCN20PHY_rfoverride3_val_logen_reset_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_logen_reset_ovr_val_SHIFT)
#define LCN20PHY_rfoverride3_val_logen_rx_reset_ovr_val_SHIFT      13
#define LCN20PHY_rfoverride3_val_logen_rx_reset_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride3_val_logen_rx_reset_ovr_val_SHIFT)

/* Bits in LCN20PHY_txgainctrlovrval1 */
#define LCN20PHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT      0
#define LCN20PHY_txgainctrlovrval1_txgainctrl_ovr_val1_MASK      (0xffff << LCN20PHY_txgainctrlovrval1_txgainctrl_ovr_val1_SHIFT)

/* Bits in LCN20PHY_stxtxgainctrlovrval0 */
#define LCN20PHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_SHIFT      0
#define LCN20PHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_MASK      (0xffff << LCN20PHY_stxtxgainctrlovrval0_stxtxgainctrl_ovr_val0_SHIFT)

/* Bits in LCN20PHY_stxtxgainctrlovrval1 */
#define LCN20PHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_SHIFT      0
#define LCN20PHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_MASK      (0x7fff << LCN20PHY_stxtxgainctrlovrval1_stxtxgainctrl_ovr_val1_SHIFT)

/* Bits in LCN20PHY_clipCtrThreshLowGainEx */
#define LCN20PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_SHIFT      12
#define LCN20PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_MASK      (0x1 << LCN20PHY_clipCtrThreshLowGainEx_crs_adc_clip_hold_en_SHIFT)

/* Bits in LCN20PHY_NfxOverride */
#define LCN20PHY_NfxOverride_nfxoverrideEn_SHIFT      0
#define LCN20PHY_NfxOverride_nfxoverrideEn_MASK      (0x1 << LCN20PHY_NfxOverride_nfxoverrideEn_SHIFT)
#define LCN20PHY_NfxOverride_nfxoverrideVal_SHIFT      1
#define LCN20PHY_NfxOverride_nfxoverrideVal_MASK      (0x3fff << LCN20PHY_NfxOverride_nfxoverrideVal_SHIFT)

/* Bits in LCN20PHY_radioctrlgpiodbg */
#define LCN20PHY_radioctrlgpiodbg_start_state_SHIFT      0
#define LCN20PHY_radioctrlgpiodbg_start_state_MASK      (0xf << LCN20PHY_radioctrlgpiodbg_start_state_SHIFT)
#define LCN20PHY_radioctrlgpiodbg_end_state_SHIFT      4
#define LCN20PHY_radioctrlgpiodbg_end_state_MASK      (0xf << LCN20PHY_radioctrlgpiodbg_end_state_SHIFT)
#define LCN20PHY_radioctrlgpiodbg_hold_end_state_SHIFT      8
#define LCN20PHY_radioctrlgpiodbg_hold_end_state_MASK      (0x1 << LCN20PHY_radioctrlgpiodbg_hold_end_state_SHIFT)
#define LCN20PHY_radioctrlgpiodbg_trig_SHIFT      10
#define LCN20PHY_radioctrlgpiodbg_trig_MASK      (0x1 << LCN20PHY_radioctrlgpiodbg_trig_SHIFT)

/* Bits in LCN20PHY_auxadcCtrl */
#define LCN20PHY_auxadcCtrl_rssifiltEn_SHIFT      0
#define LCN20PHY_auxadcCtrl_rssifiltEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_rssifiltEn_SHIFT)
#define LCN20PHY_auxadcCtrl_flipauxadcEn_SHIFT      1
#define LCN20PHY_auxadcCtrl_flipauxadcEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_flipauxadcEn_SHIFT)
#define LCN20PHY_auxadcCtrl_rssiFormatConvEn_SHIFT      2
#define LCN20PHY_auxadcCtrl_rssiFormatConvEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_rssiFormatConvEn_SHIFT)
#define LCN20PHY_auxadcCtrl_iqlocalEn_SHIFT      3
#define LCN20PHY_auxadcCtrl_iqlocalEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_iqlocalEn_SHIFT)
#define LCN20PHY_auxadcCtrl_txpwrctrlEn_SHIFT      4
#define LCN20PHY_auxadcCtrl_txpwrctrlEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_txpwrctrlEn_SHIFT)
#define LCN20PHY_auxadcCtrl_auxadc2iqlocalfiltEn_SHIFT      6
#define LCN20PHY_auxadcCtrl_auxadc2iqlocalfiltEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_auxadc2iqlocalfiltEn_SHIFT)
#define LCN20PHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_SHIFT      7
#define LCN20PHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_auxadc2txpwrctrlfiltEn_SHIFT)
#define LCN20PHY_auxadcCtrl_auxadc2rssiestfiltEn_SHIFT      8
#define LCN20PHY_auxadcCtrl_auxadc2rssiestfiltEn_MASK      (0x1 << LCN20PHY_auxadcCtrl_auxadc2rssiestfiltEn_SHIFT)
#define LCN20PHY_auxadcCtrl_auxadcreset_SHIFT      9
#define LCN20PHY_auxadcCtrl_auxadcreset_MASK      (0x1 << LCN20PHY_auxadcCtrl_auxadcreset_SHIFT)

/* Bits in LCN20PHY_rssiwaittime */
#define LCN20PHY_rssiwaittime_rssiwaittimeValue_SHIFT      0
#define LCN20PHY_rssiwaittime_rssiwaittimeValue_MASK      (0xffff << LCN20PHY_rssiwaittime_rssiwaittimeValue_SHIFT)

/* Bits in LCN20PHY_NumrssiSamples */
#define LCN20PHY_NumrssiSamples_numrssisamples_SHIFT      0
#define LCN20PHY_NumrssiSamples_numrssisamples_MASK      (0xffff << LCN20PHY_NumrssiSamples_numrssisamples_SHIFT)

/* Bits in LCN20PHY_low_pwr_rf_cfg_1 */
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_SHIFT      0
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_extlna_lo_pwr_en_SHIFT)
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_SHIFT      1
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_low_pwr_SHIFT)
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_SHIFT      2
#define LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_extlna_gain_ctrl_nap_SHIFT)
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_SHIFT      3
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_slna_mode_hi_pwr_SHIFT)
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_SHIFT      4
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_slna_mode_lo_pwr_SHIFT)
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_nap_SHIFT      5
#define LCN20PHY_low_pwr_rf_cfg_1_slna_mode_nap_MASK      (0x1 << LCN20PHY_low_pwr_rf_cfg_1_slna_mode_nap_SHIFT)

/* Bits in LCN20PHY_low_pwr_rf_cfg_2 */
#define LCN20PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_SHIFT      12
#define LCN20PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_MASK      (0xf << LCN20PHY_low_pwr_rf_cfg_2_rx_flt_nap_start_state_SHIFT)

/* Bits in LCN20PHY_lo_pwr_adj */
#define LCN20PHY_lo_pwr_adj_bt_lo_pwr_adj_SHIFT      0
#define LCN20PHY_lo_pwr_adj_bt_lo_pwr_adj_MASK      (0xff << LCN20PHY_lo_pwr_adj_bt_lo_pwr_adj_SHIFT)
#define LCN20PHY_lo_pwr_adj_wl_lo_pwr_adj_SHIFT      8
#define LCN20PHY_lo_pwr_adj_wl_lo_pwr_adj_MASK      (0xff << LCN20PHY_lo_pwr_adj_wl_lo_pwr_adj_SHIFT)

/* Bits in LCN20PHY_max_gainidxtbl */
#define LCN20PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_SHIFT      0
#define LCN20PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_MASK      (0xff << LCN20PHY_max_gainidxtbl_bt_max_gainidxtbl_addr_SHIFT)
#define LCN20PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_SHIFT      8
#define LCN20PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_MASK      (0xff << LCN20PHY_max_gainidxtbl_wl_max_gainidxtbl_addr_SHIFT)

/* Bits in LCN20PHY_radioTRCtrl */
#define LCN20PHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT      0
#define LCN20PHY_radioTRCtrl_gainrequestTRAttnOnEn_MASK      (0x1 << LCN20PHY_radioTRCtrl_gainrequestTRAttnOnEn_SHIFT)
#define LCN20PHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT      1
#define LCN20PHY_radioTRCtrl_gainrequestTRAttnOnOffset_MASK      (0x7f << LCN20PHY_radioTRCtrl_gainrequestTRAttnOnOffset_SHIFT)

/* Bits in LCN20PHY_TempSenseCorrection */
#define LCN20PHY_TempSenseCorrection_tempsenseCorr_SHIFT      0
#define LCN20PHY_TempSenseCorrection_tempsenseCorr_MASK      (0x1ff << LCN20PHY_TempSenseCorrection_tempsenseCorr_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatus1 */
#define LCN20PHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatus1_estPwrTempSense_MASK      (0x3ff << LCN20PHY_TxPwrCtrlStatus1_estPwrTempSense_SHIFT)

/* Bits in LCN20PHY_radioTRCtrlCrs1 */
#define LCN20PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT      0
#define LCN20PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_MASK      (0x1 << LCN20PHY_radioTRCtrlCrs1_gainReqTrAttOnEnByCrs_SHIFT)
#define LCN20PHY_radioTRCtrlCrs1_trGainThresh_SHIFT      1
#define LCN20PHY_radioTRCtrlCrs1_trGainThresh_MASK      (0xff << LCN20PHY_radioTRCtrlCrs1_trGainThresh_SHIFT)

/* Bits in LCN20PHY_TempSenseCorrection1 */
#define LCN20PHY_TempSenseCorrection1_tempsenseCorr1_SHIFT      0
#define LCN20PHY_TempSenseCorrection1_tempsenseCorr1_MASK      (0x1ff << LCN20PHY_TempSenseCorrection1_tempsenseCorr1_SHIFT)

/* Bits in LCN20PHY_diggainOffset */
#define LCN20PHY_diggainOffset_offsetI_SHIFT      8
#define LCN20PHY_diggainOffset_offsetI_MASK      (0xff << LCN20PHY_diggainOffset_offsetI_SHIFT)
#define LCN20PHY_diggainOffset_offsetQ_SHIFT      0
#define LCN20PHY_diggainOffset_offsetQ_MASK      (0xff << LCN20PHY_diggainOffset_offsetQ_SHIFT)

/* Bits in LCN20PHY_RadioRegWriteAdd4 */
#define LCN20PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT      8
#define LCN20PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_HigherQAMOverrideRegWrite_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT      9
#define LCN20PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_StandardOverrideRegWrite_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT      10
#define LCN20PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_txctrlwordOverrideEnRegWrite_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_registerWrdisable_SHIFT      11
#define LCN20PHY_RadioRegWriteAdd4_registerWrdisable_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_registerWrdisable_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT      12
#define LCN20PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_HigherQAMOverridepwrCtrlOff_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT      13
#define LCN20PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_StandardOverridepwrctrlOff_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT      14
#define LCN20PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_txctrlwordOverridepwrctrlOff_SHIFT)
#define LCN20PHY_RadioRegWriteAdd4_GlobalDisable_SHIFT      15
#define LCN20PHY_RadioRegWriteAdd4_GlobalDisable_MASK      (0x1 << LCN20PHY_RadioRegWriteAdd4_GlobalDisable_SHIFT)

/* Bits in LCN20PHY_PapdDupLutCtrl */
#define LCN20PHY_PapdDupLutCtrl_txgainidxThreshold_SHIFT      0
#define LCN20PHY_PapdDupLutCtrl_txgainidxThreshold_MASK      (0xff << LCN20PHY_PapdDupLutCtrl_txgainidxThreshold_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel0_SHIFT      8
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel0_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_PapdLutSel0_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel1_SHIFT      9
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel1_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_PapdLutSel1_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel2_SHIFT      10
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel2_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_PapdLutSel2_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel3_SHIFT      11
#define LCN20PHY_PapdDupLutCtrl_PapdLutSel3_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_PapdLutSel3_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT      12
#define LCN20PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_HigherQAMOverridepapdLutswap_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT      13
#define LCN20PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_StandardOverridepapdLutswap_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT      14
#define LCN20PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_txctrlwordOverridePapdLutswap_SHIFT)
#define LCN20PHY_PapdDupLutCtrl_gainbasedSelect_SHIFT      15
#define LCN20PHY_PapdDupLutCtrl_gainbasedSelect_MASK      (0x1 << LCN20PHY_PapdDupLutCtrl_gainbasedSelect_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlOffset0 */
#define LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT      0
#define LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr0_MASK      (0xff << LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr0_SHIFT)
#define LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT      8
#define LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr1_MASK      (0xff << LCN20PHY_TxPwrCtrlOffset0_txpwroffCorr1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlOffset1 */
#define LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT      0
#define LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr2_MASK      (0xff << LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr2_SHIFT)
#define LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT      8
#define LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr3_MASK      (0xff << LCN20PHY_TxPwrCtrlOffset1_txpwroffCorr3_SHIFT)

/* Bits in LCN20PHY_radio_lpf_order_cfg */
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_hi_pwr_SHIFT      0
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_hi_pwr_MASK      (0x1 << LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_hi_pwr_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_lo_pwr_SHIFT      1
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_lo_pwr_MASK      (0x1 << LCN20PHY_radio_lpf_order_cfg_rx_lpf_order_lo_pwr_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_pu_lo_order_SHIFT      2
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_pu_lo_order_MASK      (0x3 << LCN20PHY_radio_lpf_order_cfg_rx_lpf_pu_lo_order_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_sel_byp_lo_order_SHIFT      4
#define LCN20PHY_radio_lpf_order_cfg_rx_lpf_sel_byp_lo_order_MASK      (0x3 << LCN20PHY_radio_lpf_order_cfg_rx_lpf_sel_byp_lo_order_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_nap_lpf_order_SHIFT      6
#define LCN20PHY_radio_lpf_order_cfg_nap_lpf_order_MASK      (0x1 << LCN20PHY_radio_lpf_order_cfg_nap_lpf_order_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_ofdm_SHIFT      7
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_ofdm_MASK      (0x1 << LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_ofdm_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_cck_SHIFT      8
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_cck_MASK      (0x1 << LCN20PHY_radio_lpf_order_cfg_tx_lpf_order_cck_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_pu_lo_order_SHIFT      9
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_pu_lo_order_MASK      (0x3 << LCN20PHY_radio_lpf_order_cfg_tx_lpf_pu_lo_order_SHIFT)
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_sel_byp_lo_order_SHIFT      11
#define LCN20PHY_radio_lpf_order_cfg_tx_lpf_sel_byp_lo_order_MASK      (0x3 << LCN20PHY_radio_lpf_order_cfg_tx_lpf_sel_byp_lo_order_SHIFT)

/* Bits in LCN20PHY_wl_gain_tbl_offset */
#define LCN20PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_SHIFT      0
#define LCN20PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_MASK      (0xff << LCN20PHY_wl_gain_tbl_offset_wl_gain_tbl_offset_SHIFT)
#define LCN20PHY_wl_gain_tbl_offset_rx_buf_gain_SHIFT      8
#define LCN20PHY_wl_gain_tbl_offset_rx_buf_gain_MASK      (0xf << LCN20PHY_wl_gain_tbl_offset_rx_buf_gain_SHIFT)
#define LCN20PHY_wl_gain_tbl_offset_mux_rx_buf_gain_SHIFT      12
#define LCN20PHY_wl_gain_tbl_offset_mux_rx_buf_gain_MASK      (0x1 << LCN20PHY_wl_gain_tbl_offset_mux_rx_buf_gain_SHIFT)

/* Bits in LCN20PHY_radio_rx_cfg_pu */
#define LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_byp_SHIFT      0
#define LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_byp_MASK      (0x1 << LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_byp_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_pu_SHIFT      1
#define LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_pu_MASK      (0x1 << LCN20PHY_radio_rx_cfg_pu_rx_tia_dc_pu_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_pu_SHIFT      2
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_pu_MASK      (0x3 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_pu_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_SHIFT      4
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_MASK      (0x3 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_rx_buffer_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_SHIFT      6
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_MASK      (0x3 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_sel_byp_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_SHIFT      8
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_MASK      (0x1 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_byp_dc_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_SHIFT      9
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_MASK      (0x1 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_buf_pu_SHIFT)
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_SHIFT      10
#define LCN20PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_MASK      (0x1 << LCN20PHY_radio_rx_cfg_pu_rx_lpf_dc_pu_SHIFT)

/* Bits in LCN20PHY_radio_pu_cfg */
#define LCN20PHY_radio_pu_cfg_reset2rx_bypass_all_SHIFT      0
#define LCN20PHY_radio_pu_cfg_reset2rx_bypass_all_MASK      (0x1 << LCN20PHY_radio_pu_cfg_reset2rx_bypass_all_SHIFT)
#define LCN20PHY_radio_pu_cfg_txldo_pu_byp_SHIFT      1
#define LCN20PHY_radio_pu_cfg_txldo_pu_byp_MASK      (0x1 << LCN20PHY_radio_pu_cfg_txldo_pu_byp_SHIFT)
#define LCN20PHY_radio_pu_cfg_vreg25_pu_byp_SHIFT      2
#define LCN20PHY_radio_pu_cfg_vreg25_pu_byp_MASK      (0x1 << LCN20PHY_radio_pu_cfg_vreg25_pu_byp_SHIFT)
#define LCN20PHY_radio_pu_cfg_vcoldo_pu_byp_SHIFT      3
#define LCN20PHY_radio_pu_cfg_vcoldo_pu_byp_MASK      (0x1 << LCN20PHY_radio_pu_cfg_vcoldo_pu_byp_SHIFT)
#define LCN20PHY_radio_pu_cfg_rfpll_pu_byp_SHIFT      4
#define LCN20PHY_radio_pu_cfg_rfpll_pu_byp_MASK      (0x1 << LCN20PHY_radio_pu_cfg_rfpll_pu_byp_SHIFT)
#define LCN20PHY_radio_pu_cfg_goto_reset2rx_on_ldoOff_SHIFT      5
#define LCN20PHY_radio_pu_cfg_goto_reset2rx_on_ldoOff_MASK      (0x1 << LCN20PHY_radio_pu_cfg_goto_reset2rx_on_ldoOff_SHIFT)
#define LCN20PHY_radio_pu_cfg_tx2rx_reset_tx_farrow_SHIFT      6
#define LCN20PHY_radio_pu_cfg_tx2rx_reset_tx_farrow_MASK      (0x1 << LCN20PHY_radio_pu_cfg_tx2rx_reset_tx_farrow_SHIFT)
#define LCN20PHY_radio_pu_cfg_rx2tx_reset_rx_farrow_SHIFT      7
#define LCN20PHY_radio_pu_cfg_rx2tx_reset_rx_farrow_MASK      (0x1 << LCN20PHY_radio_pu_cfg_rx2tx_reset_rx_farrow_SHIFT)

/* Bits in LCN20PHY_radio_tx_cfg_pu */
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_pu_SHIFT      1
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_pu_MASK      (0x3 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_pu_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_SHIFT      3
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_MASK      (0x3 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_rx_buffer_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_SHIFT      5
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_MASK      (0x3 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_sel_byp_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_SHIFT      7
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_MASK      (0x1 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_SHIFT      8
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_MASK      (0x1 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_buf_pu_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_SHIFT      13
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_MASK      (0x1 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_ofdm_SHIFT)
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_SHIFT      14
#define LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_MASK      (0x1 << LCN20PHY_radio_tx_cfg_pu_tx_lpf_byp_tx_cck_SHIFT)

/* Bits in LCN20PHY_adc_cfg_pu_1 */
#define LCN20PHY_adc_cfg_pu_1_adc_reset_when_pd_SHIFT      10
#define LCN20PHY_adc_cfg_pu_1_adc_reset_when_pd_MASK      (0x1 << LCN20PHY_adc_cfg_pu_1_adc_reset_when_pd_SHIFT)
#define LCN20PHY_adc_cfg_pu_1_adc_reset_mask_SHIFT      12
#define LCN20PHY_adc_cfg_pu_1_adc_reset_mask_MASK      (0xf << LCN20PHY_adc_cfg_pu_1_adc_reset_mask_SHIFT)

/* Bits in LCN20PHY_adc_cfg_pu_2 */
#define LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_lo_SHIFT      0
#define LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_lo_MASK      (0x1f << LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_lo_SHIFT)
#define LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_hi_SHIFT      5
#define LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_hi_MASK      (0x1f << LCN20PHY_adc_cfg_pu_2_rx_adc_cfg_hi_SHIFT)
#define LCN20PHY_adc_cfg_pu_2_rx_adc_pu_lo_SHIFT      10
#define LCN20PHY_adc_cfg_pu_2_rx_adc_pu_lo_MASK      (0x1f << LCN20PHY_adc_cfg_pu_2_rx_adc_pu_lo_SHIFT)

/* Bits in LCN20PHY_adc_cfg_pu_3 */
#define LCN20PHY_adc_cfg_pu_3_rx_adc_pu_hi_SHIFT      0
#define LCN20PHY_adc_cfg_pu_3_rx_adc_pu_hi_MASK      (0x1f << LCN20PHY_adc_cfg_pu_3_rx_adc_pu_hi_SHIFT)
#define LCN20PHY_adc_cfg_pu_3_tx_adc_cfg_SHIFT      5
#define LCN20PHY_adc_cfg_pu_3_tx_adc_cfg_MASK      (0x1f << LCN20PHY_adc_cfg_pu_3_tx_adc_cfg_SHIFT)
#define LCN20PHY_adc_cfg_pu_3_tx_adc_pu_SHIFT      10
#define LCN20PHY_adc_cfg_pu_3_tx_adc_pu_MASK      (0x1f << LCN20PHY_adc_cfg_pu_3_tx_adc_pu_SHIFT)

/* Bits in LCN20PHY_rfseq_cfg */
#define LCN20PHY_rfseq_cfg_changeDacBufCapRcInRx_SHIFT      0
#define LCN20PHY_rfseq_cfg_changeDacBufCapRcInRx_MASK      (0x1 << LCN20PHY_rfseq_cfg_changeDacBufCapRcInRx_SHIFT)
#define LCN20PHY_rfseq_cfg_fsm_reset_SHIFT      1
#define LCN20PHY_rfseq_cfg_fsm_reset_MASK      (0x1 << LCN20PHY_rfseq_cfg_fsm_reset_SHIFT)
#define LCN20PHY_rfseq_cfg_fsm_state_SHIFT      2
#define LCN20PHY_rfseq_cfg_fsm_state_MASK      (0x3 << LCN20PHY_rfseq_cfg_fsm_state_SHIFT)
#define LCN20PHY_rfseq_cfg_nap_force_SHIFT      4
#define LCN20PHY_rfseq_cfg_nap_force_MASK      (0x1 << LCN20PHY_rfseq_cfg_nap_force_SHIFT)
#define LCN20PHY_rfseq_cfg_lna1_bypass_en_rfseq_SHIFT      5
#define LCN20PHY_rfseq_cfg_lna1_bypass_en_rfseq_MASK      (0x1 << LCN20PHY_rfseq_cfg_lna1_bypass_en_rfseq_SHIFT)
#define LCN20PHY_rfseq_cfg_lna1_bypass_en_pimmux_SHIFT      6
#define LCN20PHY_rfseq_cfg_lna1_bypass_en_pimmux_MASK      (0x1 << LCN20PHY_rfseq_cfg_lna1_bypass_en_pimmux_SHIFT)
#define LCN20PHY_rfseq_cfg_lna1_pd_on_bypass_SHIFT      8
#define LCN20PHY_rfseq_cfg_lna1_pd_on_bypass_MASK      (0x1 << LCN20PHY_rfseq_cfg_lna1_pd_on_bypass_SHIFT)
#define LCN20PHY_rfseq_cfg_lna1_pulse_on_pu_bypass_SHIFT      9
#define LCN20PHY_rfseq_cfg_lna1_pulse_on_pu_bypass_MASK      (0x1 << LCN20PHY_rfseq_cfg_lna1_pulse_on_pu_bypass_SHIFT)
#define LCN20PHY_rfseq_cfg_lna1_pulse_on_pd_bypass_SHIFT      10
#define LCN20PHY_rfseq_cfg_lna1_pulse_on_pd_bypass_MASK      (0x1 << LCN20PHY_rfseq_cfg_lna1_pulse_on_pd_bypass_SHIFT)

/* Bits in LCN20PHY_rfoverride5val */
#define LCN20PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_MASK      (0xf << LCN20PHY_rfoverride5val_rxrf_lna2_gain_ovr_val_SHIFT)
#define LCN20PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_SHIFT      4
#define LCN20PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_MASK      (0x7 << LCN20PHY_rfoverride5val_rxrf_lna2_rout_ovr_val_SHIFT)
#define LCN20PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_SHIFT      7
#define LCN20PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_MASK      (0x3 << LCN20PHY_rfoverride5val_rxrf_lna2_gm_size_ovr_val_SHIFT)
#define LCN20PHY_rfoverride5val_rxrf_tia_gain_ovr_val_SHIFT      9
#define LCN20PHY_rfoverride5val_rxrf_tia_gain_ovr_val_MASK      (0xf << LCN20PHY_rfoverride5val_rxrf_tia_gain_ovr_val_SHIFT)
#define LCN20PHY_rfoverride5val_rxrf_tia_high_gain_ovr_val_SHIFT      13
#define LCN20PHY_rfoverride5val_rxrf_tia_high_gain_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride5val_rxrf_tia_high_gain_ovr_val_SHIFT)
#define LCN20PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_SHIFT      15
#define LCN20PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride5val_rxrf_mix_gm_half_en_ovr_val_SHIFT)

/* Bits in LCN20PHY_rfoverride5 */
#define LCN20PHY_rfoverride5_rxrf_lna2_gain_ovr_SHIFT      0
#define LCN20PHY_rfoverride5_rxrf_lna2_gain_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_lna2_gain_ovr_SHIFT)
#define LCN20PHY_rfoverride5_rxrf_lna2_rout_ovr_SHIFT      1
#define LCN20PHY_rfoverride5_rxrf_lna2_rout_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_lna2_rout_ovr_SHIFT)
#define LCN20PHY_rfoverride5_rxrf_lna2_gm_size_ovr_SHIFT      2
#define LCN20PHY_rfoverride5_rxrf_lna2_gm_size_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_lna2_gm_size_ovr_SHIFT)
#define LCN20PHY_rfoverride5_rxrf_tia_gain_ovr_SHIFT      3
#define LCN20PHY_rfoverride5_rxrf_tia_gain_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_tia_gain_ovr_SHIFT)
#define LCN20PHY_rfoverride5_rxrf_tia_high_gain_ovr_SHIFT      4
#define LCN20PHY_rfoverride5_rxrf_tia_high_gain_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_tia_high_gain_ovr_SHIFT)
#define LCN20PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_SHIFT      5
#define LCN20PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_MASK      (0x1 << LCN20PHY_rfoverride5_rxrf_mix_gm_half_en_ovr_SHIFT)

/* Bits in LCN20PHY_ClipCtrDefThresh */
#define LCN20PHY_ClipCtrDefThresh_clipCtrThresh_SHIFT      0
#define LCN20PHY_ClipCtrDefThresh_clipCtrThresh_MASK      (0xff << LCN20PHY_ClipCtrDefThresh_clipCtrThresh_SHIFT)
#define LCN20PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_SHIFT      8
#define LCN20PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_MASK      (0xff << LCN20PHY_ClipCtrDefThresh_hi_gain_ofdm_mismatch_SHIFT)

/* Bits in LCN20PHY_agcControl13 */
#define LCN20PHY_agcControl13_max_num_detect_stages_SHIFT      0
#define LCN20PHY_agcControl13_max_num_detect_stages_MASK      (0xff << LCN20PHY_agcControl13_max_num_detect_stages_SHIFT)
#define LCN20PHY_agcControl13_hg_ofdm_detect_cnt_SHIFT      8
#define LCN20PHY_agcControl13_hg_ofdm_detect_cnt_MASK      (0xff << LCN20PHY_agcControl13_hg_ofdm_detect_cnt_SHIFT)

/* Bits in LCN20PHY_macbasedDACPlay */
#define LCN20PHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT      0
#define LCN20PHY_macbasedDACPlay_macBasedDACPlayEn_MASK      (0x1 << LCN20PHY_macbasedDACPlay_macBasedDACPlayEn_SHIFT)
#define LCN20PHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT      1
#define LCN20PHY_macbasedDACPlay_macBasedDACPlayMode_MASK      (0x3 << LCN20PHY_macbasedDACPlay_macBasedDACPlayMode_SHIFT)

/* Bits in LCN20PHY_gainBackOffVal */
#define LCN20PHY_gainBackOffVal_genGainBkOff_SHIFT      0
#define LCN20PHY_gainBackOffVal_genGainBkOff_MASK      (0xf << LCN20PHY_gainBackOffVal_genGainBkOff_SHIFT)
#define LCN20PHY_gainBackOffVal_loGainDataModeBkOff_SHIFT      4
#define LCN20PHY_gainBackOffVal_loGainDataModeBkOff_MASK      (0xf << LCN20PHY_gainBackOffVal_loGainDataModeBkOff_SHIFT)

/* Bits in LCN20PHY_lpParam2 */
#define LCN20PHY_lpParam2_gainSettleDlySmplCnt_SHIFT      0
#define LCN20PHY_lpParam2_gainSettleDlySmplCnt_MASK      (0xff << LCN20PHY_lpParam2_gainSettleDlySmplCnt_SHIFT)

/* Bits in LCN20PHY_crsMiscCtrl0 */
#define LCN20PHY_crsMiscCtrl0_usePreFiltPwr_SHIFT      0
#define LCN20PHY_crsMiscCtrl0_usePreFiltPwr_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_usePreFiltPwr_SHIFT)
#define LCN20PHY_crsMiscCtrl0_htMMAgc_SHIFT      1
#define LCN20PHY_crsMiscCtrl0_htMMAgc_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_htMMAgc_SHIFT)
#define LCN20PHY_crsMiscCtrl0_nfIncludeDVGA2_SHIFT      2
#define LCN20PHY_crsMiscCtrl0_nfIncludeDVGA2_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_nfIncludeDVGA2_SHIFT)
#define LCN20PHY_crsMiscCtrl0_crsTrigOnState_SHIFT      10
#define LCN20PHY_crsMiscCtrl0_crsTrigOnState_MASK      (0xf << LCN20PHY_crsMiscCtrl0_crsTrigOnState_SHIFT)

/* Bits in LCN20PHY_aciThreshVal */
#define LCN20PHY_aciThreshVal_aciThresh_SHIFT      0
#define LCN20PHY_aciThreshVal_aciThresh_MASK      (0xff << LCN20PHY_aciThreshVal_aciThresh_SHIFT)

/* Bits in LCN20PHY_nfSubtractVal */
#define LCN20PHY_nfSubtractVal_nfSubVal_SHIFT      0
#define LCN20PHY_nfSubtractVal_nfSubVal_MASK      (0x3ff << LCN20PHY_nfSubtractVal_nfSubVal_SHIFT)

/* Bits in LCN20PHY_crsMiscCtrl1 */
#define LCN20PHY_crsMiscCtrl1_pktRxAbortEn_SHIFT      1
#define LCN20PHY_crsMiscCtrl1_pktRxAbortEn_MASK      (0x1 << LCN20PHY_crsMiscCtrl1_pktRxAbortEn_SHIFT)
#define LCN20PHY_crsMiscCtrl1_stgdet_settle_en_SHIFT      2
#define LCN20PHY_crsMiscCtrl1_stgdet_settle_en_MASK      (0x1 << LCN20PHY_crsMiscCtrl1_stgdet_settle_en_SHIFT)
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_pkt_cnt_SHIFT      3
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_pkt_cnt_MASK      (0xf << LCN20PHY_crsMiscCtrl1_stgdet_mask_pkt_cnt_SHIFT)
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_gain_cnt_SHIFT      7
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_gain_cnt_MASK      (0xf << LCN20PHY_crsMiscCtrl1_stgdet_mask_gain_cnt_SHIFT)
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_reset_cnt_SHIFT      11
#define LCN20PHY_crsMiscCtrl1_stgdet_mask_reset_cnt_MASK      (0xf << LCN20PHY_crsMiscCtrl1_stgdet_mask_reset_cnt_SHIFT)
#define LCN20PHY_crsMiscCtrl1_nap_macint_idle_en_SHIFT      15
#define LCN20PHY_crsMiscCtrl1_nap_macint_idle_en_MASK      (0x1 << LCN20PHY_crsMiscCtrl1_nap_macint_idle_en_SHIFT)

/* Bits in LCN20PHY_cache_hit_count */
#define LCN20PHY_cache_hit_count_cache_hit_count_SHIFT      0
#define LCN20PHY_cache_hit_count_cache_hit_count_MASK      (0xffff << LCN20PHY_cache_hit_count_cache_hit_count_SHIFT)

/* Bits in LCN20PHY_total_tb_count */
#define LCN20PHY_total_tb_count_total_tb_count_SHIFT      0
#define LCN20PHY_total_tb_count_total_tb_count_MASK      (0xffff << LCN20PHY_total_tb_count_total_tb_count_SHIFT)

/* Bits in LCN20PHY_remainingBittb_cache_cnt */
#define LCN20PHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT      0
#define LCN20PHY_remainingBittb_cache_cnt_remaining_cache_cnt_MASK      (0xf << LCN20PHY_remainingBittb_cache_cnt_remaining_cache_cnt_SHIFT)
#define LCN20PHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT      4
#define LCN20PHY_remainingBittb_cache_cnt_remaining_tb_cnt_MASK      (0xf << LCN20PHY_remainingBittb_cache_cnt_remaining_tb_cnt_SHIFT)

/* Bits in LCN20PHY_crsMiscCtrl2 */
#define LCN20PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT      3
#define LCN20PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_MASK      (0x1 << LCN20PHY_crsMiscCtrl2_eghtSmplFstPwrLogicEn_SHIFT)
#define LCN20PHY_crsMiscCtrl2_pktfsmTrigOnState_SHIFT      4
#define LCN20PHY_crsMiscCtrl2_pktfsmTrigOnState_MASK      (0xf << LCN20PHY_crsMiscCtrl2_pktfsmTrigOnState_SHIFT)
#define LCN20PHY_crsMiscCtrl2_pktfsmTrigOnStatePrev_SHIFT      8
#define LCN20PHY_crsMiscCtrl2_pktfsmTrigOnStatePrev_MASK      (0xf << LCN20PHY_crsMiscCtrl2_pktfsmTrigOnStatePrev_SHIFT)

/* Bits in LCN20PHY_dcBlockInit */
#define LCN20PHY_dcBlockInit_clipMuxSel_SHIFT      3
#define LCN20PHY_dcBlockInit_clipMuxSel_MASK      (0x3 << LCN20PHY_dcBlockInit_clipMuxSel_SHIFT)

/* Bits in LCN20PHY_rfoverride7val */
#define LCN20PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_MASK      (0x3 << LCN20PHY_rfoverride7val_lpf_sel_rx_buffer_ovr_val_SHIFT)
#define LCN20PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_SHIFT      2
#define LCN20PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_MASK      (0x3 << LCN20PHY_rfoverride7val_lpf_sel_byp_rxlpf_ovr_val_SHIFT)
#define LCN20PHY_rfoverride7val_lpf_hpc_ovr_val_SHIFT      5
#define LCN20PHY_rfoverride7val_lpf_hpc_ovr_val_MASK      (0x7 << LCN20PHY_rfoverride7val_lpf_hpc_ovr_val_SHIFT)
#define LCN20PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_SHIFT      11
#define LCN20PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride7val_tia_dc_loop_bypass_ovr_val_SHIFT)
#define LCN20PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_SHIFT      13
#define LCN20PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_MASK      (0x7 << LCN20PHY_rfoverride7val_rxrf_wrssi3_pwrup_ovr_val_SHIFT)

/* Bits in LCN20PHY_rfoverride7 */
#define LCN20PHY_rfoverride7_lpf_sel_rx_buffer_ovr_SHIFT      0
#define LCN20PHY_rfoverride7_lpf_sel_rx_buffer_ovr_MASK      (0x1 << LCN20PHY_rfoverride7_lpf_sel_rx_buffer_ovr_SHIFT)
#define LCN20PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_SHIFT      1
#define LCN20PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_MASK      (0x1 << LCN20PHY_rfoverride7_lpf_sel_byp_rxlpf_ovr_SHIFT)
#define LCN20PHY_rfoverride7_lpf_hpc_ovr_SHIFT      3
#define LCN20PHY_rfoverride7_lpf_hpc_ovr_MASK      (0x1 << LCN20PHY_rfoverride7_lpf_hpc_ovr_SHIFT)
#define LCN20PHY_rfoverride7_tia_dc_loop_bypass_ovr_SHIFT      5
#define LCN20PHY_rfoverride7_tia_dc_loop_bypass_ovr_MASK      (0x1 << LCN20PHY_rfoverride7_tia_dc_loop_bypass_ovr_SHIFT)
#define LCN20PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_SHIFT      7
#define LCN20PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_MASK      (0x7 << LCN20PHY_rfoverride7_rxrf_wrssi3_pwrup_ovr_SHIFT)

/* Bits in LCN20PHY_rfoverride8val */
#define LCN20PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_amode_trsw_rx_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_SHIFT      1
#define LCN20PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_fast_nap_bias_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_logen_pu_ovr_val_SHIFT      2
#define LCN20PHY_rfoverride8val_logen_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_logen_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_SHIFT      3
#define LCN20PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_rxrf_wrssi1_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_SHIFT      4
#define LCN20PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_rxrf_wrssi2_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_lna2_pu_ovr_val_SHIFT      5
#define LCN20PHY_rfoverride8val_lna2_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_lna2_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_SHIFT      6
#define LCN20PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_tia_dc_loop_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_lpf_pwrup_override_val_SHIFT      8
#define LCN20PHY_rfoverride8val_lpf_pwrup_override_val_MASK      (0x3 << LCN20PHY_rfoverride8val_lpf_pwrup_override_val_SHIFT)
#define LCN20PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_SHIFT      10
#define LCN20PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_MASK      (0x7 << LCN20PHY_rfoverride8val_lpf_nrssi_pu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride8val_logen_rx_pu_ovr_val_SHIFT      14
#define LCN20PHY_rfoverride8val_logen_rx_pu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride8val_logen_rx_pu_ovr_val_SHIFT)

/* Bits in LCN20PHY_rfoverride8 */
#define LCN20PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_SHIFT      0
#define LCN20PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_amode_trsw_rx_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride8_fast_nap_bias_pu_ovr_SHIFT      1
#define LCN20PHY_rfoverride8_fast_nap_bias_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_fast_nap_bias_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride8_logen_pu_ovr_SHIFT      2
#define LCN20PHY_rfoverride8_logen_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_logen_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_SHIFT      3
#define LCN20PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_rxrf_wrssi1_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_SHIFT      4
#define LCN20PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_rxrf_wrssi2_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride8_lna2_pu_ovr_SHIFT      5
#define LCN20PHY_rfoverride8_lna2_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_lna2_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride8_tia_dc_loop_pu_ovr_SHIFT      6
#define LCN20PHY_rfoverride8_tia_dc_loop_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_tia_dc_loop_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride8_lpf_pwrup_override_SHIFT      8
#define LCN20PHY_rfoverride8_lpf_pwrup_override_MASK      (0x1 << LCN20PHY_rfoverride8_lpf_pwrup_override_SHIFT)
#define LCN20PHY_rfoverride8_lpf_nrssi_pu_ovr_SHIFT      9
#define LCN20PHY_rfoverride8_lpf_nrssi_pu_ovr_MASK      (0x7 << LCN20PHY_rfoverride8_lpf_nrssi_pu_ovr_SHIFT)
#define LCN20PHY_rfoverride8_logen_rx_pu_ovr_SHIFT      13
#define LCN20PHY_rfoverride8_logen_rx_pu_ovr_MASK      (0x1 << LCN20PHY_rfoverride8_logen_rx_pu_ovr_SHIFT)

/* Bits in LCN20PHY_AfeCtrlOvr1Val */
#define LCN20PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_SHIFT      0
#define LCN20PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_MASK      (0x1f << LCN20PHY_AfeCtrlOvr1Val_adc_pu_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_SHIFT      5
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_wl_lp_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_SHIFT      6
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_only_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_SHIFT      7
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_flash_rez_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_SHIFT      8
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_order_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_SHIFT      9
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_lf_lowif_dis_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_SHIFT      10
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_reset_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_SHIFT      11
#define LCN20PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_reset_ov_det_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_SHIFT      12
#define LCN20PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_clamp_en_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_SHIFT      13
#define LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_afe_iqadc_aux_en_ovr_val_SHIFT)
#define LCN20PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_SHIFT      14
#define LCN20PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1Val_dac_pu_ovr_val_SHIFT)

/* Bits in LCN20PHY_AfeCtrlOvr1 */
#define LCN20PHY_AfeCtrlOvr1_adc_pu_ovr_SHIFT      0
#define LCN20PHY_AfeCtrlOvr1_adc_pu_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_adc_pu_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_SHIFT      1
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_wl_lp_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_SHIFT      2
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_only_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_SHIFT      3
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_flash_rez_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_SHIFT      4
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_order_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_SHIFT      5
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_lf_lowif_dis_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_SHIFT      6
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_reset_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_SHIFT      7
#define LCN20PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_reset_ov_det_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_clamp_en_ovr_SHIFT      8
#define LCN20PHY_AfeCtrlOvr1_afe_clamp_en_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_clamp_en_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_SHIFT      9
#define LCN20PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_afe_iqadc_aux_en_ovr_SHIFT)
#define LCN20PHY_AfeCtrlOvr1_dac_pu_ovr_SHIFT      10
#define LCN20PHY_AfeCtrlOvr1_dac_pu_ovr_MASK      (0x1 << LCN20PHY_AfeCtrlOvr1_dac_pu_ovr_SHIFT)

/* Bits in LCN20PHY_lpfbwlutreg2 */
#define LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_SHIFT      3
#define LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_MASK      (0x7 << LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq1_SHIFT)
#define LCN20PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_SHIFT      9
#define LCN20PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_MASK      (0x7 << LCN20PHY_lpfbwlutreg2_lpf_cck_tx_q_biq1_SHIFT)
#define LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_SHIFT      12
#define LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_MASK      (0x7 << LCN20PHY_lpfbwlutreg2_lpf_ofdm_tx_q_biq2_SHIFT)

/* Bits in LCN20PHY_lpfbwlutreg3 */
#define LCN20PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_SHIFT      3
#define LCN20PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_MASK      (0x7 << LCN20PHY_lpfbwlutreg3_lpf_cck_tx_q_biq2_SHIFT)
#define LCN20PHY_lpfbwlutreg3_lpf_ofdm_tx_bw_ctl_SHIFT      6
#define LCN20PHY_lpfbwlutreg3_lpf_ofdm_tx_bw_ctl_MASK      (0x7 << LCN20PHY_lpfbwlutreg3_lpf_ofdm_tx_bw_ctl_SHIFT)
#define LCN20PHY_lpfbwlutreg3_lpf_cck_tx_bw_ctl_SHIFT      9
#define LCN20PHY_lpfbwlutreg3_lpf_cck_tx_bw_ctl_MASK      (0x7 << LCN20PHY_lpfbwlutreg3_lpf_cck_tx_bw_ctl_SHIFT)

/* Bits in LCN20PHY_fbbControl1 */
#define LCN20PHY_fbbControl1_k1_i_SHIFT      0
#define LCN20PHY_fbbControl1_k1_i_MASK      (0xfff << LCN20PHY_fbbControl1_k1_i_SHIFT)

/* Bits in LCN20PHY_fbbControl2 */
#define LCN20PHY_fbbControl2_k1_q_SHIFT      0
#define LCN20PHY_fbbControl2_k1_q_MASK      (0xfff << LCN20PHY_fbbControl2_k1_q_SHIFT)

/* Bits in LCN20PHY_fbbControl3 */
#define LCN20PHY_fbbControl3_k2_i_SHIFT      0
#define LCN20PHY_fbbControl3_k2_i_MASK      (0xfff << LCN20PHY_fbbControl3_k2_i_SHIFT)

/* Bits in LCN20PHY_fbbControl4 */
#define LCN20PHY_fbbControl4_k2_q_SHIFT      0
#define LCN20PHY_fbbControl4_k2_q_MASK      (0xfff << LCN20PHY_fbbControl4_k2_q_SHIFT)
#define LCN20PHY_fbbControl4_fbb_shift_SHIFT      12
#define LCN20PHY_fbbControl4_fbb_shift_MASK      (0x7 << LCN20PHY_fbbControl4_fbb_shift_SHIFT)
#define LCN20PHY_fbbControl4_fbb_comp_en_SHIFT      15
#define LCN20PHY_fbbControl4_fbb_comp_en_MASK      (0x1 << LCN20PHY_fbbControl4_fbb_comp_en_SHIFT)

/* Bits in LCN20PHY_fbbControl5 */
#define LCN20PHY_fbbControl5_rf_power_adjust_ovr_val_SHIFT      0
#define LCN20PHY_fbbControl5_rf_power_adjust_ovr_val_MASK      (0x3fff << LCN20PHY_fbbControl5_rf_power_adjust_ovr_val_SHIFT)

/* Bits in LCN20PHY_fbbControl6 */
#define LCN20PHY_fbbControl6_rf_power_adjust_ovr_en_SHIFT      0
#define LCN20PHY_fbbControl6_rf_power_adjust_ovr_en_MASK      (0x1 << LCN20PHY_fbbControl6_rf_power_adjust_ovr_en_SHIFT)

/* Bits in LCN20PHY_TX_iqcal_gain_bwAddress */
#define LCN20PHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT      0
#define LCN20PHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_MASK      (0x1ff << LCN20PHY_TX_iqcal_gain_bwAddress_TX_iqcal_gain_bwAddress_SHIFT)

/* Bits in LCN20PHY_TX_loft_fine_iAddress */
#define LCN20PHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT      0
#define LCN20PHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_MASK      (0x1ff << LCN20PHY_TX_loft_fine_iAddress_TX_loft_fine_iAddress_SHIFT)

/* Bits in LCN20PHY_TX_loft_fine_qAddress */
#define LCN20PHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT      0
#define LCN20PHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_MASK      (0x1ff << LCN20PHY_TX_loft_fine_qAddress_TX_loft_fine_qAddress_SHIFT)

/* Bits in LCN20PHY_TX_loft_coarse_iAddress */
#define LCN20PHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT      0
#define LCN20PHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_MASK      (0x1ff << LCN20PHY_TX_loft_coarse_iAddress_TX_loft_coarse_iAddress_SHIFT)

/* Bits in LCN20PHY_TX_loft_coarse_qAddress */
#define LCN20PHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT      0
#define LCN20PHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_MASK      (0x1ff << LCN20PHY_TX_loft_coarse_qAddress_TX_loft_coarse_qAddress_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg1 */
#define LCN20PHY_stMcDebugReg1_reg1_SHIFT      0
#define LCN20PHY_stMcDebugReg1_reg1_MASK      (0xffff << LCN20PHY_stMcDebugReg1_reg1_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg2 */
#define LCN20PHY_stMcDebugReg2_reg2_SHIFT      0
#define LCN20PHY_stMcDebugReg2_reg2_MASK      (0xffff << LCN20PHY_stMcDebugReg2_reg2_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg3 */
#define LCN20PHY_stMcDebugReg3_reg3_SHIFT      0
#define LCN20PHY_stMcDebugReg3_reg3_MASK      (0xffff << LCN20PHY_stMcDebugReg3_reg3_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg4 */
#define LCN20PHY_stMcDebugReg4_reg4_SHIFT      0
#define LCN20PHY_stMcDebugReg4_reg4_MASK      (0xffff << LCN20PHY_stMcDebugReg4_reg4_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg5 */
#define LCN20PHY_stMcDebugReg5_reg5_SHIFT      0
#define LCN20PHY_stMcDebugReg5_reg5_MASK      (0xffff << LCN20PHY_stMcDebugReg5_reg5_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg6 */
#define LCN20PHY_stMcDebugReg6_reg6_SHIFT      0
#define LCN20PHY_stMcDebugReg6_reg6_MASK      (0xffff << LCN20PHY_stMcDebugReg6_reg6_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg7 */
#define LCN20PHY_stMcDebugReg7_reg7_SHIFT      0
#define LCN20PHY_stMcDebugReg7_reg7_MASK      (0xffff << LCN20PHY_stMcDebugReg7_reg7_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg8 */
#define LCN20PHY_stMcDebugReg8_reg8_SHIFT      0
#define LCN20PHY_stMcDebugReg8_reg8_MASK      (0xffff << LCN20PHY_stMcDebugReg8_reg8_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg9 */
#define LCN20PHY_stMcDebugReg9_reg9_SHIFT      0
#define LCN20PHY_stMcDebugReg9_reg9_MASK      (0xffff << LCN20PHY_stMcDebugReg9_reg9_SHIFT)

/* Bits in LCN20PHY_stMcDebugReg10 */
#define LCN20PHY_stMcDebugReg10_reg10_SHIFT      0
#define LCN20PHY_stMcDebugReg10_reg10_MASK      (0xffff << LCN20PHY_stMcDebugReg10_reg10_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg1 */
#define LCN20PHY_pktfsmdbg1_pktfsmStateTransition_SHIFT      0
#define LCN20PHY_pktfsmdbg1_pktfsmStateTransition_MASK      (0x1ff << LCN20PHY_pktfsmdbg1_pktfsmStateTransition_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg2 */
#define LCN20PHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT      0
#define LCN20PHY_pktfsmdbg2_pktfsmStateTransH1_MASK      (0x1ff << LCN20PHY_pktfsmdbg2_pktfsmStateTransH1_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg3 */
#define LCN20PHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT      0
#define LCN20PHY_pktfsmdbg3_pktfsmStateTransH2_MASK      (0x1ff << LCN20PHY_pktfsmdbg3_pktfsmStateTransH2_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg4 */
#define LCN20PHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT      0
#define LCN20PHY_pktfsmdbg4_pktfsmStateTransH3_MASK      (0x1ff << LCN20PHY_pktfsmdbg4_pktfsmStateTransH3_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg5 */
#define LCN20PHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT      0
#define LCN20PHY_pktfsmdbg5_pktfsmStateTransH4_MASK      (0x1ff << LCN20PHY_pktfsmdbg5_pktfsmStateTransH4_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg6 */
#define LCN20PHY_pktfsmdbg6_pktRxActiveSt_SHIFT      0
#define LCN20PHY_pktfsmdbg6_pktRxActiveSt_MASK      (0xff << LCN20PHY_pktfsmdbg6_pktRxActiveSt_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg7 */
#define LCN20PHY_pktfsmdbg7_rifsDetectedSt_SHIFT      0
#define LCN20PHY_pktfsmdbg7_rifsDetectedSt_MASK      (0xff << LCN20PHY_pktfsmdbg7_rifsDetectedSt_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg8 */
#define LCN20PHY_pktfsmdbg8_ofdm_selectedSt_SHIFT      0
#define LCN20PHY_pktfsmdbg8_ofdm_selectedSt_MASK      (0xff << LCN20PHY_pktfsmdbg8_ofdm_selectedSt_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg9 */
#define LCN20PHY_pktfsmdbg9_bitCounter1_SHIFT      0
#define LCN20PHY_pktfsmdbg9_bitCounter1_MASK      (0xffff << LCN20PHY_pktfsmdbg9_bitCounter1_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg10 */
#define LCN20PHY_pktfsmdbg10_bitCounter2_SHIFT      0
#define LCN20PHY_pktfsmdbg10_bitCounter2_MASK      (0x7fff << LCN20PHY_pktfsmdbg10_bitCounter2_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg11 */
#define LCN20PHY_pktfsmdbg11_scounter_SHIFT      0
#define LCN20PHY_pktfsmdbg11_scounter_MASK      (0x3f << LCN20PHY_pktfsmdbg11_scounter_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg12 */
#define LCN20PHY_pktfsmdbg12_hdrFields1_SHIFT      0
#define LCN20PHY_pktfsmdbg12_hdrFields1_MASK      (0xff << LCN20PHY_pktfsmdbg12_hdrFields1_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg13 */
#define LCN20PHY_pktfsmdbg13_hdrFields2_SHIFT      0
#define LCN20PHY_pktfsmdbg13_hdrFields2_MASK      (0xffff << LCN20PHY_pktfsmdbg13_hdrFields2_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg14 */
#define LCN20PHY_pktfsmdbg14_hdrFields3_SHIFT      0
#define LCN20PHY_pktfsmdbg14_hdrFields3_MASK      (0x1ff << LCN20PHY_pktfsmdbg14_hdrFields3_SHIFT)

/* Bits in LCN20PHY_pktfsmdbg15 */
#define LCN20PHY_pktfsmdbg15_hdrFields4_SHIFT      0
#define LCN20PHY_pktfsmdbg15_hdrFields4_MASK      (0x3fff << LCN20PHY_pktfsmdbg15_hdrFields4_SHIFT)

/* Bits in LCN20PHY_blankadcout */
#define LCN20PHY_blankadcout_blankadcout_SHIFT      0
#define LCN20PHY_blankadcout_blankadcout_MASK      (0x1 << LCN20PHY_blankadcout_blankadcout_SHIFT)

/* Bits in LCN20PHY_agcControl44 */
#define LCN20PHY_agcControl44_rssi_clip_thresh_aci_1_SHIFT      0
#define LCN20PHY_agcControl44_rssi_clip_thresh_aci_1_MASK      (0x7f << LCN20PHY_agcControl44_rssi_clip_thresh_aci_1_SHIFT)
#define LCN20PHY_agcControl44_rssi_clip_thresh_aci_2_SHIFT      7
#define LCN20PHY_agcControl44_rssi_clip_thresh_aci_2_MASK      (0x7f << LCN20PHY_agcControl44_rssi_clip_thresh_aci_2_SHIFT)

/* Bits in LCN20PHY_agcControl45 */
#define LCN20PHY_agcControl45_rssi_clip_thresh_aci_3_SHIFT      0
#define LCN20PHY_agcControl45_rssi_clip_thresh_aci_3_MASK      (0x7f << LCN20PHY_agcControl45_rssi_clip_thresh_aci_3_SHIFT)
#define LCN20PHY_agcControl45_rssi_clip_thresh_aci_4_SHIFT      7
#define LCN20PHY_agcControl45_rssi_clip_thresh_aci_4_MASK      (0x7f << LCN20PHY_agcControl45_rssi_clip_thresh_aci_4_SHIFT)

/* Bits in LCN20PHY_agcControl46 */
#define LCN20PHY_agcControl46_rssi_clip_thresh_aci_5_SHIFT      0
#define LCN20PHY_agcControl46_rssi_clip_thresh_aci_5_MASK      (0x7f << LCN20PHY_agcControl46_rssi_clip_thresh_aci_5_SHIFT)
#define LCN20PHY_agcControl46_rssi_clip_thresh_aci_6_SHIFT      7
#define LCN20PHY_agcControl46_rssi_clip_thresh_aci_6_MASK      (0x7f << LCN20PHY_agcControl46_rssi_clip_thresh_aci_6_SHIFT)

/* Bits in LCN20PHY_agcControl47 */
#define LCN20PHY_agcControl47_rssi_clip_thresh_aci_7_SHIFT      0
#define LCN20PHY_agcControl47_rssi_clip_thresh_aci_7_MASK      (0x7f << LCN20PHY_agcControl47_rssi_clip_thresh_aci_7_SHIFT)
#define LCN20PHY_agcControl47_rssi_clip_thresh_aci_8_SHIFT      7
#define LCN20PHY_agcControl47_rssi_clip_thresh_aci_8_MASK      (0x7f << LCN20PHY_agcControl47_rssi_clip_thresh_aci_8_SHIFT)

/* Bits in LCN20PHY_agcControl48 */
#define LCN20PHY_agcControl48_repeat_clip_backoff_SHIFT      0
#define LCN20PHY_agcControl48_repeat_clip_backoff_MASK      (0xff << LCN20PHY_agcControl48_repeat_clip_backoff_SHIFT)
#define LCN20PHY_agcControl48_fstr_digi_gain_mask_thresh_SHIFT      8
#define LCN20PHY_agcControl48_fstr_digi_gain_mask_thresh_MASK      (0xff << LCN20PHY_agcControl48_fstr_digi_gain_mask_thresh_SHIFT)

/* Bits in LCN20PHY_agcControl49 */
#define LCN20PHY_agcControl49_lo_pwr_en_on_clip_thresh_SHIFT      0
#define LCN20PHY_agcControl49_lo_pwr_en_on_clip_thresh_MASK      (0xff << LCN20PHY_agcControl49_lo_pwr_en_on_clip_thresh_SHIFT)
#define LCN20PHY_agcControl49_lo_pwr_en_on_pkt_rx_thresh_SHIFT      8
#define LCN20PHY_agcControl49_lo_pwr_en_on_pkt_rx_thresh_MASK      (0xff << LCN20PHY_agcControl49_lo_pwr_en_on_pkt_rx_thresh_SHIFT)

/* Bits in LCN20PHY_agcControl150 */
#define LCN20PHY_agcControl150_pktRxActiveHoldoff_ldpc_SHIFT      0
#define LCN20PHY_agcControl150_pktRxActiveHoldoff_ldpc_MASK      (0x1f << LCN20PHY_agcControl150_pktRxActiveHoldoff_ldpc_SHIFT)

/* Bits in LCN20PHY_agcControl14 */
#define LCN20PHY_agcControl14_rssi_clip_gain_norm_0_SHIFT      0
#define LCN20PHY_agcControl14_rssi_clip_gain_norm_0_MASK      (0xff << LCN20PHY_agcControl14_rssi_clip_gain_norm_0_SHIFT)
#define LCN20PHY_agcControl14_rssi_clip_gain_norm_1_SHIFT      8
#define LCN20PHY_agcControl14_rssi_clip_gain_norm_1_MASK      (0xff << LCN20PHY_agcControl14_rssi_clip_gain_norm_1_SHIFT)

/* Bits in LCN20PHY_agcControl15 */
#define LCN20PHY_agcControl15_rssi_clip_gain_norm_2_SHIFT      0
#define LCN20PHY_agcControl15_rssi_clip_gain_norm_2_MASK      (0xff << LCN20PHY_agcControl15_rssi_clip_gain_norm_2_SHIFT)
#define LCN20PHY_agcControl15_rssi_clip_gain_norm_3_SHIFT      8
#define LCN20PHY_agcControl15_rssi_clip_gain_norm_3_MASK      (0xff << LCN20PHY_agcControl15_rssi_clip_gain_norm_3_SHIFT)

/* Bits in LCN20PHY_agcControl16 */
#define LCN20PHY_agcControl16_rssi_clip_gain_norm_4_SHIFT      0
#define LCN20PHY_agcControl16_rssi_clip_gain_norm_4_MASK      (0xff << LCN20PHY_agcControl16_rssi_clip_gain_norm_4_SHIFT)
#define LCN20PHY_agcControl16_rssi_clip_gain_norm_5_SHIFT      8
#define LCN20PHY_agcControl16_rssi_clip_gain_norm_5_MASK      (0xff << LCN20PHY_agcControl16_rssi_clip_gain_norm_5_SHIFT)

/* Bits in LCN20PHY_agcControl17 */
#define LCN20PHY_agcControl17_rssi_clip_gain_norm_6_SHIFT      0
#define LCN20PHY_agcControl17_rssi_clip_gain_norm_6_MASK      (0xff << LCN20PHY_agcControl17_rssi_clip_gain_norm_6_SHIFT)
#define LCN20PHY_agcControl17_rssi_clip_gain_norm_7_SHIFT      8
#define LCN20PHY_agcControl17_rssi_clip_gain_norm_7_MASK      (0xff << LCN20PHY_agcControl17_rssi_clip_gain_norm_7_SHIFT)

/* Bits in LCN20PHY_agcControl18 */
#define LCN20PHY_agcControl18_rssi_clip_gain_norm_8_SHIFT      0
#define LCN20PHY_agcControl18_rssi_clip_gain_norm_8_MASK      (0xff << LCN20PHY_agcControl18_rssi_clip_gain_norm_8_SHIFT)
#define LCN20PHY_agcControl18_rssi_clip_start_SHIFT      8
#define LCN20PHY_agcControl18_rssi_clip_start_MASK      (0xf << LCN20PHY_agcControl18_rssi_clip_start_SHIFT)

/* Bits in LCN20PHY_agcControl19 */
#define LCN20PHY_agcControl19_rssi_clip_thresh_norm_0_SHIFT      0
#define LCN20PHY_agcControl19_rssi_clip_thresh_norm_0_MASK      (0x7f << LCN20PHY_agcControl19_rssi_clip_thresh_norm_0_SHIFT)
#define LCN20PHY_agcControl19_rssi_clip_thresh_norm_1_SHIFT      7
#define LCN20PHY_agcControl19_rssi_clip_thresh_norm_1_MASK      (0x7f << LCN20PHY_agcControl19_rssi_clip_thresh_norm_1_SHIFT)

/* Bits in LCN20PHY_agcControl20 */
#define LCN20PHY_agcControl20_rssi_clip_thresh_norm_2_SHIFT      0
#define LCN20PHY_agcControl20_rssi_clip_thresh_norm_2_MASK      (0x7f << LCN20PHY_agcControl20_rssi_clip_thresh_norm_2_SHIFT)
#define LCN20PHY_agcControl20_rssi_clip_thresh_norm_3_SHIFT      7
#define LCN20PHY_agcControl20_rssi_clip_thresh_norm_3_MASK      (0x7f << LCN20PHY_agcControl20_rssi_clip_thresh_norm_3_SHIFT)

/* Bits in LCN20PHY_agcControl21 */
#define LCN20PHY_agcControl21_rssi_clip_thresh_norm_4_SHIFT      0
#define LCN20PHY_agcControl21_rssi_clip_thresh_norm_4_MASK      (0x7f << LCN20PHY_agcControl21_rssi_clip_thresh_norm_4_SHIFT)
#define LCN20PHY_agcControl21_rssi_clip_thresh_norm_5_SHIFT      7
#define LCN20PHY_agcControl21_rssi_clip_thresh_norm_5_MASK      (0x7f << LCN20PHY_agcControl21_rssi_clip_thresh_norm_5_SHIFT)

/* Bits in LCN20PHY_agcControl22 */
#define LCN20PHY_agcControl22_rssi_clip_thres_norm_6_SHIFT      0
#define LCN20PHY_agcControl22_rssi_clip_thres_norm_6_MASK      (0x7f << LCN20PHY_agcControl22_rssi_clip_thres_norm_6_SHIFT)
#define LCN20PHY_agcControl22_rssi_clip_thresh_norm_7_SHIFT      7
#define LCN20PHY_agcControl22_rssi_clip_thresh_norm_7_MASK      (0x7f << LCN20PHY_agcControl22_rssi_clip_thresh_norm_7_SHIFT)

/* Bits in LCN20PHY_agcControl23 */
#define LCN20PHY_agcControl23_rssi_clip_thresh_norm_8_SHIFT      0
#define LCN20PHY_agcControl23_rssi_clip_thresh_norm_8_MASK      (0x7f << LCN20PHY_agcControl23_rssi_clip_thresh_norm_8_SHIFT)
#define LCN20PHY_agcControl23_rssi_clip_thresh_norm_9_SHIFT      7
#define LCN20PHY_agcControl23_rssi_clip_thresh_norm_9_MASK      (0x7f << LCN20PHY_agcControl23_rssi_clip_thresh_norm_9_SHIFT)

/* Bits in LCN20PHY_agcControl24 */
#define LCN20PHY_agcControl24_rssi_no_clip_gain_mismatch_SHIFT      0
#define LCN20PHY_agcControl24_rssi_no_clip_gain_mismatch_MASK      (0x3f << LCN20PHY_agcControl24_rssi_no_clip_gain_mismatch_SHIFT)
#define LCN20PHY_agcControl24_rssi_no_clip_gain_adj_SHIFT      8
#define LCN20PHY_agcControl24_rssi_no_clip_gain_adj_MASK      (0xff << LCN20PHY_agcControl24_rssi_no_clip_gain_adj_SHIFT)

/* Bits in LCN20PHY_agcControl25 */
#define LCN20PHY_agcControl25_div_bias_SHIFT      0
#define LCN20PHY_agcControl25_div_bias_MASK      (0xff << LCN20PHY_agcControl25_div_bias_SHIFT)

/* Bits in LCN20PHY_agcControl26 */
#define LCN20PHY_agcControl26_clip_gain_adj_lo_pwr_SHIFT      0
#define LCN20PHY_agcControl26_clip_gain_adj_lo_pwr_MASK      (0xff << LCN20PHY_agcControl26_clip_gain_adj_lo_pwr_SHIFT)
#define LCN20PHY_agcControl26_clip_gain_adj_hi_pwr_SHIFT      8
#define LCN20PHY_agcControl26_clip_gain_adj_hi_pwr_MASK      (0xff << LCN20PHY_agcControl26_clip_gain_adj_hi_pwr_SHIFT)

/* Bits in LCN20PHY_agcControl27 */
#define LCN20PHY_agcControl27_data_mode_gain_bias_db_SHIFT      0
#define LCN20PHY_agcControl27_data_mode_gain_bias_db_MASK      (0xff << LCN20PHY_agcControl27_data_mode_gain_bias_db_SHIFT)
#define LCN20PHY_agcControl27_data_mode_gain_db_adj_dsss_SHIFT      8
#define LCN20PHY_agcControl27_data_mode_gain_db_adj_dsss_MASK      (0xff << LCN20PHY_agcControl27_data_mode_gain_db_adj_dsss_SHIFT)

/* Bits in LCN20PHY_agcControl28 */
#define LCN20PHY_agcControl28_rssi_clip_gain_bt_0_SHIFT      0
#define LCN20PHY_agcControl28_rssi_clip_gain_bt_0_MASK      (0xff << LCN20PHY_agcControl28_rssi_clip_gain_bt_0_SHIFT)
#define LCN20PHY_agcControl28_rssi_clip_gain_bt_1_SHIFT      8
#define LCN20PHY_agcControl28_rssi_clip_gain_bt_1_MASK      (0xff << LCN20PHY_agcControl28_rssi_clip_gain_bt_1_SHIFT)

/* Bits in LCN20PHY_agcControl29 */
#define LCN20PHY_agcControl29_rssi_clip_gain_bt_2_SHIFT      0
#define LCN20PHY_agcControl29_rssi_clip_gain_bt_2_MASK      (0xff << LCN20PHY_agcControl29_rssi_clip_gain_bt_2_SHIFT)
#define LCN20PHY_agcControl29_rssi_clip_gain_bt_3_SHIFT      8
#define LCN20PHY_agcControl29_rssi_clip_gain_bt_3_MASK      (0xff << LCN20PHY_agcControl29_rssi_clip_gain_bt_3_SHIFT)

/* Bits in LCN20PHY_agcControl30 */
#define LCN20PHY_agcControl30_rssi_clip_gain_bt_4_SHIFT      0
#define LCN20PHY_agcControl30_rssi_clip_gain_bt_4_MASK      (0xff << LCN20PHY_agcControl30_rssi_clip_gain_bt_4_SHIFT)
#define LCN20PHY_agcControl30_rssi_clip_gain_bt_5_SHIFT      8
#define LCN20PHY_agcControl30_rssi_clip_gain_bt_5_MASK      (0xff << LCN20PHY_agcControl30_rssi_clip_gain_bt_5_SHIFT)

/* Bits in LCN20PHY_agcControl31 */
#define LCN20PHY_agcControl31_rssi_clip_gain_bt_6_SHIFT      0
#define LCN20PHY_agcControl31_rssi_clip_gain_bt_6_MASK      (0xff << LCN20PHY_agcControl31_rssi_clip_gain_bt_6_SHIFT)
#define LCN20PHY_agcControl31_rssi_clip_gain_bt_7_SHIFT      8
#define LCN20PHY_agcControl31_rssi_clip_gain_bt_7_MASK      (0xff << LCN20PHY_agcControl31_rssi_clip_gain_bt_7_SHIFT)

/* Bits in LCN20PHY_agcControl32 */
#define LCN20PHY_agcControl32_rssi_clip_gain_bt_8_SHIFT      0
#define LCN20PHY_agcControl32_rssi_clip_gain_bt_8_MASK      (0xff << LCN20PHY_agcControl32_rssi_clip_gain_bt_8_SHIFT)

/* Bits in LCN20PHY_agcControl33 */
#define LCN20PHY_agcControl33_rssi_clip_gain_aci_0_SHIFT      0
#define LCN20PHY_agcControl33_rssi_clip_gain_aci_0_MASK      (0xff << LCN20PHY_agcControl33_rssi_clip_gain_aci_0_SHIFT)
#define LCN20PHY_agcControl33_rssi_clip_gain_aci_1_SHIFT      8
#define LCN20PHY_agcControl33_rssi_clip_gain_aci_1_MASK      (0xff << LCN20PHY_agcControl33_rssi_clip_gain_aci_1_SHIFT)

/* Bits in LCN20PHY_agcControl34 */
#define LCN20PHY_agcControl34_rssi_clip_gain_aci_2_SHIFT      0
#define LCN20PHY_agcControl34_rssi_clip_gain_aci_2_MASK      (0xff << LCN20PHY_agcControl34_rssi_clip_gain_aci_2_SHIFT)
#define LCN20PHY_agcControl34_rssi_clip_gain_aci_3_SHIFT      8
#define LCN20PHY_agcControl34_rssi_clip_gain_aci_3_MASK      (0xff << LCN20PHY_agcControl34_rssi_clip_gain_aci_3_SHIFT)

/* Bits in LCN20PHY_agcControl35 */
#define LCN20PHY_agcControl35_rssi_clip_gain_aci_4_SHIFT      0
#define LCN20PHY_agcControl35_rssi_clip_gain_aci_4_MASK      (0xff << LCN20PHY_agcControl35_rssi_clip_gain_aci_4_SHIFT)
#define LCN20PHY_agcControl35_rssi_clip_gain_aci_5_SHIFT      8
#define LCN20PHY_agcControl35_rssi_clip_gain_aci_5_MASK      (0xff << LCN20PHY_agcControl35_rssi_clip_gain_aci_5_SHIFT)

/* Bits in LCN20PHY_agcControl36 */
#define LCN20PHY_agcControl36_rssi_clip_gain_aci_6_SHIFT      0
#define LCN20PHY_agcControl36_rssi_clip_gain_aci_6_MASK      (0xff << LCN20PHY_agcControl36_rssi_clip_gain_aci_6_SHIFT)
#define LCN20PHY_agcControl36_rssi_clip_gain_aci_7_SHIFT      8
#define LCN20PHY_agcControl36_rssi_clip_gain_aci_7_MASK      (0xff << LCN20PHY_agcControl36_rssi_clip_gain_aci_7_SHIFT)

/* Bits in LCN20PHY_agcControl37 */
#define LCN20PHY_agcControl37_rssi_clip_gain_aci_8_SHIFT      0
#define LCN20PHY_agcControl37_rssi_clip_gain_aci_8_MASK      (0xff << LCN20PHY_agcControl37_rssi_clip_gain_aci_8_SHIFT)
#define LCN20PHY_agcControl37_rssi_no_clip_gain_aci_SHIFT      8
#define LCN20PHY_agcControl37_rssi_no_clip_gain_aci_MASK      (0xff << LCN20PHY_agcControl37_rssi_no_clip_gain_aci_SHIFT)

/* Bits in LCN20PHY_agcControl38 */
#define LCN20PHY_agcControl38_rssi_no_clip_gain_normal_SHIFT      0
#define LCN20PHY_agcControl38_rssi_no_clip_gain_normal_MASK      (0xff << LCN20PHY_agcControl38_rssi_no_clip_gain_normal_SHIFT)
#define LCN20PHY_agcControl38_rssi_no_clip_gain_bt_SHIFT      8
#define LCN20PHY_agcControl38_rssi_no_clip_gain_bt_MASK      (0xff << LCN20PHY_agcControl38_rssi_no_clip_gain_bt_SHIFT)

/* Bits in LCN20PHY_agcControl39 */
#define LCN20PHY_agcControl39_rssi_clip_thresh_bt_0_SHIFT      0
#define LCN20PHY_agcControl39_rssi_clip_thresh_bt_0_MASK      (0x7f << LCN20PHY_agcControl39_rssi_clip_thresh_bt_0_SHIFT)
#define LCN20PHY_agcControl39_rssi_clip_thresh_bt_1_SHIFT      7
#define LCN20PHY_agcControl39_rssi_clip_thresh_bt_1_MASK      (0x7f << LCN20PHY_agcControl39_rssi_clip_thresh_bt_1_SHIFT)

/* Bits in LCN20PHY_agcControl40 */
#define LCN20PHY_agcControl40_rssi_clip_thresh_bt_2_SHIFT      0
#define LCN20PHY_agcControl40_rssi_clip_thresh_bt_2_MASK      (0x7f << LCN20PHY_agcControl40_rssi_clip_thresh_bt_2_SHIFT)
#define LCN20PHY_agcControl40_rssi_clip_thresh_bt_3_SHIFT      7
#define LCN20PHY_agcControl40_rssi_clip_thresh_bt_3_MASK      (0x7f << LCN20PHY_agcControl40_rssi_clip_thresh_bt_3_SHIFT)

/* Bits in LCN20PHY_agcControl41 */
#define LCN20PHY_agcControl41_rssi_clip_thresh_bt_4_SHIFT      0
#define LCN20PHY_agcControl41_rssi_clip_thresh_bt_4_MASK      (0x7f << LCN20PHY_agcControl41_rssi_clip_thresh_bt_4_SHIFT)
#define LCN20PHY_agcControl41_rssi_clip_thresh_bt_5_SHIFT      7
#define LCN20PHY_agcControl41_rssi_clip_thresh_bt_5_MASK      (0x7f << LCN20PHY_agcControl41_rssi_clip_thresh_bt_5_SHIFT)

/* Bits in LCN20PHY_agcControl42 */
#define LCN20PHY_agcControl42_rssi_clip_thres_bt_6_SHIFT      0
#define LCN20PHY_agcControl42_rssi_clip_thres_bt_6_MASK      (0x7f << LCN20PHY_agcControl42_rssi_clip_thres_bt_6_SHIFT)
#define LCN20PHY_agcControl42_rssi_clip_thresh_bt_7_SHIFT      7
#define LCN20PHY_agcControl42_rssi_clip_thresh_bt_7_MASK      (0x7f << LCN20PHY_agcControl42_rssi_clip_thresh_bt_7_SHIFT)

/* Bits in LCN20PHY_agcControl43 */
#define LCN20PHY_agcControl43_rssi_clip_thresh_bt_8_SHIFT      0
#define LCN20PHY_agcControl43_rssi_clip_thresh_bt_8_MASK      (0x7f << LCN20PHY_agcControl43_rssi_clip_thresh_bt_8_SHIFT)
#define LCN20PHY_agcControl43_rssi_clip_thresh_aci_0_SHIFT      7
#define LCN20PHY_agcControl43_rssi_clip_thresh_aci_0_MASK      (0x7f << LCN20PHY_agcControl43_rssi_clip_thresh_aci_0_SHIFT)

/* Bits in LCN20PHY_NsyncscramInit0 */
#define LCN20PHY_NsyncscramInit0_Nsyncscram0Init_SHIFT      0
#define LCN20PHY_NsyncscramInit0_Nsyncscram0Init_MASK      (0x7f << LCN20PHY_NsyncscramInit0_Nsyncscram0Init_SHIFT)
#define LCN20PHY_NsyncscramInit0_Nsyncscram1Init_SHIFT      7
#define LCN20PHY_NsyncscramInit0_Nsyncscram1Init_MASK      (0x7f << LCN20PHY_NsyncscramInit0_Nsyncscram1Init_SHIFT)

/* Bits in LCN20PHY_NsyncscramInit1 */
#define LCN20PHY_NsyncscramInit1_Nsyncscram2Init_SHIFT      0
#define LCN20PHY_NsyncscramInit1_Nsyncscram2Init_MASK      (0x7f << LCN20PHY_NsyncscramInit1_Nsyncscram2Init_SHIFT)
#define LCN20PHY_NsyncscramInit1_Nsyncscram3Init_SHIFT      7
#define LCN20PHY_NsyncscramInit1_Nsyncscram3Init_MASK      (0x7f << LCN20PHY_NsyncscramInit1_Nsyncscram3Init_SHIFT)
#define LCN20PHY_NsyncscramInit1_autoScramEn_SHIFT      14
#define LCN20PHY_NsyncscramInit1_autoScramEn_MASK      (0x1 << LCN20PHY_NsyncscramInit1_autoScramEn_SHIFT)

/* Bits in LCN20PHY_initswizzlepattern */
#define LCN20PHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT      0
#define LCN20PHY_initswizzlepattern_QAM64swizpatternwise20_MASK      (0x3 << LCN20PHY_initswizzlepattern_QAM64swizpatternwise20_SHIFT)
#define LCN20PHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT      2
#define LCN20PHY_initswizzlepattern_QAM64swizpatternwise40_MASK      (0x3 << LCN20PHY_initswizzlepattern_QAM64swizpatternwise40_SHIFT)
#define LCN20PHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT      4
#define LCN20PHY_initswizzlepattern_QAM64swizpattern11ndup_MASK      (0x3 << LCN20PHY_initswizzlepattern_QAM64swizpattern11ndup_SHIFT)
#define LCN20PHY_initswizzlepattern_swizpatternenable_SHIFT      8
#define LCN20PHY_initswizzlepattern_swizpatternenable_MASK      (0x1 << LCN20PHY_initswizzlepattern_swizpatternenable_SHIFT)

/* Bits in LCN20PHY_SubCarrierSpacing */
#define LCN20PHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT      0
#define LCN20PHY_SubCarrierSpacing_nSubCrSpacingHt40_MASK      (0xf << LCN20PHY_SubCarrierSpacing_nSubCrSpacingHt40_SHIFT)

/* Bits in LCN20PHY_TxMacDelay */
#define LCN20PHY_TxMacDelay_macdelay_SHIFT      0
#define LCN20PHY_TxMacDelay_macdelay_MASK      (0x7ff << LCN20PHY_TxMacDelay_macdelay_SHIFT)

/* Bits in LCN20PHY_TxFrameDelay */
#define LCN20PHY_TxFrameDelay_framedelay_SHIFT      0
#define LCN20PHY_TxFrameDelay_framedelay_MASK      (0x7ff << LCN20PHY_TxFrameDelay_framedelay_SHIFT)

/* Bits in LCN20PHY_WwiseLengthIndex */
#define LCN20PHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT      8
#define LCN20PHY_WwiseLengthIndex_WwiseLengthIndexHi_MASK      (0x3f << LCN20PHY_WwiseLengthIndex_WwiseLengthIndexHi_SHIFT)
#define LCN20PHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT      0
#define LCN20PHY_WwiseLengthIndex_WwiseLengthIndexLo_MASK      (0x3f << LCN20PHY_WwiseLengthIndex_WwiseLengthIndexLo_SHIFT)

/* Bits in LCN20PHY_NsyncLengthIndex */
#define LCN20PHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT      8
#define LCN20PHY_NsyncLengthIndex_NsyncLengthIndexHi_MASK      (0x3f << LCN20PHY_NsyncLengthIndex_NsyncLengthIndexHi_SHIFT)
#define LCN20PHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT      0
#define LCN20PHY_NsyncLengthIndex_NsyncLengthIndexLo_MASK      (0x3f << LCN20PHY_NsyncLengthIndex_NsyncLengthIndexLo_SHIFT)

/* Bits in LCN20PHY_TxMacIfHoldOff */
#define LCN20PHY_TxMacIfHoldOff_holdoffval_SHIFT      0
#define LCN20PHY_TxMacIfHoldOff_holdoffval_MASK      (0xff << LCN20PHY_TxMacIfHoldOff_holdoffval_SHIFT)

/* Bits in LCN20PHY_TxServiceField */
#define LCN20PHY_TxServiceField_TxServiceField_SHIFT      0
#define LCN20PHY_TxServiceField_TxServiceField_MASK      (0xffff << LCN20PHY_TxServiceField_TxServiceField_SHIFT)

/* Bits in LCN20PHY_TxRealFrameDelay */
#define LCN20PHY_TxRealFrameDelay_realframedelay_SHIFT      0
#define LCN20PHY_TxRealFrameDelay_realframedelay_MASK      (0x3ff << LCN20PHY_TxRealFrameDelay_realframedelay_SHIFT)

/* Bits in LCN20PHY_TxRifsFrameDelay */
#define LCN20PHY_TxRifsFrameDelay_rifsframedelay_SHIFT      0
#define LCN20PHY_TxRifsFrameDelay_rifsframedelay_MASK      (0x3ff << LCN20PHY_TxRifsFrameDelay_rifsframedelay_SHIFT)

/* Bits in LCN20PHY_TxLongLengthErrTimeOut */
#define LCN20PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT      0
#define LCN20PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_MASK      (0x7 << LCN20PHY_TxLongLengthErrTimeOut_longLengthErrTimeOut_SHIFT)

/* Bits in LCN20PHY_txTailCountValue */
#define LCN20PHY_txTailCountValue_retainOldStf_SHIFT      8
#define LCN20PHY_txTailCountValue_retainOldStf_MASK      (0x1 << LCN20PHY_txTailCountValue_retainOldStf_SHIFT)
#define LCN20PHY_txTailCountValue_TailCountValue_SHIFT      0
#define LCN20PHY_txTailCountValue_TailCountValue_MASK      (0xff << LCN20PHY_txTailCountValue_TailCountValue_SHIFT)

/* Bits in LCN20PHY_SmpCntValFftLastPassStart */
#define LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT      0
#define LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_MASK      (0xff << LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart64_SHIFT)
#define LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT      8
#define LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_MASK      (0xff << LCN20PHY_SmpCntValFftLastPassStart_smpcntval_fftLastPassStart128_SHIFT)

/* Bits in LCN20PHY_txClipBpsk */
#define LCN20PHY_txClipBpsk_txClipBpskVal_SHIFT      0
#define LCN20PHY_txClipBpsk_txClipBpskVal_MASK      (0x7fff << LCN20PHY_txClipBpsk_txClipBpskVal_SHIFT)

/* Bits in LCN20PHY_txClipQpsk */
#define LCN20PHY_txClipQpsk_txClipQpskval_SHIFT      0
#define LCN20PHY_txClipQpsk_txClipQpskval_MASK      (0x7fff << LCN20PHY_txClipQpsk_txClipQpskval_SHIFT)

/* Bits in LCN20PHY_txClip16Qam */
#define LCN20PHY_txClip16Qam_txClip16QamVal_SHIFT      0
#define LCN20PHY_txClip16Qam_txClip16QamVal_MASK      (0x7fff << LCN20PHY_txClip16Qam_txClip16QamVal_SHIFT)

/* Bits in LCN20PHY_txClip64Qam */
#define LCN20PHY_txClip64Qam_txClip64QamVal_SHIFT      0
#define LCN20PHY_txClip64Qam_txClip64QamVal_MASK      (0x7fff << LCN20PHY_txClip64Qam_txClip64QamVal_SHIFT)

/* Bits in LCN20PHY_Core1TxControl */
#define LCN20PHY_Core1TxControl_bypassPredacRnd_SHIFT      13
#define LCN20PHY_Core1TxControl_bypassPredacRnd_MASK      (0x1 << LCN20PHY_Core1TxControl_bypassPredacRnd_SHIFT)
#define LCN20PHY_Core1TxControl_bphycckRxclk_div2_SHIFT      12
#define LCN20PHY_Core1TxControl_bphycckRxclk_div2_MASK      (0x1 << LCN20PHY_Core1TxControl_bphycckRxclk_div2_SHIFT)
#define LCN20PHY_Core1TxControl_DAC160ModeEn_SHIFT      11
#define LCN20PHY_Core1TxControl_DAC160ModeEn_MASK      (0x1 << LCN20PHY_Core1TxControl_DAC160ModeEn_SHIFT)
#define LCN20PHY_Core1TxControl_loft_comp_shift_SHIFT      10
#define LCN20PHY_Core1TxControl_loft_comp_shift_MASK      (0x1 << LCN20PHY_Core1TxControl_loft_comp_shift_SHIFT)
#define LCN20PHY_Core1TxControl_copyinsert_ofdm_en_SHIFT      9
#define LCN20PHY_Core1TxControl_copyinsert_ofdm_en_MASK      (0x1 << LCN20PHY_Core1TxControl_copyinsert_ofdm_en_SHIFT)
#define LCN20PHY_Core1TxControl_copyinsert_cck_en_SHIFT      8
#define LCN20PHY_Core1TxControl_copyinsert_cck_en_MASK      (0x1 << LCN20PHY_Core1TxControl_copyinsert_cck_en_SHIFT)
#define LCN20PHY_Core1TxControl_txcomplexfilten_SHIFT      7
#define LCN20PHY_Core1TxControl_txcomplexfilten_MASK      (0x1 << LCN20PHY_Core1TxControl_txcomplexfilten_SHIFT)
#define LCN20PHY_Core1TxControl_txClipEnable_ofdm_SHIFT      6
#define LCN20PHY_Core1TxControl_txClipEnable_ofdm_MASK      (0x1 << LCN20PHY_Core1TxControl_txClipEnable_ofdm_SHIFT)
#define LCN20PHY_Core1TxControl_phaseRotate_SHIFT      5
#define LCN20PHY_Core1TxControl_phaseRotate_MASK      (0x1 << LCN20PHY_Core1TxControl_phaseRotate_SHIFT)
#define LCN20PHY_Core1TxControl_loft_comp_en_SHIFT      4
#define LCN20PHY_Core1TxControl_loft_comp_en_MASK      (0x1 << LCN20PHY_Core1TxControl_loft_comp_en_SHIFT)
#define LCN20PHY_Core1TxControl_iqSwapEnable_SHIFT      3
#define LCN20PHY_Core1TxControl_iqSwapEnable_MASK      (0x1 << LCN20PHY_Core1TxControl_iqSwapEnable_SHIFT)
#define LCN20PHY_Core1TxControl_iqImbCompEnable_SHIFT      2
#define LCN20PHY_Core1TxControl_iqImbCompEnable_MASK      (0x1 << LCN20PHY_Core1TxControl_iqImbCompEnable_SHIFT)
#define LCN20PHY_Core1TxControl_BphyFrqBndSelect_SHIFT      0
#define LCN20PHY_Core1TxControl_BphyFrqBndSelect_MASK      (0x1 << LCN20PHY_Core1TxControl_BphyFrqBndSelect_SHIFT)

/* Bits in LCN20PHY_UlbCtrl */
#define LCN20PHY_UlbCtrl_ulb_mode_SHIFT      0
#define LCN20PHY_UlbCtrl_ulb_mode_MASK      (0x3 << LCN20PHY_UlbCtrl_ulb_mode_SHIFT)

/* Bits in LCN20PHY_BphyControl3 */
#define LCN20PHY_BphyControl3_bphyScale_SHIFT      0
#define LCN20PHY_BphyControl3_bphyScale_MASK      (0xff << LCN20PHY_BphyControl3_bphyScale_SHIFT)
#define LCN20PHY_BphyControl3_bphyFrmStartCntValue_SHIFT      8
#define LCN20PHY_BphyControl3_bphyFrmStartCntValue_MASK      (0xff << LCN20PHY_BphyControl3_bphyFrmStartCntValue_SHIFT)

/* Bits in LCN20PHY_BphyControl4 */
#define LCN20PHY_BphyControl4_bphyFrmTailCntValue_SHIFT      0
#define LCN20PHY_BphyControl4_bphyFrmTailCntValue_MASK      (0x3ff << LCN20PHY_BphyControl4_bphyFrmTailCntValue_SHIFT)

/* Bits in LCN20PHY_BphyControl5 */
#define LCN20PHY_BphyControl5_bphyCrsCntLngValue_SHIFT      0
#define LCN20PHY_BphyControl5_bphyCrsCntLngValue_MASK      (0xff << LCN20PHY_BphyControl5_bphyCrsCntLngValue_SHIFT)
#define LCN20PHY_BphyControl5_bphyCrsCntShtValue_SHIFT      8
#define LCN20PHY_BphyControl5_bphyCrsCntShtValue_MASK      (0xff << LCN20PHY_BphyControl5_bphyCrsCntShtValue_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlCmdNew */
#define LCN20PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT      14
#define LCN20PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_MASK      (0x3 << LCN20PHY_TxPwrCtrlCmdNew_txPwrCtrlScheme_SHIFT)
#define LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsIQ_SHIFT      13
#define LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsIQ_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsIQ_SHIFT)
#define LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsLO_SHIFT      12
#define LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsLO_MASK      (0x1 << LCN20PHY_TxPwrCtrlCmdNew_use_txPwrCtrlCoefsLO_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlNnum1 */
#define LCN20PHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT      0
#define LCN20PHY_TxPwrCtrlNnum1_Ntssi_delay1_MASK      (0x3ff << LCN20PHY_TxPwrCtrlNnum1_Ntssi_delay1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew1Ext */
#define LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwr1_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew1Ext_avgestPwrValid1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew1 */
#define LCN20PHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew1_avgestPwr_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew1_avgestPwr_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew1_avgestPwrValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew1_avgestPwrValid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew2 */
#define LCN20PHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew2_estPwrValid1_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew2_estPwrValid1_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew2_estPwr1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew2_estPwr1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew3 */
#define LCN20PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_MASK      (0x3ff << LCN20PHY_TxPwrCtrlStatusNew3_estPwrTempSense1_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew4 */
#define LCN20PHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew4_avgTssi_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew4_avgTssi_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew4_avgTssiValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew4_avgTssiValid_SHIFT)

/* Bits in LCN20PHY_sampleCmd */
#define LCN20PHY_sampleCmd_start_SHIFT      0
#define LCN20PHY_sampleCmd_start_MASK      (0x1 << LCN20PHY_sampleCmd_start_SHIFT)
#define LCN20PHY_sampleCmd_stop_SHIFT      1
#define LCN20PHY_sampleCmd_stop_MASK      (0x1 << LCN20PHY_sampleCmd_stop_SHIFT)
#define LCN20PHY_sampleCmd_DacTestMode_SHIFT      2
#define LCN20PHY_sampleCmd_DacTestMode_MASK      (0x1 << LCN20PHY_sampleCmd_DacTestMode_SHIFT)
#define LCN20PHY_sampleCmd_DisTxFrameInSampleplay_SHIFT      3
#define LCN20PHY_sampleCmd_DisTxFrameInSampleplay_MASK      (0x1 << LCN20PHY_sampleCmd_DisTxFrameInSampleplay_SHIFT)
#define LCN20PHY_sampleCmd_DisTxFrameInIqlocal_SHIFT      4
#define LCN20PHY_sampleCmd_DisTxFrameInIqlocal_MASK      (0x1 << LCN20PHY_sampleCmd_DisTxFrameInIqlocal_SHIFT)
#define LCN20PHY_sampleCmd_buf2foriqlocal_SHIFT      5
#define LCN20PHY_sampleCmd_buf2foriqlocal_MASK      (0x1 << LCN20PHY_sampleCmd_buf2foriqlocal_SHIFT)
#define LCN20PHY_sampleCmd_buf2appended_SHIFT      6
#define LCN20PHY_sampleCmd_buf2appended_MASK      (0x1 << LCN20PHY_sampleCmd_buf2appended_SHIFT)

/* Bits in LCN20PHY_sampleLoopCount */
#define LCN20PHY_sampleLoopCount_LoopCount_SHIFT      0
#define LCN20PHY_sampleLoopCount_LoopCount_MASK      (0xffff << LCN20PHY_sampleLoopCount_LoopCount_SHIFT)

/* Bits in LCN20PHY_sampleInitWaitCount */
#define LCN20PHY_sampleInitWaitCount_InitWaitCount_SHIFT      0
#define LCN20PHY_sampleInitWaitCount_InitWaitCount_MASK      (0xffff << LCN20PHY_sampleInitWaitCount_InitWaitCount_SHIFT)

/* Bits in LCN20PHY_sampleDepthCount */
#define LCN20PHY_sampleDepthCount_DepthCount_SHIFT      0
#define LCN20PHY_sampleDepthCount_DepthCount_MASK      (0xff << LCN20PHY_sampleDepthCount_DepthCount_SHIFT)
#define LCN20PHY_sampleDepthCount_DepthCount1_SHIFT      8
#define LCN20PHY_sampleDepthCount_DepthCount1_MASK      (0xff << LCN20PHY_sampleDepthCount_DepthCount1_SHIFT)

/* Bits in LCN20PHY_sampleTailWaitCount */
#define LCN20PHY_sampleTailWaitCount_TailWaitCount_SHIFT      0
#define LCN20PHY_sampleTailWaitCount_TailWaitCount_MASK      (0xffff << LCN20PHY_sampleTailWaitCount_TailWaitCount_SHIFT)

/* Bits in LCN20PHY_sampleStatus */
#define LCN20PHY_sampleStatus_NormalPlay_SHIFT      0
#define LCN20PHY_sampleStatus_NormalPlay_MASK      (0x1 << LCN20PHY_sampleStatus_NormalPlay_SHIFT)
#define LCN20PHY_sampleStatus_iqlocalPlay_SHIFT      1
#define LCN20PHY_sampleStatus_iqlocalPlay_MASK      (0x1 << LCN20PHY_sampleStatus_iqlocalPlay_SHIFT)
#define LCN20PHY_sampleStatus_err2bufTest_SHIFT      2
#define LCN20PHY_sampleStatus_err2bufTest_MASK      (0x1 << LCN20PHY_sampleStatus_err2bufTest_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffa0 */
#define LCN20PHY_RxCompcoeffa0_a0_SHIFT      0
#define LCN20PHY_RxCompcoeffa0_a0_MASK      (0x3ff << LCN20PHY_RxCompcoeffa0_a0_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffb0 */
#define LCN20PHY_RxCompcoeffb0_b0_SHIFT      0
#define LCN20PHY_RxCompcoeffb0_b0_MASK      (0x3ff << LCN20PHY_RxCompcoeffb0_b0_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffa1 */
#define LCN20PHY_RxCompcoeffa1_a1_SHIFT      0
#define LCN20PHY_RxCompcoeffa1_a1_MASK      (0x3ff << LCN20PHY_RxCompcoeffa1_a1_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffb1 */
#define LCN20PHY_RxCompcoeffb1_b1_SHIFT      0
#define LCN20PHY_RxCompcoeffb1_b1_MASK      (0x3ff << LCN20PHY_RxCompcoeffb1_b1_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffa2 */
#define LCN20PHY_RxCompcoeffa2_a2_SHIFT      0
#define LCN20PHY_RxCompcoeffa2_a2_MASK      (0x3ff << LCN20PHY_RxCompcoeffa2_a2_SHIFT)

/* Bits in LCN20PHY_RxCompcoeffb2 */
#define LCN20PHY_RxCompcoeffb2_b2_SHIFT      0
#define LCN20PHY_RxCompcoeffb2_b2_MASK      (0x3ff << LCN20PHY_RxCompcoeffb2_b2_SHIFT)

/* Bits in LCN20PHY_RxIqCoeffCtrl */
#define LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT      0
#define LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_MASK      (0x1 << LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide_SHIFT)
#define LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT      1
#define LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel_MASK      (0x3 << LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel_SHIFT)
#define LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT      3
#define LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_MASK      (0x1 << LCN20PHY_RxIqCoeffCtrl_RxIqCrsCoeffOverRide11b_SHIFT)
#define LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT      4
#define LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_MASK      (0x3 << LCN20PHY_RxIqCoeffCtrl_RxIqCoeffSel11b_SHIFT)
#define LCN20PHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT      6
#define LCN20PHY_RxIqCoeffCtrl_RxIqComp11bEn_MASK      (0x1 << LCN20PHY_RxIqCoeffCtrl_RxIqComp11bEn_SHIFT)

/* Bits in LCN20PHY_aphyDmd */
#define LCN20PHY_aphyDmd_preamWinval_SHIFT      0
#define LCN20PHY_aphyDmd_preamWinval_MASK      (0xf << LCN20PHY_aphyDmd_preamWinval_SHIFT)
#define LCN20PHY_aphyDmd_allLms_SHIFT      4
#define LCN20PHY_aphyDmd_allLms_MASK      (0x1 << LCN20PHY_aphyDmd_allLms_SHIFT)
#define LCN20PHY_aphyDmd_en_20_to_40_switch_SHIFT      5
#define LCN20PHY_aphyDmd_en_20_to_40_switch_MASK      (0x1 << LCN20PHY_aphyDmd_en_20_to_40_switch_SHIFT)
#define LCN20PHY_aphyDmd_enable_zl_legacy_SHIFT      6
#define LCN20PHY_aphyDmd_enable_zl_legacy_MASK      (0x1 << LCN20PHY_aphyDmd_enable_zl_legacy_SHIFT)
#define LCN20PHY_aphyDmd_bphysharingoverride_en_SHIFT      7
#define LCN20PHY_aphyDmd_bphysharingoverride_en_MASK      (0x1 << LCN20PHY_aphyDmd_bphysharingoverride_en_SHIFT)
#define LCN20PHY_aphyDmd_check_stbc_ness_SHIFT      8
#define LCN20PHY_aphyDmd_check_stbc_ness_MASK      (0x1 << LCN20PHY_aphyDmd_check_stbc_ness_SHIFT)
#define LCN20PHY_aphyDmd_txbf_support_SHIFT      9
#define LCN20PHY_aphyDmd_txbf_support_MASK      (0x1 << LCN20PHY_aphyDmd_txbf_support_SHIFT)
#define LCN20PHY_aphyDmd_txbf_support_override_SHIFT      10
#define LCN20PHY_aphyDmd_txbf_support_override_MASK      (0x1 << LCN20PHY_aphyDmd_txbf_support_override_SHIFT)
#define LCN20PHY_aphyDmd_txbf_over_mcs32_SHIFT      11
#define LCN20PHY_aphyDmd_txbf_over_mcs32_MASK      (0x1 << LCN20PHY_aphyDmd_txbf_over_mcs32_SHIFT)

/* Bits in LCN20PHY_phaseCorralpha0 */
#define LCN20PHY_phaseCorralpha0_alpha0_SHIFT      0
#define LCN20PHY_phaseCorralpha0_alpha0_MASK      (0x3ff << LCN20PHY_phaseCorralpha0_alpha0_SHIFT)
#define LCN20PHY_phaseCorralpha0_switchsym0_SHIFT      10
#define LCN20PHY_phaseCorralpha0_switchsym0_MASK      (0x3f << LCN20PHY_phaseCorralpha0_switchsym0_SHIFT)

/* Bits in LCN20PHY_phaseCorralpha1 */
#define LCN20PHY_phaseCorralpha1_alpha1_SHIFT      0
#define LCN20PHY_phaseCorralpha1_alpha1_MASK      (0x3ff << LCN20PHY_phaseCorralpha1_alpha1_SHIFT)
#define LCN20PHY_phaseCorralpha1_switchsym1_SHIFT      10
#define LCN20PHY_phaseCorralpha1_switchsym1_MASK      (0x3f << LCN20PHY_phaseCorralpha1_switchsym1_SHIFT)

/* Bits in LCN20PHY_phaseCorralpha2 */
#define LCN20PHY_phaseCorralpha2_alpha2_SHIFT      0
#define LCN20PHY_phaseCorralpha2_alpha2_MASK      (0x3ff << LCN20PHY_phaseCorralpha2_alpha2_SHIFT)

/* Bits in LCN20PHY_phaseCorrbeta0 */
#define LCN20PHY_phaseCorrbeta0_beta0_SHIFT      0
#define LCN20PHY_phaseCorrbeta0_beta0_MASK      (0x3ff << LCN20PHY_phaseCorrbeta0_beta0_SHIFT)

/* Bits in LCN20PHY_phaseCorrbeta1 */
#define LCN20PHY_phaseCorrbeta1_beta1_SHIFT      0
#define LCN20PHY_phaseCorrbeta1_beta1_MASK      (0x3ff << LCN20PHY_phaseCorrbeta1_beta1_SHIFT)

/* Bits in LCN20PHY_phaseCorrbeta2 */
#define LCN20PHY_phaseCorrbeta2_beta2_SHIFT      0
#define LCN20PHY_phaseCorrbeta2_beta2_MASK      (0x3ff << LCN20PHY_phaseCorrbeta2_beta2_SHIFT)

/* Bits in LCN20PHY_allCarrierBaseCpeParams */
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight0_SHIFT      0
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight0_MASK      (0xf << LCN20PHY_allCarrierBaseCpeParams_dataWeight0_SHIFT)
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight1_SHIFT      4
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight1_MASK      (0xf << LCN20PHY_allCarrierBaseCpeParams_dataWeight1_SHIFT)
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight2_SHIFT      8
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight2_MASK      (0xf << LCN20PHY_allCarrierBaseCpeParams_dataWeight2_SHIFT)
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight3_SHIFT      12
#define LCN20PHY_allCarrierBaseCpeParams_dataWeight3_MASK      (0xf << LCN20PHY_allCarrierBaseCpeParams_dataWeight3_SHIFT)

/* Bits in LCN20PHY_CpeDisableReg */
#define LCN20PHY_CpeDisableReg_cpe2_enable_SHIFT      0
#define LCN20PHY_CpeDisableReg_cpe2_enable_MASK      (0x1 << LCN20PHY_CpeDisableReg_cpe2_enable_SHIFT)

/* Bits in LCN20PHY_channelUpdateReg */
#define LCN20PHY_channelUpdateReg_vitbBasedalpha_SHIFT      0
#define LCN20PHY_channelUpdateReg_vitbBasedalpha_MASK      (0xfff << LCN20PHY_channelUpdateReg_vitbBasedalpha_SHIFT)
#define LCN20PHY_channelUpdateReg_HardDeciBasedalpha_SHIFT      12
#define LCN20PHY_channelUpdateReg_HardDeciBasedalpha_MASK      (0xf << LCN20PHY_channelUpdateReg_HardDeciBasedalpha_SHIFT)

/* Bits in LCN20PHY_SgiprgReg */
#define LCN20PHY_SgiprgReg_sgiPrg_SHIFT      0
#define LCN20PHY_SgiprgReg_sgiPrg_MASK      (0xf << LCN20PHY_SgiprgReg_sgiPrg_SHIFT)

/* Bits in LCN20PHY_ptcentreTs20 */
#define LCN20PHY_ptcentreTs20_centreTs20_SHIFT      0
#define LCN20PHY_ptcentreTs20_centreTs20_MASK      (0xfff << LCN20PHY_ptcentreTs20_centreTs20_SHIFT)

/* Bits in LCN20PHY_ptcentreFactor */
#define LCN20PHY_ptcentreFactor_centreFactor_SHIFT      0
#define LCN20PHY_ptcentreFactor_centreFactor_MASK      (0xfff << LCN20PHY_ptcentreFactor_centreFactor_SHIFT)

/* Bits in LCN20PHY_viterbiprg1 */
#define LCN20PHY_viterbiprg1_viterbiInitVal0_SHIFT      0
#define LCN20PHY_viterbiprg1_viterbiInitVal0_MASK      (0x7ff << LCN20PHY_viterbiprg1_viterbiInitVal0_SHIFT)
#define LCN20PHY_viterbiprg1_vitCacheEnable_SHIFT      11
#define LCN20PHY_viterbiprg1_vitCacheEnable_MASK      (0x1 << LCN20PHY_viterbiprg1_vitCacheEnable_SHIFT)

/* Bits in LCN20PHY_viterbiprg2 */
#define LCN20PHY_viterbiprg2_viterbiInitValRest_SHIFT      0
#define LCN20PHY_viterbiprg2_viterbiInitValRest_MASK      (0x7ff << LCN20PHY_viterbiprg2_viterbiInitValRest_SHIFT)
#define LCN20PHY_viterbiprg2_statusByteprgm4_SHIFT      11
#define LCN20PHY_viterbiprg2_statusByteprgm4_MASK      (0xf << LCN20PHY_viterbiprg2_statusByteprgm4_SHIFT)

/* Bits in LCN20PHY_PassthroCtrl */
#define LCN20PHY_PassthroCtrl_sample_coresel_SHIFT      0
#define LCN20PHY_PassthroCtrl_sample_coresel_MASK      (0x3 << LCN20PHY_PassthroCtrl_sample_coresel_SHIFT)
#define LCN20PHY_PassthroCtrl_passthrough_SHIFT      2
#define LCN20PHY_PassthroCtrl_passthrough_MASK      (0x3 << LCN20PHY_PassthroCtrl_passthrough_SHIFT)
#define LCN20PHY_PassthroCtrl_sendLegHdr_SHIFT      4
#define LCN20PHY_PassthroCtrl_sendLegHdr_MASK      (0x1 << LCN20PHY_PassthroCtrl_sendLegHdr_SHIFT)

/* Bits in LCN20PHY_PassthroDoneCtrl */
#define LCN20PHY_PassthroDoneCtrl_passthroughDone_SHIFT      0
#define LCN20PHY_PassthroDoneCtrl_passthroughDone_MASK      (0x1 << LCN20PHY_PassthroDoneCtrl_passthroughDone_SHIFT)

/* Bits in LCN20PHY_RxStatusWord0 */
#define LCN20PHY_RxStatusWord0_DbgRxStatus_SHIFT      0
#define LCN20PHY_RxStatusWord0_DbgRxStatus_MASK      (0xffff << LCN20PHY_RxStatusWord0_DbgRxStatus_SHIFT)

/* Bits in LCN20PHY_RxStatusWord1 */
#define LCN20PHY_RxStatusWord1_DbgRxStatus_SHIFT      0
#define LCN20PHY_RxStatusWord1_DbgRxStatus_MASK      (0xffff << LCN20PHY_RxStatusWord1_DbgRxStatus_SHIFT)

/* Bits in LCN20PHY_RxStatusWord2 */
#define LCN20PHY_RxStatusWord2_DbgRxStatus_SHIFT      0
#define LCN20PHY_RxStatusWord2_DbgRxStatus_MASK      (0xffff << LCN20PHY_RxStatusWord2_DbgRxStatus_SHIFT)

/* Bits in LCN20PHY_RxStatusWord3 */
#define LCN20PHY_RxStatusWord3_DbgRxStatus_SHIFT      0
#define LCN20PHY_RxStatusWord3_DbgRxStatus_MASK      (0xffff << LCN20PHY_RxStatusWord3_DbgRxStatus_SHIFT)

/* Bits in LCN20PHY_RxStatusLatchCtrl */
#define LCN20PHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT      0
#define LCN20PHY_RxStatusLatchCtrl_LatchCtrl0_MASK      (0x1 << LCN20PHY_RxStatusLatchCtrl_LatchCtrl0_SHIFT)
#define LCN20PHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT      1
#define LCN20PHY_RxStatusLatchCtrl_LatchCtrl1_MASK      (0x1 << LCN20PHY_RxStatusLatchCtrl_LatchCtrl1_SHIFT)

/* Bits in LCN20PHY_unsup_rate_en */
#define LCN20PHY_unsup_rate_en_unsup_rate_en_SHIFT      0
#define LCN20PHY_unsup_rate_en_unsup_rate_en_MASK      (0x1 << LCN20PHY_unsup_rate_en_unsup_rate_en_SHIFT)
#define LCN20PHY_unsup_rate_en_legHdrDwnCntEn_SHIFT      1
#define LCN20PHY_unsup_rate_en_legHdrDwnCntEn_MASK      (0x1 << LCN20PHY_unsup_rate_en_legHdrDwnCntEn_SHIFT)

/* Bits in LCN20PHY_rifsSttimeout */
#define LCN20PHY_rifsSttimeout_rifsStTimeout_SHIFT      0
#define LCN20PHY_rifsSttimeout_rifsStTimeout_MASK      (0xff << LCN20PHY_rifsSttimeout_rifsStTimeout_SHIFT)
#define LCN20PHY_rifsSttimeout_rifsGlitchCntVal_SHIFT      8
#define LCN20PHY_rifsSttimeout_rifsGlitchCntVal_MASK      (0x3f << LCN20PHY_rifsSttimeout_rifsGlitchCntVal_SHIFT)
#define LCN20PHY_rifsSttimeout_rifsGlitchWidth_SHIFT      14
#define LCN20PHY_rifsSttimeout_rifsGlitchWidth_MASK      (0x3 << LCN20PHY_rifsSttimeout_rifsGlitchWidth_SHIFT)

/* Bits in LCN20PHY_startRxFrameWait */
#define LCN20PHY_startRxFrameWait_startRxFrameWaitVal_SHIFT      0
#define LCN20PHY_startRxFrameWait_startRxFrameWaitVal_MASK      (0xff << LCN20PHY_startRxFrameWait_startRxFrameWaitVal_SHIFT)

/* Bits in LCN20PHY_headerLegacy0 */
#define LCN20PHY_headerLegacy0_headerLegacylast2bytes_SHIFT      0
#define LCN20PHY_headerLegacy0_headerLegacylast2bytes_MASK      (0xffff << LCN20PHY_headerLegacy0_headerLegacylast2bytes_SHIFT)

/* Bits in LCN20PHY_headerLegacy1 */
#define LCN20PHY_headerLegacy1_headerLegacyfirstByte_SHIFT      0
#define LCN20PHY_headerLegacy1_headerLegacyfirstByte_MASK      (0xff << LCN20PHY_headerLegacy1_headerLegacyfirstByte_SHIFT)
#define LCN20PHY_headerLegacy1_mm_ht_SHIFT      8
#define LCN20PHY_headerLegacy1_mm_ht_MASK      (0x3 << LCN20PHY_headerLegacy1_mm_ht_SHIFT)
#define LCN20PHY_headerLegacy1_sq_SHIFT      10
#define LCN20PHY_headerLegacy1_sq_MASK      (0xf << LCN20PHY_headerLegacy1_sq_SHIFT)

/* Bits in LCN20PHY_headerHT0 */
#define LCN20PHY_headerHT0_headerHt0_SHIFT      0
#define LCN20PHY_headerHT0_headerHt0_MASK      (0xffff << LCN20PHY_headerHT0_headerHt0_SHIFT)

/* Bits in LCN20PHY_headerHT1 */
#define LCN20PHY_headerHT1_headerHt1_SHIFT      0
#define LCN20PHY_headerHT1_headerHt1_MASK      (0xffff << LCN20PHY_headerHT1_headerHt1_SHIFT)

/* Bits in LCN20PHY_headerHT2 */
#define LCN20PHY_headerHT2_headerHt2_SHIFT      0
#define LCN20PHY_headerHT2_headerHt2_MASK      (0xffff << LCN20PHY_headerHT2_headerHt2_SHIFT)

/* Bits in LCN20PHY_crs2demod1 */
#define LCN20PHY_crs2demod1_lpSkip_SHIFT      0
#define LCN20PHY_crs2demod1_lpSkip_MASK      (0x7f << LCN20PHY_crs2demod1_lpSkip_SHIFT)
#define LCN20PHY_crs2demod1_topBitsAngle_SHIFT      7
#define LCN20PHY_crs2demod1_topBitsAngle_MASK      (0x7 << LCN20PHY_crs2demod1_topBitsAngle_SHIFT)

/* Bits in LCN20PHY_crs2demod2 */
#define LCN20PHY_crs2demod2_remainingBitsAngle_SHIFT      0
#define LCN20PHY_crs2demod2_remainingBitsAngle_MASK      (0xffff << LCN20PHY_crs2demod2_remainingBitsAngle_SHIFT)

/* Bits in LCN20PHY_state_count */
#define LCN20PHY_state_count_state_count_SHIFT      0
#define LCN20PHY_state_count_state_count_MASK      (0xff << LCN20PHY_state_count_state_count_SHIFT)

/* Bits in LCN20PHY_diffOuttoDebugReg */
#define LCN20PHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT      0
#define LCN20PHY_diffOuttoDebugReg_diffOuttoDebugReg_MASK      (0xffff << LCN20PHY_diffOuttoDebugReg_diffOuttoDebugReg_SHIFT)

/* Bits in LCN20PHY_logchPowAccOut */
#define LCN20PHY_logchPowAccOut_logchPowAccOut_SHIFT      0
#define LCN20PHY_logchPowAccOut_logchPowAccOut_MASK      (0xffff << LCN20PHY_logchPowAccOut_logchPowAccOut_SHIFT)

/* Bits in LCN20PHY_errAccOut */
#define LCN20PHY_errAccOut_errAccOut_SHIFT      0
#define LCN20PHY_errAccOut_errAccOut_MASK      (0xffff << LCN20PHY_errAccOut_errAccOut_SHIFT)

/* Bits in LCN20PHY_papd_dbm_offset */
#define LCN20PHY_papd_dbm_offset_papd_dbm_offset_SHIFT      0
#define LCN20PHY_papd_dbm_offset_papd_dbm_offset_MASK      (0xffff << LCN20PHY_papd_dbm_offset_papd_dbm_offset_SHIFT)

/* Bits in LCN20PHY_papd_tx_analog_gain_ref */
#define LCN20PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT      0
#define LCN20PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_MASK      (0xffff << LCN20PHY_papd_tx_analog_gain_ref_papd_tx_analog_gain_ref_SHIFT)

/* Bits in LCN20PHY_papd_tx_temp_comp */
#define LCN20PHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT      0
#define LCN20PHY_papd_tx_temp_comp_papd_tx_temp_comp_MASK      (0xffff << LCN20PHY_papd_tx_temp_comp_papd_tx_temp_comp_SHIFT)

/* Bits in LCN20PHY_papd_track_pa_lut_begin */
#define LCN20PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT      0
#define LCN20PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_MASK      (0xffff << LCN20PHY_papd_track_pa_lut_begin_papd_track_pa_lut_begin_SHIFT)

/* Bits in LCN20PHY_papd_track_pa_lut_step */
#define LCN20PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT      0
#define LCN20PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_MASK      (0xffff << LCN20PHY_papd_track_pa_lut_step_papd_track_pa_lut_step_SHIFT)

/* Bits in LCN20PHY_papd_track_pa_lut_end */
#define LCN20PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT      0
#define LCN20PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_MASK      (0x3f << LCN20PHY_papd_track_pa_lut_end_papd_track_pa_lut_end_SHIFT)

/* Bits in LCN20PHY_papd_control */
#define LCN20PHY_papd_control_papd_cal_run_SHIFT      0
#define LCN20PHY_papd_control_papd_cal_run_MASK      (0x1 << LCN20PHY_papd_control_papd_cal_run_SHIFT)
#define LCN20PHY_papd_control_papd_cal_mode_SHIFT      1
#define LCN20PHY_papd_control_papd_cal_mode_MASK      (0x1 << LCN20PHY_papd_control_papd_cal_mode_SHIFT)
#define LCN20PHY_papd_control_papd_int_est_dly_ovr_SHIFT      2
#define LCN20PHY_papd_control_papd_int_est_dly_ovr_MASK      (0x1 << LCN20PHY_papd_control_papd_int_est_dly_ovr_SHIFT)
#define LCN20PHY_papd_control_papd_fixed_dly_by_2_SHIFT      3
#define LCN20PHY_papd_control_papd_fixed_dly_by_2_MASK      (0x1 << LCN20PHY_papd_control_papd_fixed_dly_by_2_SHIFT)
#define LCN20PHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT      4
#define LCN20PHY_papd_control_papd_pre_int_est_dly_bypass_MASK      (0x1 << LCN20PHY_papd_control_papd_pre_int_est_dly_bypass_SHIFT)
#define LCN20PHY_papd_control_papd_int_est_dly_bypass_SHIFT      5
#define LCN20PHY_papd_control_papd_int_est_dly_bypass_MASK      (0x1 << LCN20PHY_papd_control_papd_int_est_dly_bypass_SHIFT)
#define LCN20PHY_papd_control_forcepapdClkOn_SHIFT      6
#define LCN20PHY_papd_control_forcepapdClkOn_MASK      (0x1 << LCN20PHY_papd_control_forcepapdClkOn_SHIFT)
#define LCN20PHY_papd_control_papdCompEn_SHIFT      7
#define LCN20PHY_papd_control_papdCompEn_MASK      (0x1 << LCN20PHY_papd_control_papdCompEn_SHIFT)
#define LCN20PHY_papd_control_spb_papdmode_enable_SHIFT      8
#define LCN20PHY_papd_control_spb_papdmode_enable_MASK      (0x1 << LCN20PHY_papd_control_spb_papdmode_enable_SHIFT)
#define LCN20PHY_papd_control_bypass_dccomp_ofdm_SHIFT      9
#define LCN20PHY_papd_control_bypass_dccomp_ofdm_MASK      (0x1 << LCN20PHY_papd_control_bypass_dccomp_ofdm_SHIFT)
#define LCN20PHY_papd_control_swap_papd_in_iq_SHIFT      10
#define LCN20PHY_papd_control_swap_papd_in_iq_MASK      (0x1 << LCN20PHY_papd_control_swap_papd_in_iq_SHIFT)
#define LCN20PHY_papd_control_papd_cw_half_freq_mode_SHIFT      11
#define LCN20PHY_papd_control_papd_cw_half_freq_mode_MASK      (0x1 << LCN20PHY_papd_control_papd_cw_half_freq_mode_SHIFT)
#define LCN20PHY_papd_control_papd_use_pd_out4learning_SHIFT      12
#define LCN20PHY_papd_control_papd_use_pd_out4learning_MASK      (0x1 << LCN20PHY_papd_control_papd_use_pd_out4learning_SHIFT)
#define LCN20PHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT      13
#define LCN20PHY_papd_control_papd_lut_update_with_pd_in_tx_MASK      (0x1 << LCN20PHY_papd_control_papd_lut_update_with_pd_in_tx_SHIFT)
#define LCN20PHY_papd_control_papd_load_sync_coef_SHIFT      14
#define LCN20PHY_papd_control_papd_load_sync_coef_MASK      (0x1 << LCN20PHY_papd_control_papd_load_sync_coef_SHIFT)
#define LCN20PHY_papd_control_papd_sync_rxgain0_mode_en_SHIFT      15
#define LCN20PHY_papd_control_papd_sync_rxgain0_mode_en_MASK      (0x1 << LCN20PHY_papd_control_papd_sync_rxgain0_mode_en_SHIFT)

/* Bits in LCN20PHY_papd_spb_rd_address */
#define LCN20PHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT      0
#define LCN20PHY_papd_spb_rd_address_papd_spb_rd_address_MASK      (0x7ff << LCN20PHY_papd_spb_rd_address_papd_spb_rd_address_SHIFT)

/* Bits in LCN20PHY_papd_rx_temp_comp_dbm */
#define LCN20PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT      0
#define LCN20PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_MASK      (0xffff << LCN20PHY_papd_rx_temp_comp_dbm_papd_rx_temp_comp_dbm_SHIFT)

/* Bits in LCN20PHY_papd_rx_gain_comp_dbm */
#define LCN20PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT      0
#define LCN20PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_MASK      (0xffff << LCN20PHY_papd_rx_gain_comp_dbm_papd_rx_gain_comp_dbm_SHIFT)

/* Bits in LCN20PHY_papd_variable_delay */
#define LCN20PHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT      0
#define LCN20PHY_papd_variable_delay_papd_pre_int_est_dly_MASK      (0x7 << LCN20PHY_papd_variable_delay_papd_pre_int_est_dly_SHIFT)
#define LCN20PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT      3
#define LCN20PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_MASK      (0x3 << LCN20PHY_papd_variable_delay_papd_int_est_ovr_or_cw_dly_SHIFT)

/* Bits in LCN20PHY_papd_bbmult_init */
#define LCN20PHY_papd_bbmult_init_papd_bbmult_init_SHIFT      0
#define LCN20PHY_papd_bbmult_init_papd_bbmult_init_MASK      (0xffff << LCN20PHY_papd_bbmult_init_papd_bbmult_init_SHIFT)

/* Bits in LCN20PHY_papd_bbmult_step */
#define LCN20PHY_papd_bbmult_step_papd_bbmult_step_SHIFT      0
#define LCN20PHY_papd_bbmult_step_papd_bbmult_step_MASK      (0xffff << LCN20PHY_papd_bbmult_step_papd_bbmult_step_SHIFT)

/* Bits in LCN20PHY_papd_bbmult_num_symbols */
#define LCN20PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT      0
#define LCN20PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_MASK      (0x1f << LCN20PHY_papd_bbmult_num_symbols_papd_bbmult_num_symbols_SHIFT)

/* Bits in LCN20PHY_papd_track_num_symbols_count */
#define LCN20PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT      0
#define LCN20PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_MASK      (0x7ff << LCN20PHY_papd_track_num_symbols_count_papd_track_num_symbols_count_SHIFT)

/* Bits in LCN20PHY_papd_num_skip_count */
#define LCN20PHY_papd_num_skip_count_papd_num_skip_count_SHIFT      0
#define LCN20PHY_papd_num_skip_count_papd_num_skip_count_MASK      (0xff << LCN20PHY_papd_num_skip_count_papd_num_skip_count_SHIFT)

/* Bits in LCN20PHY_papd_num_samples_count */
#define LCN20PHY_papd_num_samples_count_papd_num_samples_count_SHIFT      0
#define LCN20PHY_papd_num_samples_count_papd_num_samples_count_MASK      (0x1ff << LCN20PHY_papd_num_samples_count_papd_num_samples_count_SHIFT)

/* Bits in LCN20PHY_papd_sync_count */
#define LCN20PHY_papd_sync_count_papd_sync_count_SHIFT      0
#define LCN20PHY_papd_sync_count_papd_sync_count_MASK      (0x1ff << LCN20PHY_papd_sync_count_papd_sync_count_SHIFT)

/* Bits in LCN20PHY_papd_spb_num_vld_symbols_n_dly */
#define LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT      0
#define LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_MASK      (0xf << LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_num_vld_symbols_SHIFT)
#define LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT      4
#define LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_MASK      (0xf << LCN20PHY_papd_spb_num_vld_symbols_n_dly_papd_spb_init_dly_SHIFT)

/* Bits in LCN20PHY_papd_sync_symbol_count */
#define LCN20PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT      0
#define LCN20PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_MASK      (0x1ff << LCN20PHY_papd_sync_symbol_count_papd_sync_num_symbols_count_SHIFT)

/* Bits in LCN20PHY_papd_spb2papdin_dly */
#define LCN20PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT      0
#define LCN20PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_MASK      (0x3f << LCN20PHY_papd_spb2papdin_dly_papd_spb2papdin_dly_SHIFT)

/* Bits in LCN20PHY_papd_rx_sm_iqmm_gain_comp */
#define LCN20PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT      0
#define LCN20PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_MASK      (0x3ff << LCN20PHY_papd_rx_sm_iqmm_gain_comp_papd_rx_sm_iqmm_gain_comp_SHIFT)

/* Bits in LCN20PHY_papd_ofdm_dc_est */
#define LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT      0
#define LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_MASK      (0x7f << LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_skip_samples_cnt_SHIFT)
#define LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT      7
#define LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_MASK      (0x3 << LCN20PHY_papd_ofdm_dc_est_papd_ofdm_dcest_run_samples_cnt_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc0Address */
#define LCN20PHY_IQRSSIAcc0Address_rssi_w1_1_SHIFT      0
#define LCN20PHY_IQRSSIAcc0Address_rssi_w1_1_MASK      (0xff << LCN20PHY_IQRSSIAcc0Address_rssi_w1_1_SHIFT)
#define LCN20PHY_IQRSSIAcc0Address_rssi_w1_2_SHIFT      8
#define LCN20PHY_IQRSSIAcc0Address_rssi_w1_2_MASK      (0xff << LCN20PHY_IQRSSIAcc0Address_rssi_w1_2_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc1Address */
#define LCN20PHY_IQRSSIAcc1Address_rssi_w1_3_SHIFT      0
#define LCN20PHY_IQRSSIAcc1Address_rssi_w1_3_MASK      (0xff << LCN20PHY_IQRSSIAcc1Address_rssi_w1_3_SHIFT)
#define LCN20PHY_IQRSSIAcc1Address_rssi_w2_1_SHIFT      8
#define LCN20PHY_IQRSSIAcc1Address_rssi_w2_1_MASK      (0xff << LCN20PHY_IQRSSIAcc1Address_rssi_w2_1_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc2Address */
#define LCN20PHY_IQRSSIAcc2Address_rssi_w2_2_SHIFT      0
#define LCN20PHY_IQRSSIAcc2Address_rssi_w2_2_MASK      (0xff << LCN20PHY_IQRSSIAcc2Address_rssi_w2_2_SHIFT)
#define LCN20PHY_IQRSSIAcc2Address_rssi_w2_3_SHIFT      8
#define LCN20PHY_IQRSSIAcc2Address_rssi_w2_3_MASK      (0xff << LCN20PHY_IQRSSIAcc2Address_rssi_w2_3_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc3Address */
#define LCN20PHY_IQRSSIAcc3Address_rssi_w3_1_SHIFT      0
#define LCN20PHY_IQRSSIAcc3Address_rssi_w3_1_MASK      (0xff << LCN20PHY_IQRSSIAcc3Address_rssi_w3_1_SHIFT)
#define LCN20PHY_IQRSSIAcc3Address_rssi_w3_2_SHIFT      8
#define LCN20PHY_IQRSSIAcc3Address_rssi_w3_2_MASK      (0xff << LCN20PHY_IQRSSIAcc3Address_rssi_w3_2_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc4Address */
#define LCN20PHY_IQRSSIAcc4Address_rssi_w3_3_SHIFT      0
#define LCN20PHY_IQRSSIAcc4Address_rssi_w3_3_MASK      (0xff << LCN20PHY_IQRSSIAcc4Address_rssi_w3_3_SHIFT)
#define LCN20PHY_IQRSSIAcc4Address_rssi_n_1_SHIFT      8
#define LCN20PHY_IQRSSIAcc4Address_rssi_n_1_MASK      (0xff << LCN20PHY_IQRSSIAcc4Address_rssi_n_1_SHIFT)

/* Bits in LCN20PHY_IQRSSIAcc5Address */
#define LCN20PHY_IQRSSIAcc5Address_rssi_n_2_SHIFT      0
#define LCN20PHY_IQRSSIAcc5Address_rssi_n_2_MASK      (0xff << LCN20PHY_IQRSSIAcc5Address_rssi_n_2_SHIFT)
#define LCN20PHY_IQRSSIAcc5Address_rssi_n_3_SHIFT      8
#define LCN20PHY_IQRSSIAcc5Address_rssi_n_3_MASK      (0xff << LCN20PHY_IQRSSIAcc5Address_rssi_n_3_SHIFT)

/* Bits in LCN20PHY_smoothenLut_max_thr */
#define LCN20PHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT      0
#define LCN20PHY_smoothenLut_max_thr_smoothenLut_max_thr_MASK      (0x7ff << LCN20PHY_smoothenLut_max_thr_smoothenLut_max_thr_SHIFT)

/* Bits in LCN20PHY_papd_loop_gain_ovr_cw_i */
#define LCN20PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT      0
#define LCN20PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_MASK      (0x3ff << LCN20PHY_papd_loop_gain_ovr_cw_i_papd_loop_gain_ovr_cw_i_SHIFT)

/* Bits in LCN20PHY_papd_loop_gain_ovr_cw_q */
#define LCN20PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT      0
#define LCN20PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_MASK      (0x3ff << LCN20PHY_papd_loop_gain_ovr_cw_q_papd_loop_gain_ovr_cw_q_SHIFT)

/* Bits in LCN20PHY_papd_control2 */
#define LCN20PHY_papd_control2_papd_soft_reset_SHIFT      0
#define LCN20PHY_papd_control2_papd_soft_reset_MASK      (0x1 << LCN20PHY_papd_control2_papd_soft_reset_SHIFT)
#define LCN20PHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT      1
#define LCN20PHY_papd_control2_papd_loop_gain_cw_ovr_MASK      (0x1 << LCN20PHY_papd_control2_papd_loop_gain_cw_ovr_SHIFT)
#define LCN20PHY_papd_control2_papd_loop_gain_ofdm_ovr_SHIFT      2
#define LCN20PHY_papd_control2_papd_loop_gain_ofdm_ovr_MASK      (0x1 << LCN20PHY_papd_control2_papd_loop_gain_ofdm_ovr_SHIFT)
#define LCN20PHY_papd_control2_papd_dcest_ovr_SHIFT      3
#define LCN20PHY_papd_control2_papd_dcest_ovr_MASK      (0x1 << LCN20PHY_papd_control2_papd_dcest_ovr_SHIFT)
#define LCN20PHY_papd_control2_papd_analog_gain_ovr_SHIFT      4
#define LCN20PHY_papd_control2_papd_analog_gain_ovr_MASK      (0x1 << LCN20PHY_papd_control2_papd_analog_gain_ovr_SHIFT)
#define LCN20PHY_papd_control2_papd_donot_update_sync_coef_SHIFT      5
#define LCN20PHY_papd_control2_papd_donot_update_sync_coef_MASK      (0x1 << LCN20PHY_papd_control2_papd_donot_update_sync_coef_SHIFT)

/* Bits in LCN20PHY_papd_dcest_i_ovr */
#define LCN20PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT      0
#define LCN20PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_MASK      (0x3ff << LCN20PHY_papd_dcest_i_ovr_papd_dcest_i_ovr_SHIFT)

/* Bits in LCN20PHY_papd_dcest_q_ovr */
#define LCN20PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT      0
#define LCN20PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_MASK      (0xfff << LCN20PHY_papd_dcest_q_ovr_papd_dcest_q_ovr_SHIFT)

/* Bits in LCN20PHY_papd_analog_gain_ovr_val */
#define LCN20PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT      0
#define LCN20PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_MASK      (0x1fff << LCN20PHY_papd_analog_gain_ovr_val_papd_analog_gain_ovr_val_SHIFT)

/* Bits in LCN20PHY_papd_status */
#define LCN20PHY_papd_status_papd_state_SHIFT      0
#define LCN20PHY_papd_status_papd_state_MASK      (0x7 << LCN20PHY_papd_status_papd_state_SHIFT)
#define LCN20PHY_papd_status_symbols_count_SHIFT      5
#define LCN20PHY_papd_status_symbols_count_MASK      (0x7ff << LCN20PHY_papd_status_symbols_count_SHIFT)

/* Bits in LCN20PHY_papdCalFirstCorr_I0 */
#define LCN20PHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT      0
#define LCN20PHY_papdCalFirstCorr_I0_papdFirstCorr_I0_MASK      (0xffff << LCN20PHY_papdCalFirstCorr_I0_papdFirstCorr_I0_SHIFT)

/* Bits in LCN20PHY_papdCalFirstCorr_Q0 */
#define LCN20PHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT      0
#define LCN20PHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_MASK      (0xffff << LCN20PHY_papdCalFirstCorr_Q0_papdFirstCorr_Q0_SHIFT)

/* Bits in LCN20PHY_papdCalLastCorr_I0 */
#define LCN20PHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT      0
#define LCN20PHY_papdCalLastCorr_I0_papdLastCorr_I0_MASK      (0xffff << LCN20PHY_papdCalLastCorr_I0_papdLastCorr_I0_SHIFT)

/* Bits in LCN20PHY_papdCalLastCorr_Q0 */
#define LCN20PHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT      0
#define LCN20PHY_papdCalLastCorr_Q0_papdLastCorr_Q0_MASK      (0xffff << LCN20PHY_papdCalLastCorr_Q0_papdLastCorr_Q0_SHIFT)

/* Bits in LCN20PHY_PapdCalYref_I */
#define LCN20PHY_PapdCalYref_I_papdYreference_I_SHIFT      0
#define LCN20PHY_PapdCalYref_I_papdYreference_I_MASK      (0xffff << LCN20PHY_PapdCalYref_I_papdYreference_I_SHIFT)

/* Bits in LCN20PHY_PapdCalYref_Q */
#define LCN20PHY_PapdCalYref_Q_papdYreference_Q_SHIFT      0
#define LCN20PHY_PapdCalYref_Q_papdYreference_Q_MASK      (0xffff << LCN20PHY_PapdCalYref_Q_papdYreference_Q_SHIFT)

/* Bits in LCN20PHY_txbbmuxNoShift */
#define LCN20PHY_txbbmuxNoShift_txbbmuxNoShift_SHIFT      0
#define LCN20PHY_txbbmuxNoShift_txbbmuxNoShift_MASK      (0x1 << LCN20PHY_txbbmuxNoShift_txbbmuxNoShift_SHIFT)

/* Bits in LCN20PHY_papd_tx_lut_index_raw_31_16 */
#define LCN20PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT      0
#define LCN20PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_MASK      (0xffff << LCN20PHY_papd_tx_lut_index_raw_31_16_papd_tx_lut_index_raw_31_16_SHIFT)

/* Bits in LCN20PHY_papd_tx_lut_index_raw_15_0 */
#define LCN20PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT      0
#define LCN20PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_MASK      (0xffff << LCN20PHY_papd_tx_lut_index_raw_15_0_papd_tx_lut_index_raw_15_0_SHIFT)

/* Bits in LCN20PHY_papd_rx_cw_lut_index_raw_31_16 */
#define LCN20PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT      0
#define LCN20PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_MASK      (0xffff << LCN20PHY_papd_rx_cw_lut_index_raw_31_16_papd_rx_cw_lut_index_raw_31_16_SHIFT)

/* Bits in LCN20PHY_papd_rx_cw_lut_index_raw_15_0 */
#define LCN20PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT      0
#define LCN20PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_MASK      (0xffff << LCN20PHY_papd_rx_cw_lut_index_raw_15_0_papd_rx_cw_lut_index_raw_15_0_SHIFT)

/* Bits in LCN20PHY_papd_cw_corr_norm */
#define LCN20PHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT      0
#define LCN20PHY_papd_cw_corr_norm_papd_cw_corr_norm_MASK      (0x3 << LCN20PHY_papd_cw_corr_norm_papd_cw_corr_norm_SHIFT)

/* Bits in LCN20PHY_papd_blanking_control */
#define LCN20PHY_papd_blanking_control_papd_blanking_threshold_SHIFT      0
#define LCN20PHY_papd_blanking_control_papd_blanking_threshold_MASK      (0x1ff << LCN20PHY_papd_blanking_control_papd_blanking_threshold_SHIFT)
#define LCN20PHY_papd_blanking_control_papd_blanking_profile_SHIFT      9
#define LCN20PHY_papd_blanking_control_papd_blanking_profile_MASK      (0x7 << LCN20PHY_papd_blanking_control_papd_blanking_profile_SHIFT)
#define LCN20PHY_papd_blanking_control_papd_stop_after_last_update_SHIFT      12
#define LCN20PHY_papd_blanking_control_papd_stop_after_last_update_MASK      (0x1 << LCN20PHY_papd_blanking_control_papd_stop_after_last_update_SHIFT)

/* Bits in LCN20PHY_papd_dc_window */
#define LCN20PHY_papd_dc_window_papd_dc_window_SHIFT      0
#define LCN20PHY_papd_dc_window_papd_dc_window_MASK      (0x1ff << LCN20PHY_papd_dc_window_papd_dc_window_SHIFT)

/* Bits in LCN20PHY_papd_pa_off_control_1 */
#define LCN20PHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT      0
#define LCN20PHY_papd_pa_off_control_1_papd_pa_off_en_MASK      (0x1 << LCN20PHY_papd_pa_off_control_1_papd_pa_off_en_SHIFT)
#define LCN20PHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT      1
#define LCN20PHY_papd_pa_off_control_1_papd_pa_on_count_MASK      (0xfff << LCN20PHY_papd_pa_off_control_1_papd_pa_on_count_SHIFT)

/* Bits in LCN20PHY_papd_only_loop_gain */
#define LCN20PHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT      0
#define LCN20PHY_papd_only_loop_gain_papd_only_loop_gain_MASK      (0x1 << LCN20PHY_papd_only_loop_gain_papd_only_loop_gain_SHIFT)

/* Bits in LCN20PHY_papd_pa_off_control_2 */
#define LCN20PHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT      0
#define LCN20PHY_papd_pa_off_control_2_papd_pa_off_count_MASK      (0x7f << LCN20PHY_papd_pa_off_control_2_papd_pa_off_count_SHIFT)

/* Bits in LCN20PHY_papd_switch_lut */
#define LCN20PHY_papd_switch_lut_papd_switch_lut_SHIFT      0
#define LCN20PHY_papd_switch_lut_papd_switch_lut_MASK      (0x1 << LCN20PHY_papd_switch_lut_papd_switch_lut_SHIFT)

/* Bits in LCN20PHY_adc_2x */
#define LCN20PHY_adc_2x_adc_2x_SHIFT      0
#define LCN20PHY_adc_2x_adc_2x_MASK      (0x1 << LCN20PHY_adc_2x_adc_2x_SHIFT)
#define LCN20PHY_adc_2x_adc_2x_clksel_SHIFT      1
#define LCN20PHY_adc_2x_adc_2x_clksel_MASK      (0x1 << LCN20PHY_adc_2x_adc_2x_clksel_SHIFT)
#define LCN20PHY_adc_2x_adc_2x_out_SHIFT      2
#define LCN20PHY_adc_2x_adc_2x_out_MASK      (0x1 << LCN20PHY_adc_2x_adc_2x_out_SHIFT)
#define LCN20PHY_adc_2x_iq_adc_mode_SHIFT      3
#define LCN20PHY_adc_2x_iq_adc_mode_MASK      (0x1 << LCN20PHY_adc_2x_iq_adc_mode_SHIFT)
#define LCN20PHY_adc_2x_digrssi_holdoff_SHIFT      4
#define LCN20PHY_adc_2x_digrssi_holdoff_MASK      (0x7 << LCN20PHY_adc_2x_digrssi_holdoff_SHIFT)

/* Bits in LCN20PHY_RSSIMuxSel1 */
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_low_SHIFT      0
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_low_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi1_sel_low_SHIFT)
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_mid_SHIFT      2
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_mid_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi1_sel_mid_SHIFT)
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_high_SHIFT      4
#define LCN20PHY_RSSIMuxSel1_wrssi1_sel_high_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi1_sel_high_SHIFT)
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_low_SHIFT      6
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_low_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi2_sel_low_SHIFT)
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_mid_SHIFT      8
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_mid_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi2_sel_mid_SHIFT)
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_high_SHIFT      10
#define LCN20PHY_RSSIMuxSel1_wrssi2_sel_high_MASK      (0x3 << LCN20PHY_RSSIMuxSel1_wrssi2_sel_high_SHIFT)

/* Bits in LCN20PHY_RSSIMuxSel2 */
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_low_SHIFT      0
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_low_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_wrssi3_sel_low_SHIFT)
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_mid_SHIFT      2
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_mid_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_wrssi3_sel_mid_SHIFT)
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_high_SHIFT      4
#define LCN20PHY_RSSIMuxSel2_wrssi3_sel_high_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_wrssi3_sel_high_SHIFT)
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_low_SHIFT      6
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_low_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_nrssi_sel_low_SHIFT)
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_mid_SHIFT      8
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_mid_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_nrssi_sel_mid_SHIFT)
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_high_SHIFT      10
#define LCN20PHY_RSSIMuxSel2_nrssi_sel_high_MASK      (0x3 << LCN20PHY_RSSIMuxSel2_nrssi_sel_high_SHIFT)

/* Bits in LCN20PHY_sslpnCtrl0 */
#define LCN20PHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT      2
#define LCN20PHY_sslpnCtrl0_disable_dmd_ofdm_MASK      (0x1 << LCN20PHY_sslpnCtrl0_disable_dmd_ofdm_SHIFT)
#define LCN20PHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT      5
#define LCN20PHY_sslpnCtrl0_crs2DmdRstCtrl_MASK      (0x1 << LCN20PHY_sslpnCtrl0_crs2DmdRstCtrl_SHIFT)
#define LCN20PHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT      6
#define LCN20PHY_sslpnCtrl0_dmdInputBlnkCtrl_MASK      (0x1 << LCN20PHY_sslpnCtrl0_dmdInputBlnkCtrl_SHIFT)
#define LCN20PHY_sslpnCtrl0_dmdRstExtCnt_SHIFT      7
#define LCN20PHY_sslpnCtrl0_dmdRstExtCnt_MASK      (0xf << LCN20PHY_sslpnCtrl0_dmdRstExtCnt_SHIFT)
#define LCN20PHY_sslpnCtrl0_dmdRstClkCnt_SHIFT      11
#define LCN20PHY_sslpnCtrl0_dmdRstClkCnt_MASK      (0xf << LCN20PHY_sslpnCtrl0_dmdRstClkCnt_SHIFT)
#define LCN20PHY_sslpnCtrl0_txSoftReset_SHIFT      15
#define LCN20PHY_sslpnCtrl0_txSoftReset_MASK      (0x1 << LCN20PHY_sslpnCtrl0_txSoftReset_SHIFT)

/* Bits in LCN20PHY_sslpnCtrl1 */
#define LCN20PHY_sslpnCtrl1_clkensamplemuxSel_SHIFT      0
#define LCN20PHY_sslpnCtrl1_clkensamplemuxSel_MASK      (0x3 << LCN20PHY_sslpnCtrl1_clkensamplemuxSel_SHIFT)
#define LCN20PHY_sslpnCtrl1_clkdiven80phase_SHIFT      2
#define LCN20PHY_sslpnCtrl1_clkdiven80phase_MASK      (0x7 << LCN20PHY_sslpnCtrl1_clkdiven80phase_SHIFT)
#define LCN20PHY_sslpnCtrl1_clkdiven160phase_SHIFT      5
#define LCN20PHY_sslpnCtrl1_clkdiven160phase_MASK      (0x7 << LCN20PHY_sslpnCtrl1_clkdiven160phase_SHIFT)
#define LCN20PHY_sslpnCtrl1_disable_rxfe_SHIFT      8
#define LCN20PHY_sslpnCtrl1_disable_rxfe_MASK      (0x1 << LCN20PHY_sslpnCtrl1_disable_rxfe_SHIFT)
#define LCN20PHY_sslpnCtrl1_disable_crs_SHIFT      9
#define LCN20PHY_sslpnCtrl1_disable_crs_MASK      (0x1 << LCN20PHY_sslpnCtrl1_disable_crs_SHIFT)
#define LCN20PHY_sslpnCtrl1_disable_dmd_cck_SHIFT      10
#define LCN20PHY_sslpnCtrl1_disable_dmd_cck_MASK      (0x1 << LCN20PHY_sslpnCtrl1_disable_dmd_cck_SHIFT)
#define LCN20PHY_sslpnCtrl1_bphyResetCtrl_SHIFT      11
#define LCN20PHY_sslpnCtrl1_bphyResetCtrl_MASK      (0x1 << LCN20PHY_sslpnCtrl1_bphyResetCtrl_SHIFT)

/* Bits in LCN20PHY_sslpnCtrl2 */
#define LCN20PHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT      0
#define LCN20PHY_sslpnCtrl2_resetrxfeclkCntVal_MASK      (0xff << LCN20PHY_sslpnCtrl2_resetrxfeclkCntVal_SHIFT)
#define LCN20PHY_sslpnCtrl2_resetcrsclkCntVal_SHIFT      8
#define LCN20PHY_sslpnCtrl2_resetcrsclkCntVal_MASK      (0x7 << LCN20PHY_sslpnCtrl2_resetcrsclkCntVal_SHIFT)

/* Bits in LCN20PHY_sslpnCtrl3 */
#define LCN20PHY_sslpnCtrl3_sram_stby_SHIFT      0
#define LCN20PHY_sslpnCtrl3_sram_stby_MASK      (0x3 << LCN20PHY_sslpnCtrl3_sram_stby_SHIFT)
#define LCN20PHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT      2
#define LCN20PHY_sslpnCtrl3_iqlocalen_muxsel_MASK      (0x1 << LCN20PHY_sslpnCtrl3_iqlocalen_muxsel_SHIFT)
#define LCN20PHY_sslpnCtrl3_fftiomem_stby_SHIFT      3
#define LCN20PHY_sslpnCtrl3_fftiomem_stby_MASK      (0x1 << LCN20PHY_sslpnCtrl3_fftiomem_stby_SHIFT)
#define LCN20PHY_sslpnCtrl3_papd_stby_SHIFT      4
#define LCN20PHY_sslpnCtrl3_papd_stby_MASK      (0x1 << LCN20PHY_sslpnCtrl3_papd_stby_SHIFT)
#define LCN20PHY_sslpnCtrl3_txpwrctrl_stby_SHIFT      5
#define LCN20PHY_sslpnCtrl3_txpwrctrl_stby_MASK      (0x1 << LCN20PHY_sslpnCtrl3_txpwrctrl_stby_SHIFT)

/* Bits in LCN20PHY_sslpnCtrl4 */
#define LCN20PHY_sslpnCtrl4_flip_dacclk_edge_SHIFT      0
#define LCN20PHY_sslpnCtrl4_flip_dacclk_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_dacclk_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_adcclk2x_edge_SHIFT      1
#define LCN20PHY_sslpnCtrl4_flip_adcclk2x_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_adcclk2x_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_adcclk1x_edge_SHIFT      2
#define LCN20PHY_sslpnCtrl4_flip_adcclk1x_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_adcclk1x_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_adcclk2x_80_edge_SHIFT      3
#define LCN20PHY_sslpnCtrl4_flip_adcclk2x_80_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_adcclk2x_80_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_adcclk1x_80_edge_SHIFT      4
#define LCN20PHY_sslpnCtrl4_flip_adcclk1x_80_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_adcclk1x_80_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_auxadcclk_edge_SHIFT      5
#define LCN20PHY_sslpnCtrl4_flip_auxadcclk_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_auxadcclk_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_auxadcclkout_edge_SHIFT      6
#define LCN20PHY_sslpnCtrl4_flip_auxadcclkout_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_auxadcclkout_edge_SHIFT)
#define LCN20PHY_sslpnCtrl4_flip_auxadcclk80_edge_SHIFT      7
#define LCN20PHY_sslpnCtrl4_flip_auxadcclk80_edge_MASK      (0x1 << LCN20PHY_sslpnCtrl4_flip_auxadcclk80_edge_SHIFT)

/* Bits in LCN20PHY_sslpnDmdClkEnCtrl */
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT      0
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDDClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT      1
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdStbcClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT      2
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdLmsClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_SHIFT      3
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdDintvClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT      4
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdVitClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_SHIFT      5
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf0ClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_SHIFT      6
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdSbuf123ClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT      7
#define LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk80On_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT      8
#define LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forceaphyrxclk40On_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT      9
#define LCN20PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forceFftTxClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT      10
#define LCN20PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forceFftRxClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT      11
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem0ClkOn_SHIFT)
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT      12
#define LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_MASK      (0x1 << LCN20PHY_sslpnDmdClkEnCtrl_forcedmdChMem1ClkOn_SHIFT)

/* Bits in LCN20PHY_sslpnFftIoClkEnCtrl */
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT      0
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf01ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT      1
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf11ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_SHIFT      2
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf21ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_SHIFT      3
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf31ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_SHIFT      4
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf02ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_SHIFT      5
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf12ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_SHIFT      6
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf22ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_SHIFT      7
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf32ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT      8
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf4ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_SHIFT      9
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf5ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT      10
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf6ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT      11
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBuf7ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT      12
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi4ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT      13
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufi5ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT      14
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp6ClkOn_SHIFT)
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT      15
#define LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_MASK      (0x1 << LCN20PHY_sslpnFftIoClkEnCtrl_forceFftBufp7ClkOn_SHIFT)

/* Bits in LCN20PHY_sslpnCalibClkEnCtrl */
#define LCN20PHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT      0
#define LCN20PHY_sslpnCalibClkEnCtrl_papdTxClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_papdTxClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT      1
#define LCN20PHY_sslpnCalibClkEnCtrl_papdRxClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_papdRxClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT      2
#define LCN20PHY_sslpnCalibClkEnCtrl_papdMemClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_papdMemClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT      3
#define LCN20PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_samplePlayClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT      4
#define LCN20PHY_sslpnCalibClkEnCtrl_ddfsClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_ddfsClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT      5
#define LCN20PHY_sslpnCalibClkEnCtrl_iqEstClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_iqEstClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT      6
#define LCN20PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_txFrontEndCalibClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT      7
#define LCN20PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forceaphytxFeclkOn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT      8
#define LCN20PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forceiqEstclkOn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT      9
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTblClkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forceTblClkOn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT      10
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTableClkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forceTableClkOn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT      11
#define LCN20PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forcePhyRegsClkOn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_papdFiltClkEn_SHIFT      12
#define LCN20PHY_sslpnCalibClkEnCtrl_papdFiltClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_papdFiltClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT      13
#define LCN20PHY_sslpnCalibClkEnCtrl_debugClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_debugClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_SHIFT      14
#define LCN20PHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_papdTxBbmultPapdifClkEn_SHIFT)
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT      15
#define LCN20PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_MASK      (0x1 << LCN20PHY_sslpnCalibClkEnCtrl_forceTxfiltClkOn_SHIFT)

/* Bits in LCN20PHY_sslpnRxFeClkEnCtrl */
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT      0
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk80On_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT      1
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFeClk40On_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_SHIFT      2
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltInClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_SHIFT      3
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt6040ClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_SHIFT      4
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4040ClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_SHIFT      5
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt4020ClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_SHIFT      6
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFilt2020ClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_SHIFT      7
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceRxFiltDlyLneClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT      8
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk80On_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_SHIFT      9
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsClk40On_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_SHIFT      10
#define LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_forceCrsRxFeClkOn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT      11
#define LCN20PHY_sslpnRxFeClkEnCtrl_crsClkEn_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_crsClkEn_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_SHIFT      12
#define LCN20PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_allowCrsClkTxDisable_SHIFT)
#define LCN20PHY_sslpnRxFeClkEnCtrl_CrsClkUseTxInProgress_SHIFT      13
#define LCN20PHY_sslpnRxFeClkEnCtrl_CrsClkUseTxInProgress_MASK      (0x1 << LCN20PHY_sslpnRxFeClkEnCtrl_CrsClkUseTxInProgress_SHIFT)

/* Bits in LCN20PHY_sslpnAuxAdcCtrl */
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_SHIFT      0
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_MASK      (0x1 << LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl0_SHIFT)
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_SHIFT      1
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_MASK      (0x1 << LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl1_SHIFT)
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_SHIFT      2
#define LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_MASK      (0x1 << LCN20PHY_sslpnAuxAdcCtrl_sslpnAuxAdcMuxCtrl2_SHIFT)

/* Bits in LCN20PHY_sslpnAdcCtrl */
#define LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_SHIFT      0
#define LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_MASK      (0x1 << LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc2x_SHIFT)
#define LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_SHIFT      1
#define LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_MASK      (0x1 << LCN20PHY_sslpnAdcCtrl_sslpnAdcCtrlMuxAdc1x_SHIFT)

/* Bits in LCN20PHY_singlebit_bundle_fix */
#define LCN20PHY_singlebit_bundle_fix_dummy0_SHIFT      0
#define LCN20PHY_singlebit_bundle_fix_dummy0_MASK      (0x1 << LCN20PHY_singlebit_bundle_fix_dummy0_SHIFT)

/* Bits in LCN20PHY_masterTglCtrl */
#define LCN20PHY_masterTglCtrl_rxFuncMasterTglEn_SHIFT      0
#define LCN20PHY_masterTglCtrl_rxFuncMasterTglEn_MASK      (0x1 << LCN20PHY_masterTglCtrl_rxFuncMasterTglEn_SHIFT)
#define LCN20PHY_masterTglCtrl_txFuncMasterTglEn_SHIFT      1
#define LCN20PHY_masterTglCtrl_txFuncMasterTglEn_MASK      (0x1 << LCN20PHY_masterTglCtrl_txFuncMasterTglEn_SHIFT)
#define LCN20PHY_masterTglCtrl_frceMasterTglEn_SHIFT      2
#define LCN20PHY_masterTglCtrl_frceMasterTglEn_MASK      (0x1 << LCN20PHY_masterTglCtrl_frceMasterTglEn_SHIFT)
#define LCN20PHY_masterTglCtrl_algndMacFrceClkEn_SHIFT      3
#define LCN20PHY_masterTglCtrl_algndMacFrceClkEn_MASK      (0x1 << LCN20PHY_masterTglCtrl_algndMacFrceClkEn_SHIFT)
#define LCN20PHY_masterTglCtrl_algndJtagFrceClkEn_SHIFT      4
#define LCN20PHY_masterTglCtrl_algndJtagFrceClkEn_MASK      (0x1 << LCN20PHY_masterTglCtrl_algndJtagFrceClkEn_SHIFT)

/* Bits in LCN20PHY_BphyMuxCtrl */
#define LCN20PHY_BphyMuxCtrl_bphy_band_sel_SHIFT      1
#define LCN20PHY_BphyMuxCtrl_bphy_band_sel_MASK      (0x1 << LCN20PHY_BphyMuxCtrl_bphy_band_sel_SHIFT)
#define LCN20PHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT      3
#define LCN20PHY_BphyMuxCtrl_bphy_static_band_muxing_MASK      (0x1 << LCN20PHY_BphyMuxCtrl_bphy_static_band_muxing_SHIFT)
#define LCN20PHY_BphyMuxCtrl_bphyIdleDlyCnt_SHIFT      4
#define LCN20PHY_BphyMuxCtrl_bphyIdleDlyCnt_MASK      (0xff << LCN20PHY_BphyMuxCtrl_bphyIdleDlyCnt_SHIFT)

/* Bits in LCN20PHY_edlogic20u */
#define LCN20PHY_edlogic20u_edonconfirmtimer20UL_SHIFT      0
#define LCN20PHY_edlogic20u_edonconfirmtimer20UL_MASK      (0xff << LCN20PHY_edlogic20u_edonconfirmtimer20UL_SHIFT)
#define LCN20PHY_edlogic20u_edonblankingtimer20UL_SHIFT      8
#define LCN20PHY_edlogic20u_edonblankingtimer20UL_MASK      (0xff << LCN20PHY_edlogic20u_edonblankingtimer20UL_SHIFT)

/* Bits in LCN20PHY_edthresh20ul */
#define LCN20PHY_edthresh20ul_edonthreshold20L_SHIFT      8
#define LCN20PHY_edthresh20ul_edonthreshold20L_MASK      (0xff << LCN20PHY_edthresh20ul_edonthreshold20L_SHIFT)

/* Bits in LCN20PHY_eddisable20ul */
#define LCN20PHY_eddisable20ul_crseddisable_20L_SHIFT      1
#define LCN20PHY_eddisable20ul_crseddisable_20L_MASK      (0x1 << LCN20PHY_eddisable20ul_crseddisable_20L_SHIFT)
#define LCN20PHY_eddisable20ul_crsdetdisable_20L_SHIFT      4
#define LCN20PHY_eddisable20ul_crsdetdisable_20L_MASK      (0x1 << LCN20PHY_eddisable20ul_crsdetdisable_20L_SHIFT)
#define LCN20PHY_eddisable20ul_crlcnphy592_en_SHIFT      6
#define LCN20PHY_eddisable20ul_crlcnphy592_en_MASK      (0x1 << LCN20PHY_eddisable20ul_crlcnphy592_en_SHIFT)
#define LCN20PHY_eddisable20ul_crs_ed_asserts_crs_SHIFT      7
#define LCN20PHY_eddisable20ul_crs_ed_asserts_crs_MASK      (0x1 << LCN20PHY_eddisable20ul_crs_ed_asserts_crs_SHIFT)
#define LCN20PHY_eddisable20ul_crs_ofdm_eop_lockout_SHIFT      8
#define LCN20PHY_eddisable20ul_crs_ofdm_eop_lockout_MASK      (0xff << LCN20PHY_eddisable20ul_crs_ofdm_eop_lockout_SHIFT)

/* Bits in LCN20PHY_htAgcBkOff */
#define LCN20PHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT      0
#define LCN20PHY_htAgcBkOff_htAgcDataModeBkOff_MASK      (0x1f << LCN20PHY_htAgcBkOff_htAgcDataModeBkOff_SHIFT)

/* Bits in LCN20PHY_Debug_Ctrl */
#define LCN20PHY_Debug_Ctrl_debugmux_enable_SHIFT      0
#define LCN20PHY_Debug_Ctrl_debugmux_enable_MASK      (0x1 << LCN20PHY_Debug_Ctrl_debugmux_enable_SHIFT)
#define LCN20PHY_Debug_Ctrl_samp_coll_soft_reset_SHIFT      1
#define LCN20PHY_Debug_Ctrl_samp_coll_soft_reset_MASK      (0x1 << LCN20PHY_Debug_Ctrl_samp_coll_soft_reset_SHIFT)
#define LCN20PHY_Debug_Ctrl_gpio_clkout_en_SHIFT      2
#define LCN20PHY_Debug_Ctrl_gpio_clkout_en_MASK      (0x1 << LCN20PHY_Debug_Ctrl_gpio_clkout_en_SHIFT)

/* Bits in LCN20PHY_DebugMux_PingPong */
#define LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_1_SHIFT      0
#define LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_1_MASK      (0x3f << LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_1_SHIFT)
#define LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_2_SHIFT      6
#define LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_2_MASK      (0x3f << LCN20PHY_DebugMux_PingPong_debugmux_ping_pong_2_SHIFT)
#define LCN20PHY_DebugMux_PingPong_validSel_SHIFT      12
#define LCN20PHY_DebugMux_PingPong_validSel_MASK      (0x3 << LCN20PHY_DebugMux_PingPong_validSel_SHIFT)
#define LCN20PHY_DebugMux_PingPong_debugmux_gen_out_phase_SHIFT      14
#define LCN20PHY_DebugMux_PingPong_debugmux_gen_out_phase_MASK      (0x1 << LCN20PHY_DebugMux_PingPong_debugmux_gen_out_phase_SHIFT)
#define LCN20PHY_DebugMux_PingPong_ping_pong_indicator_en_SHIFT      15
#define LCN20PHY_DebugMux_PingPong_ping_pong_indicator_en_MASK      (0x1 << LCN20PHY_DebugMux_PingPong_ping_pong_indicator_en_SHIFT)

/* Bits in LCN20PHY_DebugMux_TestReg_31_16 */
#define LCN20PHY_DebugMux_TestReg_31_16_debugmux_testreg_31_16_SHIFT      0
#define LCN20PHY_DebugMux_TestReg_31_16_debugmux_testreg_31_16_MASK      (0xffff << LCN20PHY_DebugMux_TestReg_31_16_debugmux_testreg_31_16_SHIFT)

/* Bits in LCN20PHY_DebugMux_TestReg_15_0 */
#define LCN20PHY_DebugMux_TestReg_15_0_debugmux_testreg_15_0_SHIFT      0
#define LCN20PHY_DebugMux_TestReg_15_0_debugmux_testreg_15_0_MASK      (0xffff << LCN20PHY_DebugMux_TestReg_15_0_debugmux_testreg_15_0_SHIFT)

/* Bits in LCN20PHY_triggerConfiguration */
#define LCN20PHY_triggerConfiguration_trig1Config_SHIFT      0
#define LCN20PHY_triggerConfiguration_trig1Config_MASK      (0x1f << LCN20PHY_triggerConfiguration_trig1Config_SHIFT)
#define LCN20PHY_triggerConfiguration_trig2Config_SHIFT      5
#define LCN20PHY_triggerConfiguration_trig2Config_MASK      (0x1f << LCN20PHY_triggerConfiguration_trig2Config_SHIFT)
#define LCN20PHY_triggerConfiguration_delayByValid_SHIFT      15
#define LCN20PHY_triggerConfiguration_delayByValid_MASK      (0x1 << LCN20PHY_triggerConfiguration_delayByValid_SHIFT)

/* Bits in LCN20PHY_gpioTriggerConfig */
#define LCN20PHY_gpioTriggerConfig_swTrig_SHIFT      0
#define LCN20PHY_gpioTriggerConfig_swTrig_MASK      (0x1 << LCN20PHY_gpioTriggerConfig_swTrig_SHIFT)
#define LCN20PHY_gpioTriggerConfig_gpioTrigConfig_SHIFT      1
#define LCN20PHY_gpioTriggerConfig_gpioTrigConfig_MASK      (0x1f << LCN20PHY_gpioTriggerConfig_gpioTrigConfig_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig1Low */
#define LCN20PHY_triggerDlyConfig1Low_trig1DlyLow_SHIFT      0
#define LCN20PHY_triggerDlyConfig1Low_trig1DlyLow_MASK      (0xffff << LCN20PHY_triggerDlyConfig1Low_trig1DlyLow_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig1High */
#define LCN20PHY_triggerDlyConfig1High_trig1DlyHigh_SHIFT      0
#define LCN20PHY_triggerDlyConfig1High_trig1DlyHigh_MASK      (0xffff << LCN20PHY_triggerDlyConfig1High_trig1DlyHigh_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig2Low */
#define LCN20PHY_triggerDlyConfig2Low_trig2DlyLow_SHIFT      0
#define LCN20PHY_triggerDlyConfig2Low_trig2DlyLow_MASK      (0xffff << LCN20PHY_triggerDlyConfig2Low_trig2DlyLow_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig2High */
#define LCN20PHY_triggerDlyConfig2High_trig2DlyHigh_SHIFT      0
#define LCN20PHY_triggerDlyConfig2High_trig2DlyHigh_MASK      (0xffff << LCN20PHY_triggerDlyConfig2High_trig2DlyHigh_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig3Low */
#define LCN20PHY_triggerDlyConfig3Low_gpioTrigDlyLow_SHIFT      0
#define LCN20PHY_triggerDlyConfig3Low_gpioTrigDlyLow_MASK      (0xffff << LCN20PHY_triggerDlyConfig3Low_gpioTrigDlyLow_SHIFT)

/* Bits in LCN20PHY_triggerDlyConfig3High */
#define LCN20PHY_triggerDlyConfig3High_gpioTrigDlyHigh_SHIFT      0
#define LCN20PHY_triggerDlyConfig3High_gpioTrigDlyHigh_MASK      (0xffff << LCN20PHY_triggerDlyConfig3High_gpioTrigDlyHigh_SHIFT)

/* Bits in LCN20PHY_triggerTypeConfig */
#define LCN20PHY_triggerTypeConfig_trig1Edge_SHIFT      0
#define LCN20PHY_triggerTypeConfig_trig1Edge_MASK      (0x1 << LCN20PHY_triggerTypeConfig_trig1Edge_SHIFT)
#define LCN20PHY_triggerTypeConfig_trig2Edge_SHIFT      1
#define LCN20PHY_triggerTypeConfig_trig2Edge_MASK      (0x1 << LCN20PHY_triggerTypeConfig_trig2Edge_SHIFT)
#define LCN20PHY_triggerTypeConfig_gpioTrigEdge_SHIFT      2
#define LCN20PHY_triggerTypeConfig_gpioTrigEdge_MASK      (0x1 << LCN20PHY_triggerTypeConfig_gpioTrigEdge_SHIFT)
#define LCN20PHY_triggerTypeConfig_resetCounter_SHIFT      3
#define LCN20PHY_triggerTypeConfig_resetCounter_MASK      (0x1 << LCN20PHY_triggerTypeConfig_resetCounter_SHIFT)
#define LCN20PHY_triggerTypeConfig_StartTrigToState_SHIFT      4
#define LCN20PHY_triggerTypeConfig_StartTrigToState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_StartTrigToState_SHIFT)
#define LCN20PHY_triggerTypeConfig_EndtTrigToState_SHIFT      5
#define LCN20PHY_triggerTypeConfig_EndtTrigToState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_EndtTrigToState_SHIFT)
#define LCN20PHY_triggerTypeConfig_gpioTrigToState_SHIFT      6
#define LCN20PHY_triggerTypeConfig_gpioTrigToState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_gpioTrigToState_SHIFT)
#define LCN20PHY_triggerTypeConfig_StartTrigFromState_SHIFT      7
#define LCN20PHY_triggerTypeConfig_StartTrigFromState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_StartTrigFromState_SHIFT)
#define LCN20PHY_triggerTypeConfig_EndtTrigFromState_SHIFT      8
#define LCN20PHY_triggerTypeConfig_EndtTrigFromState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_EndtTrigFromState_SHIFT)
#define LCN20PHY_triggerTypeConfig_gpioTrigFromState_SHIFT      9
#define LCN20PHY_triggerTypeConfig_gpioTrigFromState_MASK      (0x1 << LCN20PHY_triggerTypeConfig_gpioTrigFromState_SHIFT)

/* Bits in LCN20PHY_triggerStateConfig */
#define LCN20PHY_triggerStateConfig_StartTrigOnState_SHIFT      0
#define LCN20PHY_triggerStateConfig_StartTrigOnState_MASK      (0xf << LCN20PHY_triggerStateConfig_StartTrigOnState_SHIFT)
#define LCN20PHY_triggerStateConfig_StartTrigOnStatePrev_SHIFT      4
#define LCN20PHY_triggerStateConfig_StartTrigOnStatePrev_MASK      (0xf << LCN20PHY_triggerStateConfig_StartTrigOnStatePrev_SHIFT)
#define LCN20PHY_triggerStateConfig_EndTrigOnState_SHIFT      8
#define LCN20PHY_triggerStateConfig_EndTrigOnState_MASK      (0xf << LCN20PHY_triggerStateConfig_EndTrigOnState_SHIFT)
#define LCN20PHY_triggerStateConfig_EndTrigOnStatePrev_SHIFT      12
#define LCN20PHY_triggerStateConfig_EndTrigOnStatePrev_MASK      (0xf << LCN20PHY_triggerStateConfig_EndTrigOnStatePrev_SHIFT)

/* Bits in LCN20PHY_gpioTriggerStateConfig */
#define LCN20PHY_gpioTriggerStateConfig_gpioTrigOnState_SHIFT      0
#define LCN20PHY_gpioTriggerStateConfig_gpioTrigOnState_MASK      (0xf << LCN20PHY_gpioTriggerStateConfig_gpioTrigOnState_SHIFT)
#define LCN20PHY_gpioTriggerStateConfig_gpioTrigOnStatePrev_SHIFT      4
#define LCN20PHY_gpioTriggerStateConfig_gpioTrigOnStatePrev_MASK      (0xf << LCN20PHY_gpioTriggerStateConfig_gpioTrigOnStatePrev_SHIFT)

/* Bits in LCN20PHY_gpiomuxConfig */
#define LCN20PHY_gpiomuxConfig_enable_SHIFT      0
#define LCN20PHY_gpiomuxConfig_enable_MASK      (0x1 << LCN20PHY_gpiomuxConfig_enable_SHIFT)
#define LCN20PHY_gpiomuxConfig_staticShift_SHIFT      1
#define LCN20PHY_gpiomuxConfig_staticShift_MASK      (0x1f << LCN20PHY_gpiomuxConfig_staticShift_SHIFT)
#define LCN20PHY_gpiomuxConfig_dynamicShift_SHIFT      6
#define LCN20PHY_gpiomuxConfig_dynamicShift_MASK      (0x7 << LCN20PHY_gpiomuxConfig_dynamicShift_SHIFT)
#define LCN20PHY_gpiomuxConfig_mixDataSel_SHIFT      9
#define LCN20PHY_gpiomuxConfig_mixDataSel_MASK      (0x7 << LCN20PHY_gpiomuxConfig_mixDataSel_SHIFT)
#define LCN20PHY_gpiomuxConfig_mixClkSel_SHIFT      12
#define LCN20PHY_gpiomuxConfig_mixClkSel_MASK      (0x7 << LCN20PHY_gpiomuxConfig_mixClkSel_SHIFT)

/* Bits in LCN20PHY_gpioBitEn */
#define LCN20PHY_gpioBitEn_biten_SHIFT      0
#define LCN20PHY_gpioBitEn_biten_MASK      (0xffff << LCN20PHY_gpioBitEn_biten_SHIFT)

/* Bits in LCN20PHY_gpioValidBit */
#define LCN20PHY_gpioValidBit_validbit_SHIFT      0
#define LCN20PHY_gpioValidBit_validbit_MASK      (0xffff << LCN20PHY_gpioValidBit_validbit_SHIFT)

/* Bits in LCN20PHY_gpioTriggerBit */
#define LCN20PHY_gpioTriggerBit_triggerbit_SHIFT      0
#define LCN20PHY_gpioTriggerBit_triggerbit_MASK      (0xffff << LCN20PHY_gpioTriggerBit_triggerbit_SHIFT)

/* Bits in LCN20PHY_gpioClockBit */
#define LCN20PHY_gpioClockBit_clockbit_SHIFT      0
#define LCN20PHY_gpioClockBit_clockbit_MASK      (0xffff << LCN20PHY_gpioClockBit_clockbit_SHIFT)

/* Bits in LCN20PHY_gpiomuxConfigExtra1 */
#define LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c0_SHIFT      0
#define LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c0_MASK      (0x1f << LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c0_SHIFT)
#define LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c1_SHIFT      5
#define LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c1_MASK      (0x1f << LCN20PHY_gpiomuxConfigExtra1_dynamicShift_c1_SHIFT)

/* Bits in LCN20PHY_gpiomuxConfigExtra2 */
#define LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c2_SHIFT      0
#define LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c2_MASK      (0x1f << LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c2_SHIFT)
#define LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c3_SHIFT      5
#define LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c3_MASK      (0x1f << LCN20PHY_gpiomuxConfigExtra2_dynamicShift_c3_SHIFT)

/* Bits in LCN20PHY_gpioFinal */
#define LCN20PHY_gpioFinal_gpio_out_final_SHIFT      0
#define LCN20PHY_gpioFinal_gpio_out_final_MASK      (0xffff << LCN20PHY_gpioFinal_gpio_out_final_SHIFT)

/* Bits in LCN20PHY_Intf2txfifo_Ctrl */
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_en_SHIFT      0
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_en_MASK      (0x1 << LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_en_SHIFT)
#define LCN20PHY_Intf2txfifo_Ctrl_capture_div2_SHIFT      1
#define LCN20PHY_Intf2txfifo_Ctrl_capture_div2_MASK      (0x1 << LCN20PHY_Intf2txfifo_Ctrl_capture_div2_SHIFT)
#define LCN20PHY_Intf2txfifo_Ctrl_intf_reset_flag_SHIFT      2
#define LCN20PHY_Intf2txfifo_Ctrl_intf_reset_flag_MASK      (0x1 << LCN20PHY_Intf2txfifo_Ctrl_intf_reset_flag_SHIFT)
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_fsm_SHIFT      3
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_fsm_MASK      (0x3 << LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_fsm_SHIFT)
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_err_SHIFT      5
#define LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_err_MASK      (0x1 << LCN20PHY_Intf2txfifo_Ctrl_intf_self_test_err_SHIFT)
#define LCN20PHY_Intf2txfifo_Ctrl_intfmac_soft_reset_SHIFT      6
#define LCN20PHY_Intf2txfifo_Ctrl_intfmac_soft_reset_MASK      (0x1 << LCN20PHY_Intf2txfifo_Ctrl_intfmac_soft_reset_SHIFT)

/* Bits in LCN20PHY_dbg_samp_coll_ctrl */
#define LCN20PHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT      0
#define LCN20PHY_dbg_samp_coll_ctrl_samp_coll_en_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_samp_coll_en_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT      5
#define LCN20PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_start_mac_xfer_trig_mode_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT      6
#define LCN20PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_end_mac_xfer_trig_mode_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT      7
#define LCN20PHY_dbg_samp_coll_ctrl_sync_with_clken_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_sync_with_clken_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT      8
#define LCN20PHY_dbg_samp_coll_ctrl_send_data2maconly_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_send_data2maconly_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_samp_rate_SHIFT      9
#define LCN20PHY_dbg_samp_coll_ctrl_samp_rate_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_samp_rate_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT      14
#define LCN20PHY_dbg_samp_coll_ctrl_wraparoundspb_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_wraparoundspb_SHIFT)
#define LCN20PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT      15
#define LCN20PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_MASK      (0x1 << LCN20PHY_dbg_samp_coll_ctrl_conv_vld_frm40_2_80_SHIFT)

/* Bits in LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0 */
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT      0
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_MASK      (0xffff << LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_dbg_samp_coll_start_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16 */
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT      0
#define LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_MASK      (0xffff << LCN20PHY_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_dbg_samp_coll_start_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0 */
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT      0
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_MASK      (0xffff << LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_dbg_samp_coll_end_mac_xfer_trig_timer_15_0_SHIFT)

/* Bits in LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16 */
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT      0
#define LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_MASK      (0xffff << LCN20PHY_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_dbg_samp_coll_end_mac_xfer_trig_timer_31_16_SHIFT)

/* Bits in LCN20PHY_dbg_sts */
#define LCN20PHY_dbg_sts_reset_stats_SHIFT      0
#define LCN20PHY_dbg_sts_reset_stats_MASK      (0x1 << LCN20PHY_dbg_sts_reset_stats_SHIFT)
#define LCN20PHY_dbg_sts_dbg_sts_spb_last_wr_add_SHIFT      1
#define LCN20PHY_dbg_sts_dbg_sts_spb_last_wr_add_MASK      (0xff << LCN20PHY_dbg_sts_dbg_sts_spb_last_wr_add_SHIFT)
#define LCN20PHY_dbg_sts_samp_coll_done_SHIFT      9
#define LCN20PHY_dbg_sts_samp_coll_done_MASK      (0x1 << LCN20PHY_dbg_sts_samp_coll_done_SHIFT)

/* Bits in LCN20PHY_force_adc_lsb_zero */
#define LCN20PHY_force_adc_lsb_zero_force_adc_lsb_zero_SHIFT      0
#define LCN20PHY_force_adc_lsb_zero_force_adc_lsb_zero_MASK      (0x1 << LCN20PHY_force_adc_lsb_zero_force_adc_lsb_zero_SHIFT)

/* Bits in LCN20PHY_sslpnphy_gpio_out_en_15_0 */
#define LCN20PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT      0
#define LCN20PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_MASK      (0xffff << LCN20PHY_sslpnphy_gpio_out_en_15_0_sslpnphy_gpio_out_en_15_0_SHIFT)

/* Bits in LCN20PHY_sslpnphy_gpio_out_en_31_16 */
#define LCN20PHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_SHIFT      0
#define LCN20PHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_MASK      (0xffff << LCN20PHY_sslpnphy_gpio_out_en_31_16_sslpnphy_gpio_out_en_31_16_SHIFT)

/* Bits in LCN20PHY_txTailCountValue40MHZ */
#define LCN20PHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT      0
#define LCN20PHY_txTailCountValue40MHZ_TailCountValue40Mhz_MASK      (0xff << LCN20PHY_txTailCountValue40MHZ_TailCountValue40Mhz_SHIFT)

/* Bits in LCN20PHY_BphyControl6 */
#define LCN20PHY_BphyControl6_bphyCrsCntLngValue40Mhz_SHIFT      0
#define LCN20PHY_BphyControl6_bphyCrsCntLngValue40Mhz_MASK      (0xff << LCN20PHY_BphyControl6_bphyCrsCntLngValue40Mhz_SHIFT)
#define LCN20PHY_BphyControl6_bphyCrsCntShtValue40Mhz_SHIFT      8
#define LCN20PHY_BphyControl6_bphyCrsCntShtValue40Mhz_MASK      (0xff << LCN20PHY_BphyControl6_bphyCrsCntShtValue40Mhz_SHIFT)

/* Bits in LCN20PHY_rifstimeout40mhz1Sym */
#define LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT      0
#define LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_MASK      (0xff << LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Gf_SHIFT)
#define LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT      8
#define LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_MASK      (0xff << LCN20PHY_rifstimeout40mhz1Sym_rifsStTimeout40Leg_SHIFT)

/* Bits in LCN20PHY_rifstimeout40mhzBw */
#define LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT      0
#define LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_MASK      (0xff << LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40MhzBw_SHIFT)
#define LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT      8
#define LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_MASK      (0xff << LCN20PHY_rifstimeout40mhzBw_rifsStTimeout40LegSixMbps_SHIFT)

/* Bits in LCN20PHY_pktfsmctrl */
#define LCN20PHY_pktfsmctrl_dmdStExitEn_SHIFT      0
#define LCN20PHY_pktfsmctrl_dmdStExitEn_MASK      (0x1 << LCN20PHY_pktfsmctrl_dmdStExitEn_SHIFT)
#define LCN20PHY_pktfsmctrl_rifsDetectionEn_SHIFT      2
#define LCN20PHY_pktfsmctrl_rifsDetectionEn_MASK      (0x1 << LCN20PHY_pktfsmctrl_rifsDetectionEn_SHIFT)
#define LCN20PHY_pktfsmctrl_dmdStExitEn_alt_SHIFT      4
#define LCN20PHY_pktfsmctrl_dmdStExitEn_alt_MASK      (0x1 << LCN20PHY_pktfsmctrl_dmdStExitEn_alt_SHIFT)
#define LCN20PHY_pktfsmctrl_symbolCntExitEn_SHIFT      5
#define LCN20PHY_pktfsmctrl_symbolCntExitEn_MASK      (0x1 << LCN20PHY_pktfsmctrl_symbolCntExitEn_SHIFT)

/* Bits in LCN20PHY_ed_timeoutValue_2 */
#define LCN20PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT      0
#define LCN20PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_MASK      (0xffff << LCN20PHY_ed_timeoutValue_2_edtimeoutDmdRstExit_SHIFT)

/* Bits in LCN20PHY_PapdEnable0 */
#define LCN20PHY_PapdEnable0_papd_compEnb_SHIFT      0
#define LCN20PHY_PapdEnable0_papd_compEnb_MASK      (0x1 << LCN20PHY_PapdEnable0_papd_compEnb_SHIFT)
#define LCN20PHY_PapdEnable0_papd_mcs_dependent_comp_enable_SHIFT      1
#define LCN20PHY_PapdEnable0_papd_mcs_dependent_comp_enable_MASK      (0x1 << LCN20PHY_PapdEnable0_papd_mcs_dependent_comp_enable_SHIFT)
#define LCN20PHY_PapdEnable0_gain_dac_rf_override_SHIFT      2
#define LCN20PHY_PapdEnable0_gain_dac_rf_override_MASK      (0x1 << LCN20PHY_PapdEnable0_gain_dac_rf_override_SHIFT)
#define LCN20PHY_PapdEnable0_papd_compCckEnb_SHIFT      3
#define LCN20PHY_PapdEnable0_papd_compCckEnb_MASK      (0x1 << LCN20PHY_PapdEnable0_papd_compCckEnb_SHIFT)
#define LCN20PHY_PapdEnable0_gain_dac_rf_reg_SHIFT      4
#define LCN20PHY_PapdEnable0_gain_dac_rf_reg_MASK      (0x1ff << LCN20PHY_PapdEnable0_gain_dac_rf_reg_SHIFT)
#define LCN20PHY_PapdEnable0_papd_interpolation_SHIFT      13
#define LCN20PHY_PapdEnable0_papd_interpolation_MASK      (0x1 << LCN20PHY_PapdEnable0_papd_interpolation_SHIFT)

/* Bits in LCN20PHY_papd_control3 */
#define LCN20PHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT      0
#define LCN20PHY_papd_control3_papdcal_dout_phase40Mhz_MASK      (0x1 << LCN20PHY_papd_control3_papdcal_dout_phase40Mhz_SHIFT)
#define LCN20PHY_papd_control3_retain_sync_taps_SHIFT      1
#define LCN20PHY_papd_control3_retain_sync_taps_MASK      (0x1 << LCN20PHY_papd_control3_retain_sync_taps_SHIFT)
#define LCN20PHY_papd_control3_adc_iq_swap_SHIFT      2
#define LCN20PHY_papd_control3_adc_iq_swap_MASK      (0x1 << LCN20PHY_papd_control3_adc_iq_swap_SHIFT)

/* Bits in LCN20PHY_EpsilonTableAdjust */
#define LCN20PHY_EpsilonTableAdjust_epsilonOffset_SHIFT      7
#define LCN20PHY_EpsilonTableAdjust_epsilonOffset_MASK      (0x1ff << LCN20PHY_EpsilonTableAdjust_epsilonOffset_SHIFT)
#define LCN20PHY_EpsilonTableAdjust_epsilonScalar_SHIFT      0
#define LCN20PHY_EpsilonTableAdjust_epsilonScalar_MASK      (0x7f << LCN20PHY_EpsilonTableAdjust_epsilonScalar_SHIFT)

/* Bits in LCN20PHY_EpsilonOverrideI */
#define LCN20PHY_EpsilonOverrideI_epsilonFixedPoint_SHIFT      14
#define LCN20PHY_EpsilonOverrideI_epsilonFixedPoint_MASK      (0x3 << LCN20PHY_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
#define LCN20PHY_EpsilonOverrideI_epsilonOverride_SHIFT      13
#define LCN20PHY_EpsilonOverrideI_epsilonOverride_MASK      (0x1 << LCN20PHY_EpsilonOverrideI_epsilonOverride_SHIFT)
#define LCN20PHY_EpsilonOverrideI_epsilonOverrideI_SHIFT      0
#define LCN20PHY_EpsilonOverrideI_epsilonOverrideI_MASK      (0x1fff << LCN20PHY_EpsilonOverrideI_epsilonOverrideI_SHIFT)

/* Bits in LCN20PHY_EpsilonOverrideQ */
#define LCN20PHY_EpsilonOverrideQ_epsilonOverrideQ_SHIFT      0
#define LCN20PHY_EpsilonOverrideQ_epsilonOverrideQ_MASK      (0x1fff << LCN20PHY_EpsilonOverrideQ_epsilonOverrideQ_SHIFT)

/* Bits in LCN20PHY_PapdPolarSaturation0 */
#define LCN20PHY_PapdPolarSaturation0_polar_saturate_SHIFT      0
#define LCN20PHY_PapdPolarSaturation0_polar_saturate_MASK      (0x1 << LCN20PHY_PapdPolarSaturation0_polar_saturate_SHIFT)
#define LCN20PHY_PapdPolarSaturation0_cckpolar_saturate_SHIFT      1
#define LCN20PHY_PapdPolarSaturation0_cckpolar_saturate_MASK      (0x1 << LCN20PHY_PapdPolarSaturation0_cckpolar_saturate_SHIFT)
#define LCN20PHY_PapdPolarSaturation0_stop_index_SHIFT      8
#define LCN20PHY_PapdPolarSaturation0_stop_index_MASK      (0x7f << LCN20PHY_PapdPolarSaturation0_stop_index_SHIFT)

/* Bits in LCN20PHY_PapdPolarSaturation1 */
#define LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_SHIFT      0
#define LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_MASK      (0x1 << LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_SHIFT)
#define LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_value_SHIFT      4
#define LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_value_MASK      (0x1ff << LCN20PHY_PapdPolarSaturation1_polar_saturate_amp_override_value_SHIFT)

/* Bits in LCN20PHY_PapdPolarSaturation2 */
#define LCN20PHY_PapdPolarSaturation2_inv_index_scalar_SHIFT      0
#define LCN20PHY_PapdPolarSaturation2_inv_index_scalar_MASK      (0x1fff << LCN20PHY_PapdPolarSaturation2_inv_index_scalar_SHIFT)

/* Bits in LCN20PHY_PapdLutSel0 */
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_SHIFT      0
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_MASK      (0x1 << LCN20PHY_PapdLutSel0_papd_lut_select_ovr_SHIFT)
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_cck_SHIFT      2
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_cck_MASK      (0x7 << LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_cck_SHIFT)
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_SHIFT      5
#define LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_MASK      (0x7 << LCN20PHY_PapdLutSel0_papd_lut_select_ovr_val_SHIFT)

/* Bits in LCN20PHY_PapdLutSel1 */
#define LCN20PHY_PapdLutSel1_papd_index_offset_lut0_SHIFT      0
#define LCN20PHY_PapdLutSel1_papd_index_offset_lut0_MASK      (0xff << LCN20PHY_PapdLutSel1_papd_index_offset_lut0_SHIFT)
#define LCN20PHY_PapdLutSel1_papd_index_offset_lut1_SHIFT      8
#define LCN20PHY_PapdLutSel1_papd_index_offset_lut1_MASK      (0xff << LCN20PHY_PapdLutSel1_papd_index_offset_lut1_SHIFT)

/* Bits in LCN20PHY_PapdLutSel2 */
#define LCN20PHY_PapdLutSel2_papd_index_offset_lut2_SHIFT      0
#define LCN20PHY_PapdLutSel2_papd_index_offset_lut2_MASK      (0xff << LCN20PHY_PapdLutSel2_papd_index_offset_lut2_SHIFT)
#define LCN20PHY_PapdLutSel2_papd_index_offset_lut3_SHIFT      8
#define LCN20PHY_PapdLutSel2_papd_index_offset_lut3_MASK      (0xff << LCN20PHY_PapdLutSel2_papd_index_offset_lut3_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtCtrl1 */
#define LCN20PHY_rxmacifAbrtCtrl1_immAbort_SHIFT      0
#define LCN20PHY_rxmacifAbrtCtrl1_immAbort_MASK      (0x1 << LCN20PHY_rxmacifAbrtCtrl1_immAbort_SHIFT)
#define LCN20PHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT      1
#define LCN20PHY_rxmacifAbrtCtrl1_symbolDoneWait_MASK      (0x1 << LCN20PHY_rxmacifAbrtCtrl1_symbolDoneWait_SHIFT)
#define LCN20PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT      2
#define LCN20PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_MASK      (0x1 << LCN20PHY_rxmacifAbrtCtrl1_sendDummyHdrStat_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtHdr3_1 */
#define LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT      0
#define LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_0_SHIFT)
#define LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT      8
#define LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr3_1_dummyHdr3_1_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtHdr3_2 */
#define LCN20PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT      0
#define LCN20PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr3_2_dummyHdr3_2_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtHdr6_1 */
#define LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT      0
#define LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_0_SHIFT)
#define LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT      8
#define LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_1_dummyHdr6_1_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtHdr6_2 */
#define LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT      0
#define LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_2_SHIFT)
#define LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT      8
#define LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_2_dummyHdr6_3_SHIFT)

/* Bits in LCN20PHY_rxmacifAbrtHdr6_3 */
#define LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT      0
#define LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_4_SHIFT)
#define LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT      8
#define LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_MASK      (0xff << LCN20PHY_rxmacifAbrtHdr6_3_dummyHdr6_5_SHIFT)

/* Bits in LCN20PHY_rxmacifStat_1 */
#define LCN20PHY_rxmacifStat_1_dummyStatus_0_SHIFT      0
#define LCN20PHY_rxmacifStat_1_dummyStatus_0_MASK      (0xff << LCN20PHY_rxmacifStat_1_dummyStatus_0_SHIFT)
#define LCN20PHY_rxmacifStat_1_dummyStatus_1_SHIFT      8
#define LCN20PHY_rxmacifStat_1_dummyStatus_1_MASK      (0xff << LCN20PHY_rxmacifStat_1_dummyStatus_1_SHIFT)

/* Bits in LCN20PHY_rxmacifStat_2 */
#define LCN20PHY_rxmacifStat_2_dummyStatus_2_SHIFT      0
#define LCN20PHY_rxmacifStat_2_dummyStatus_2_MASK      (0xff << LCN20PHY_rxmacifStat_2_dummyStatus_2_SHIFT)
#define LCN20PHY_rxmacifStat_2_dummyStatus_3_SHIFT      8
#define LCN20PHY_rxmacifStat_2_dummyStatus_3_MASK      (0xff << LCN20PHY_rxmacifStat_2_dummyStatus_3_SHIFT)

/* Bits in LCN20PHY_rxmacifStat_3 */
#define LCN20PHY_rxmacifStat_3_dummyStatus_4_SHIFT      0
#define LCN20PHY_rxmacifStat_3_dummyStatus_4_MASK      (0xff << LCN20PHY_rxmacifStat_3_dummyStatus_4_SHIFT)
#define LCN20PHY_rxmacifStat_3_dummyStatus_5_SHIFT      8
#define LCN20PHY_rxmacifStat_3_dummyStatus_5_MASK      (0xff << LCN20PHY_rxmacifStat_3_dummyStatus_5_SHIFT)

/* Bits in LCN20PHY_rxmacifStat_4 */
#define LCN20PHY_rxmacifStat_4_dummyStatus_6_SHIFT      0
#define LCN20PHY_rxmacifStat_4_dummyStatus_6_MASK      (0xff << LCN20PHY_rxmacifStat_4_dummyStatus_6_SHIFT)
#define LCN20PHY_rxmacifStat_4_dummyStatus_7_SHIFT      8
#define LCN20PHY_rxmacifStat_4_dummyStatus_7_MASK      (0xff << LCN20PHY_rxmacifStat_4_dummyStatus_7_SHIFT)

/* Bits in LCN20PHY_headerDoneSampleCount */
#define LCN20PHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT      0
#define LCN20PHY_headerDoneSampleCount_hdrDoneSmplCnt_MASK      (0x7f << LCN20PHY_headerDoneSampleCount_hdrDoneSmplCnt_SHIFT)

/* Bits in LCN20PHY_PapdCalAddress */
#define LCN20PHY_PapdCalAddress_papdEndAddr_SHIFT      8
#define LCN20PHY_PapdCalAddress_papdEndAddr_MASK      (0x7f << LCN20PHY_PapdCalAddress_papdEndAddr_SHIFT)
#define LCN20PHY_PapdCalAddress_papdReset_SHIFT      7
#define LCN20PHY_PapdCalAddress_papdReset_MASK      (0x1 << LCN20PHY_PapdCalAddress_papdReset_SHIFT)
#define LCN20PHY_PapdCalAddress_papdStartAddr_SHIFT      0
#define LCN20PHY_PapdCalAddress_papdStartAddr_MASK      (0x7f << LCN20PHY_PapdCalAddress_papdStartAddr_SHIFT)

/* Bits in LCN20PHY_PapdCalYrefEpsilon */
#define LCN20PHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT      8
#define LCN20PHY_PapdCalYrefEpsilon_papdEpsilonInit_MASK      (0x7 << LCN20PHY_PapdCalYrefEpsilon_papdEpsilonInit_SHIFT)
#define LCN20PHY_PapdCalYrefEpsilon_papdInitYref_SHIFT      7
#define LCN20PHY_PapdCalYrefEpsilon_papdInitYref_MASK      (0x1 << LCN20PHY_PapdCalYrefEpsilon_papdInitYref_SHIFT)
#define LCN20PHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT      0
#define LCN20PHY_PapdCalYrefEpsilon_papdYrefAddr_MASK      (0x7f << LCN20PHY_PapdCalYrefEpsilon_papdYrefAddr_SHIFT)

/* Bits in LCN20PHY_PapdCalSettle */
#define LCN20PHY_PapdCalSettle_papd_calSettleTime_SHIFT      0
#define LCN20PHY_PapdCalSettle_papd_calSettleTime_MASK      (0xfff << LCN20PHY_PapdCalSettle_papd_calSettleTime_SHIFT)

/* Bits in LCN20PHY_PapdCalCorrelate */
#define LCN20PHY_PapdCalCorrelate_papd_calCorrTime_SHIFT      0
#define LCN20PHY_PapdCalCorrelate_papd_calCorrTime_MASK      (0xfff << LCN20PHY_PapdCalCorrelate_papd_calCorrTime_SHIFT)

/* Bits in LCN20PHY_PapdCalStart */
#define LCN20PHY_PapdCalStart_papdStart_SHIFT      0
#define LCN20PHY_PapdCalStart_papdStart_MASK      (0x1 << LCN20PHY_PapdCalStart_papdStart_SHIFT)

/* Bits in LCN20PHY_papdCalCorrDebugAddr */
#define LCN20PHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT      0
#define LCN20PHY_papdCalCorrDebugAddr_papdCorrDebugAddr_MASK      (0x7f << LCN20PHY_papdCalCorrDebugAddr_papdCorrDebugAddr_SHIFT)

/* Bits in LCN20PHY_PapdEpsilonUpdateIterations */
#define LCN20PHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT      0
#define LCN20PHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_MASK      (0x1ff << LCN20PHY_PapdEpsilonUpdateIterations_epsilonUpdateIterations_SHIFT)

/* Bits in LCN20PHY_PapdIpaOffCorr */
#define LCN20PHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT      0
#define LCN20PHY_PapdIpaOffCorr_papd_calIpaOffCorr_MASK      (0xfff << LCN20PHY_PapdIpaOffCorr_papd_calIpaOffCorr_SHIFT)

/* Bits in LCN20PHY_PapdIpaOffPower */
#define LCN20PHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT      0
#define LCN20PHY_PapdIpaOffPower_papd_calIpaOffPower_MASK      (0xfff << LCN20PHY_PapdIpaOffPower_papd_calIpaOffPower_SHIFT)

/* Bits in LCN20PHY_PapdCalCoreSel */
#define LCN20PHY_PapdCalCoreSel_papdCoreSel_SHIFT      0
#define LCN20PHY_PapdCalCoreSel_papdCoreSel_MASK      (0x3 << LCN20PHY_PapdCalCoreSel_papdCoreSel_SHIFT)

/* Bits in LCN20PHY_PapdCalTableMode */
#define LCN20PHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT      13
#define LCN20PHY_PapdCalTableMode_papdOverrideLowpwrMode_MASK      (0x1 << LCN20PHY_PapdCalTableMode_papdOverrideLowpwrMode_SHIFT)
#define LCN20PHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT      12
#define LCN20PHY_PapdCalTableMode_papdOverrideLowpwrEn_MASK      (0x1 << LCN20PHY_PapdCalTableMode_papdOverrideLowpwrEn_SHIFT)
#define LCN20PHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT      4
#define LCN20PHY_PapdCalTableMode_papdYrefAddrLowpwr_MASK      (0x7f << LCN20PHY_PapdCalTableMode_papdYrefAddrLowpwr_SHIFT)
#define LCN20PHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT      2
#define LCN20PHY_PapdCalTableMode_papdLowpwrTableEn_MASK      (0x1 << LCN20PHY_PapdCalTableMode_papdLowpwrTableEn_SHIFT)
#define LCN20PHY_PapdCalTableMode_papdHighResEn_SHIFT      1
#define LCN20PHY_PapdCalTableMode_papdHighResEn_MASK      (0x1 << LCN20PHY_PapdCalTableMode_papdHighResEn_SHIFT)
#define LCN20PHY_PapdCalTableMode_papdTwoTableEn_SHIFT      0
#define LCN20PHY_PapdCalTableMode_papdTwoTableEn_MASK      (0x1 << LCN20PHY_PapdCalTableMode_papdTwoTableEn_SHIFT)

/* Bits in LCN20PHY_PapdCalYrefOverride_I */
#define LCN20PHY_PapdCalYrefOverride_I_papdYrefOverride_I_SHIFT      0
#define LCN20PHY_PapdCalYrefOverride_I_papdYrefOverride_I_MASK      (0xffff << LCN20PHY_PapdCalYrefOverride_I_papdYrefOverride_I_SHIFT)

/* Bits in LCN20PHY_PapdCalYrefOverride_Q */
#define LCN20PHY_PapdCalYrefOverride_Q_papdYrefOverride_Q_SHIFT      0
#define LCN20PHY_PapdCalYrefOverride_Q_papdYrefOverride_Q_MASK      (0xffff << LCN20PHY_PapdCalYrefOverride_Q_papdYrefOverride_Q_SHIFT)

/* Bits in LCN20PHY_PapdCalShifts */
#define LCN20PHY_PapdCalShifts_papd_cal_use_farrow_msb_SHIFT      14
#define LCN20PHY_PapdCalShifts_papd_cal_use_farrow_msb_MASK      (0x1 << LCN20PHY_PapdCalShifts_papd_cal_use_farrow_msb_SHIFT)
#define LCN20PHY_PapdCalShifts_papd_calEnb_SHIFT      13
#define LCN20PHY_PapdCalShifts_papd_calEnb_MASK      (0x1 << LCN20PHY_PapdCalShifts_papd_calEnb_SHIFT)
#define LCN20PHY_PapdCalShifts_papdYrefOverride_SHIFT      12
#define LCN20PHY_PapdCalShifts_papdYrefOverride_MASK      (0x1 << LCN20PHY_PapdCalShifts_papdYrefOverride_SHIFT)
#define LCN20PHY_PapdCalShifts_papdLambda_Q_SHIFT      8
#define LCN20PHY_PapdCalShifts_papdLambda_Q_MASK      (0xf << LCN20PHY_PapdCalShifts_papdLambda_Q_SHIFT)
#define LCN20PHY_PapdCalShifts_papdLambda_I_SHIFT      4
#define LCN20PHY_PapdCalShifts_papdLambda_I_MASK      (0xf << LCN20PHY_PapdCalShifts_papdLambda_I_SHIFT)
#define LCN20PHY_PapdCalShifts_papdCorrShift_SHIFT      0
#define LCN20PHY_PapdCalShifts_papdCorrShift_MASK      (0xf << LCN20PHY_PapdCalShifts_papdCorrShift_SHIFT)

/* Bits in LCN20PHY_PapdCalAdjustDelay */
#define LCN20PHY_PapdCalAdjustDelay_papd_calAdjustDelay_SHIFT      0
#define LCN20PHY_PapdCalAdjustDelay_papd_calAdjustDelay_MASK      (0xfff << LCN20PHY_PapdCalAdjustDelay_papd_calAdjustDelay_SHIFT)

/* Bits in LCN20PHY_BypassPredacRound */
#define LCN20PHY_BypassPredacRound_bypassPredacRnd_SHIFT      0
#define LCN20PHY_BypassPredacRound_bypassPredacRnd_MASK      (0x1 << LCN20PHY_BypassPredacRound_bypassPredacRnd_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_ctrl */
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_en_SHIFT      0
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_en_MASK      (0x1 << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_en_SHIFT)
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_dc_comp_en_SHIFT      1
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_dc_comp_en_MASK      (0x1 << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_dc_comp_en_SHIFT)
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_cckcomp_en_SHIFT      2
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_cckcomp_en_MASK      (0x1 << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_cckcomp_en_SHIFT)
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_rfpwr_override_en_SHIFT      3
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_rfpwr_override_en_MASK      (0x1 << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_rfpwr_override_en_SHIFT)
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_signed_lut_en_SHIFT      4
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_signed_lut_en_MASK      (0x1 << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_signed_lut_en_SHIFT)
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_tbl_sz_SHIFT      6
#define LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_tbl_sz_MASK      (0xff << LCN20PHY_txbbpdcomp_ctrl_txbbpdcomp_tbl_sz_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_tbl_idx */
#define LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_start_idx_SHIFT      0
#define LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_start_idx_MASK      (0x7f << LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_start_idx_SHIFT)
#define LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_stop_idx_SHIFT      7
#define LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_stop_idx_MASK      (0x7f << LCN20PHY_txbbpdcomp_tbl_idx_txbbpdcomp_stop_idx_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_dc_offseti */
#define LCN20PHY_txbbpdcomp_dc_offseti_txbbpdcomp_dc_offseti_SHIFT      0
#define LCN20PHY_txbbpdcomp_dc_offseti_txbbpdcomp_dc_offseti_MASK      (0x3ff << LCN20PHY_txbbpdcomp_dc_offseti_txbbpdcomp_dc_offseti_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_dc_offsetq */
#define LCN20PHY_txbbpdcomp_dc_offsetq_txbbpdcomp_dc_offsetq_SHIFT      0
#define LCN20PHY_txbbpdcomp_dc_offsetq_txbbpdcomp_dc_offsetq_MASK      (0x3ff << LCN20PHY_txbbpdcomp_dc_offsetq_txbbpdcomp_dc_offsetq_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_cckdc_offseti */
#define LCN20PHY_txbbpdcomp_cckdc_offseti_txbbpdcomp_cckdc_offseti_SHIFT      0
#define LCN20PHY_txbbpdcomp_cckdc_offseti_txbbpdcomp_cckdc_offseti_MASK      (0x3ff << LCN20PHY_txbbpdcomp_cckdc_offseti_txbbpdcomp_cckdc_offseti_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_cckdc_offsetq */
#define LCN20PHY_txbbpdcomp_cckdc_offsetq_txbbpdcomp_cckdc_offsetq_SHIFT      0
#define LCN20PHY_txbbpdcomp_cckdc_offsetq_txbbpdcomp_cckdc_offsetq_MASK      (0x3ff << LCN20PHY_txbbpdcomp_cckdc_offsetq_txbbpdcomp_cckdc_offsetq_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_rfpwr_ctrl */
#define LCN20PHY_txbbpdcomp_rfpwr_ctrl_txbbpdcomp_rfpwr_override_val_SHIFT      0
#define LCN20PHY_txbbpdcomp_rfpwr_ctrl_txbbpdcomp_rfpwr_override_val_MASK      (0x1ff << LCN20PHY_txbbpdcomp_rfpwr_ctrl_txbbpdcomp_rfpwr_override_val_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_scaling */
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_idx_scalar_SHIFT      0
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_idx_scalar_MASK      (0xff << LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_idx_scalar_SHIFT)
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_idx_SHIFT      8
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_idx_MASK      (0x7 << LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_idx_SHIFT)
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_eps_SHIFT      11
#define LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_eps_MASK      (0xf << LCN20PHY_txbbpdcomp_scaling_txbbpdcomp_nfracbits_eps_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_idx_offset2 */
#define LCN20PHY_txbbpdcomp_idx_offset2_txbbpdcomp_idx_offset2_SHIFT      0
#define LCN20PHY_txbbpdcomp_idx_offset2_txbbpdcomp_idx_offset2_MASK      (0xff << LCN20PHY_txbbpdcomp_idx_offset2_txbbpdcomp_idx_offset2_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_idx_offseti */
#define LCN20PHY_txbbpdcomp_idx_offseti_txbbpdcomp_idx_offseti_SHIFT      0
#define LCN20PHY_txbbpdcomp_idx_offseti_txbbpdcomp_idx_offseti_MASK      (0xff << LCN20PHY_txbbpdcomp_idx_offseti_txbbpdcomp_idx_offseti_SHIFT)

/* Bits in LCN20PHY_txbbpdcomp_idx_offsetq */
#define LCN20PHY_txbbpdcomp_idx_offsetq_txbbpdcomp_idx_offsetq_SHIFT      0
#define LCN20PHY_txbbpdcomp_idx_offsetq_txbbpdcomp_idx_offsetq_MASK      (0xff << LCN20PHY_txbbpdcomp_idx_offsetq_txbbpdcomp_idx_offsetq_SHIFT)

/* Bits in LCN20PHY_sslpnphy40mhzClkCtrl */
#define LCN20PHY_sslpnphy40mhzClkCtrl_crs20UClkEn_SHIFT      0
#define LCN20PHY_sslpnphy40mhzClkCtrl_crs20UClkEn_MASK      (0x1 << LCN20PHY_sslpnphy40mhzClkCtrl_crs20UClkEn_SHIFT)
#define LCN20PHY_sslpnphy40mhzClkCtrl_crs20LClkEn_SHIFT      1
#define LCN20PHY_sslpnphy40mhzClkCtrl_crs20LClkEn_MASK      (0x1 << LCN20PHY_sslpnphy40mhzClkCtrl_crs20LClkEn_SHIFT)
#define LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_SHIFT      2
#define LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_MASK      (0x1 << LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20UClk80On_SHIFT)
#define LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_SHIFT      3
#define LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_MASK      (0x1 << LCN20PHY_sslpnphy40mhzClkCtrl_forceCrs20LClk80On_SHIFT)

/* Bits in LCN20PHY_ht_tap0_i */
#define LCN20PHY_ht_tap0_i_ht_tap0_i_SHIFT      0
#define LCN20PHY_ht_tap0_i_ht_tap0_i_MASK      (0x3ff << LCN20PHY_ht_tap0_i_ht_tap0_i_SHIFT)

/* Bits in LCN20PHY_ht_tap1_i */
#define LCN20PHY_ht_tap1_i_ht_tap1_i_SHIFT      0
#define LCN20PHY_ht_tap1_i_ht_tap1_i_MASK      (0x3ff << LCN20PHY_ht_tap1_i_ht_tap1_i_SHIFT)

/* Bits in LCN20PHY_ht_tap2_i */
#define LCN20PHY_ht_tap2_i_ht_tap2_i_SHIFT      0
#define LCN20PHY_ht_tap2_i_ht_tap2_i_MASK      (0x3ff << LCN20PHY_ht_tap2_i_ht_tap2_i_SHIFT)

/* Bits in LCN20PHY_ht_tap3_i */
#define LCN20PHY_ht_tap3_i_ht_tap3_i_SHIFT      0
#define LCN20PHY_ht_tap3_i_ht_tap3_i_MASK      (0x3ff << LCN20PHY_ht_tap3_i_ht_tap3_i_SHIFT)

/* Bits in LCN20PHY_ht_tap4_i */
#define LCN20PHY_ht_tap4_i_ht_tap4_i_SHIFT      0
#define LCN20PHY_ht_tap4_i_ht_tap4_i_MASK      (0x3ff << LCN20PHY_ht_tap4_i_ht_tap4_i_SHIFT)

/* Bits in LCN20PHY_ht_tap0_q */
#define LCN20PHY_ht_tap0_q_ht_tap0_q_SHIFT      0
#define LCN20PHY_ht_tap0_q_ht_tap0_q_MASK      (0x3ff << LCN20PHY_ht_tap0_q_ht_tap0_q_SHIFT)

/* Bits in LCN20PHY_ht_tap1_q */
#define LCN20PHY_ht_tap1_q_ht_tap1_q_SHIFT      0
#define LCN20PHY_ht_tap1_q_ht_tap1_q_MASK      (0x3ff << LCN20PHY_ht_tap1_q_ht_tap1_q_SHIFT)

/* Bits in LCN20PHY_ht_tap2_q */
#define LCN20PHY_ht_tap2_q_ht_tap2_q_SHIFT      0
#define LCN20PHY_ht_tap2_q_ht_tap2_q_MASK      (0x3ff << LCN20PHY_ht_tap2_q_ht_tap2_q_SHIFT)

/* Bits in LCN20PHY_ht_tap3_q */
#define LCN20PHY_ht_tap3_q_ht_tap3_q_SHIFT      0
#define LCN20PHY_ht_tap3_q_ht_tap3_q_MASK      (0x3ff << LCN20PHY_ht_tap3_q_ht_tap3_q_SHIFT)

/* Bits in LCN20PHY_ht_tap4_q */
#define LCN20PHY_ht_tap4_q_ht_tap4_q_SHIFT      0
#define LCN20PHY_ht_tap4_q_ht_tap4_q_MASK      (0x3ff << LCN20PHY_ht_tap4_q_ht_tap4_q_SHIFT)

/* Bits in LCN20PHY_txfiltctrl */
#define LCN20PHY_txfiltctrl_realfiltenable_SHIFT      0
#define LCN20PHY_txfiltctrl_realfiltenable_MASK      (0x1 << LCN20PHY_txfiltctrl_realfiltenable_SHIFT)
#define LCN20PHY_txfiltctrl_txcomplexfiltb4papd_SHIFT      1
#define LCN20PHY_txfiltctrl_txcomplexfiltb4papd_MASK      (0x1 << LCN20PHY_txfiltctrl_txcomplexfiltb4papd_SHIFT)

/* Bits in LCN20PHY_txfefilterconfig */
#define LCN20PHY_txfefilterconfig_cck_realfilten_SHIFT      0
#define LCN20PHY_txfefilterconfig_cck_realfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_cck_realfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_cck_cmpxfilten_SHIFT      1
#define LCN20PHY_txfefilterconfig_cck_cmpxfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_cck_cmpxfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_cck_papden_SHIFT      2
#define LCN20PHY_txfefilterconfig_cck_papden_MASK      (0x1 << LCN20PHY_txfefilterconfig_cck_papden_SHIFT)
#define LCN20PHY_txfefilterconfig_cck_cmpxfiltpos_SHIFT      3
#define LCN20PHY_txfefilterconfig_cck_cmpxfiltpos_MASK      (0x1 << LCN20PHY_txfefilterconfig_cck_cmpxfiltpos_SHIFT)
#define LCN20PHY_txfefilterconfig_ofdm_realfilten_SHIFT      4
#define LCN20PHY_txfefilterconfig_ofdm_realfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_ofdm_realfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_ofdm_cmpxfilten_SHIFT      5
#define LCN20PHY_txfefilterconfig_ofdm_cmpxfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_ofdm_cmpxfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_ofdm_papden_SHIFT      6
#define LCN20PHY_txfefilterconfig_ofdm_papden_MASK      (0x1 << LCN20PHY_txfefilterconfig_ofdm_papden_SHIFT)
#define LCN20PHY_txfefilterconfig_ofdm_cmpxfiltpos_SHIFT      7
#define LCN20PHY_txfefilterconfig_ofdm_cmpxfiltpos_MASK      (0x1 << LCN20PHY_txfefilterconfig_ofdm_cmpxfiltpos_SHIFT)
#define LCN20PHY_txfefilterconfig_ht_realfilten_SHIFT      8
#define LCN20PHY_txfefilterconfig_ht_realfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_ht_realfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_ht_cmpxfilten_SHIFT      9
#define LCN20PHY_txfefilterconfig_ht_cmpxfilten_MASK      (0x1 << LCN20PHY_txfefilterconfig_ht_cmpxfilten_SHIFT)
#define LCN20PHY_txfefilterconfig_ht_papden_SHIFT      10
#define LCN20PHY_txfefilterconfig_ht_papden_MASK      (0x1 << LCN20PHY_txfefilterconfig_ht_papden_SHIFT)
#define LCN20PHY_txfefilterconfig_ht_cmpxfiltpos_SHIFT      11
#define LCN20PHY_txfefilterconfig_ht_cmpxfiltpos_MASK      (0x1 << LCN20PHY_txfefilterconfig_ht_cmpxfiltpos_SHIFT)
#define LCN20PHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_SHIFT      12
#define LCN20PHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_MASK      (0x1 << LCN20PHY_txfefilterconfig_realfilt_use_ofdmcoef_4ht_SHIFT)
#define LCN20PHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_SHIFT      13
#define LCN20PHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_MASK      (0x1 << LCN20PHY_txfefilterconfig_cmpxfilt_use_ofdmcoef_4ht_SHIFT)

/* Bits in LCN20PHY_txfefilterctrl */
#define LCN20PHY_txfefilterctrl_txfefilterconfig_en_SHIFT      0
#define LCN20PHY_txfefilterctrl_txfefilterconfig_en_MASK      (0x1 << LCN20PHY_txfefilterctrl_txfefilterconfig_en_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew5 */
#define LCN20PHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew5_deltaPwrValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew5_deltaPwrValid_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew5_deltaPwr_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew5_deltaPwr_SHIFT)

/* Bits in LCN20PHY_statusWaitCtrl */
#define LCN20PHY_statusWaitCtrl_goToStatusWait_SHIFT      0
#define LCN20PHY_statusWaitCtrl_goToStatusWait_MASK      (0x1 << LCN20PHY_statusWaitCtrl_goToStatusWait_SHIFT)
#define LCN20PHY_statusWaitCtrl_statusWaitVal_SHIFT      1
#define LCN20PHY_statusWaitCtrl_statusWaitVal_MASK      (0x7 << LCN20PHY_statusWaitCtrl_statusWaitVal_SHIFT)
#define LCN20PHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT      4
#define LCN20PHY_statusWaitCtrl_oldPhyCrsLogic_MASK      (0x1 << LCN20PHY_statusWaitCtrl_oldPhyCrsLogic_SHIFT)

/* Bits in LCN20PHY_papr_ctrl */
#define LCN20PHY_papr_ctrl_papr_override_enable_SHIFT      0
#define LCN20PHY_papr_ctrl_papr_override_enable_MASK      (0x1 << LCN20PHY_papr_ctrl_papr_override_enable_SHIFT)
#define LCN20PHY_papr_ctrl_papr_final_clipping_en_SHIFT      1
#define LCN20PHY_papr_ctrl_papr_final_clipping_en_MASK      (0x1 << LCN20PHY_papr_ctrl_papr_final_clipping_en_SHIFT)
#define LCN20PHY_papr_ctrl_papr_final_scaling_en_SHIFT      2
#define LCN20PHY_papr_ctrl_papr_final_scaling_en_MASK      (0x1 << LCN20PHY_papr_ctrl_papr_final_scaling_en_SHIFT)
#define LCN20PHY_papr_ctrl_papr_blk_en_SHIFT      3
#define LCN20PHY_papr_ctrl_papr_blk_en_MASK      (0x1 << LCN20PHY_papr_ctrl_papr_blk_en_SHIFT)
#define LCN20PHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT      4
#define LCN20PHY_papr_ctrl_papr_noise_shaping_input_scale_en_MASK      (0x1 << LCN20PHY_papr_ctrl_papr_noise_shaping_input_scale_en_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_group_dly */
#define LCN20PHY_papr_iir_20_20_group_dly_papr_iir_group_dly_SHIFT      0
#define LCN20PHY_papr_iir_20_20_group_dly_papr_iir_group_dly_MASK      (0xf << LCN20PHY_papr_iir_20_20_group_dly_papr_iir_group_dly_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b10 */
#define LCN20PHY_papr_iir_20_20_b10_papr_iir_b10_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b10_papr_iir_b10_MASK      (0xff << LCN20PHY_papr_iir_20_20_b10_papr_iir_b10_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b11 */
#define LCN20PHY_papr_iir_20_20_b11_papr_iir_b11_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b11_papr_iir_b11_MASK      (0xff << LCN20PHY_papr_iir_20_20_b11_papr_iir_b11_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b12 */
#define LCN20PHY_papr_iir_20_20_b12_papr_iir_b12_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b12_papr_iir_b12_MASK      (0xff << LCN20PHY_papr_iir_20_20_b12_papr_iir_b12_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_a11 */
#define LCN20PHY_papr_iir_20_20_a11_papr_iir_a11_SHIFT      0
#define LCN20PHY_papr_iir_20_20_a11_papr_iir_a11_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_a11_papr_iir_a11_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_a12 */
#define LCN20PHY_papr_iir_20_20_a12_papr_iir_a12_SHIFT      0
#define LCN20PHY_papr_iir_20_20_a12_papr_iir_a12_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_a12_papr_iir_a12_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b20 */
#define LCN20PHY_papr_iir_20_20_b20_papr_iir_b20_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b20_papr_iir_b20_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_b20_papr_iir_b20_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b21 */
#define LCN20PHY_papr_iir_20_20_b21_papr_iir_b21_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b21_papr_iir_b21_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_b21_papr_iir_b21_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_b22 */
#define LCN20PHY_papr_iir_20_20_b22_papr_iir_b22_SHIFT      0
#define LCN20PHY_papr_iir_20_20_b22_papr_iir_b22_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_b22_papr_iir_b22_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_a21 */
#define LCN20PHY_papr_iir_20_20_a21_papr_iir_a21_SHIFT      0
#define LCN20PHY_papr_iir_20_20_a21_papr_iir_a21_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_a21_papr_iir_a21_SHIFT)

/* Bits in LCN20PHY_papr_iir_20_20_a22 */
#define LCN20PHY_papr_iir_20_20_a22_papr_iir_a22_SHIFT      0
#define LCN20PHY_papr_iir_20_20_a22_papr_iir_a22_MASK      (0x1ff << LCN20PHY_papr_iir_20_20_a22_papr_iir_a22_SHIFT)

/* Bits in LCN20PHY_paprStat_lutAddress */
#define LCN20PHY_paprStat_lutAddress_lutAddress_SHIFT      0
#define LCN20PHY_paprStat_lutAddress_lutAddress_MASK      (0x3f << LCN20PHY_paprStat_lutAddress_lutAddress_SHIFT)

/* Bits in LCN20PHY_paprStat_gainIndex */
#define LCN20PHY_paprStat_gainIndex_gainIndex_SHIFT      0
#define LCN20PHY_paprStat_gainIndex_gainIndex_MASK      (0x7f << LCN20PHY_paprStat_gainIndex_gainIndex_SHIFT)

/* Bits in LCN20PHY_sslpnHaltCtrl */
#define LCN20PHY_sslpnHaltCtrl_haltModeClkEn_SHIFT      0
#define LCN20PHY_sslpnHaltCtrl_haltModeClkEn_MASK      (0x1 << LCN20PHY_sslpnHaltCtrl_haltModeClkEn_SHIFT)

/* Bits in LCN20PHY_paprStat_gainIndexOffset */
#define LCN20PHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT      0
#define LCN20PHY_paprStat_gainIndexOffset_gainIndexOffset_MASK      (0xff << LCN20PHY_paprStat_gainIndexOffset_gainIndexOffset_SHIFT)

/* Bits in LCN20PHY_paprStat_gamma */
#define LCN20PHY_paprStat_gamma_gamma_SHIFT      0
#define LCN20PHY_paprStat_gamma_gamma_MASK      (0x1fff << LCN20PHY_paprStat_gamma_gamma_SHIFT)

/* Bits in LCN20PHY_paprStat_gammaOffset */
#define LCN20PHY_paprStat_gammaOffset_gammaOffset_SHIFT      0
#define LCN20PHY_paprStat_gammaOffset_gammaOffset_MASK      (0x1fff << LCN20PHY_paprStat_gammaOffset_gammaOffset_SHIFT)

/* Bits in LCN20PHY_paprStat_gamma1 */
#define LCN20PHY_paprStat_gamma1_gamma1_SHIFT      0
#define LCN20PHY_paprStat_gamma1_gamma1_MASK      (0x1fff << LCN20PHY_paprStat_gamma1_gamma1_SHIFT)

/* Bits in LCN20PHY_paprStat_gamma1Offset */
#define LCN20PHY_paprStat_gamma1Offset_gamma1Offset_SHIFT      0
#define LCN20PHY_paprStat_gamma1Offset_gamma1Offset_MASK      (0x1fff << LCN20PHY_paprStat_gamma1Offset_gamma1Offset_SHIFT)

/* Bits in LCN20PHY_papr_gain_index_p0 */
#define LCN20PHY_papr_gain_index_p0_papr_gain_index_SHIFT      0
#define LCN20PHY_papr_gain_index_p0_papr_gain_index_MASK      (0x7f << LCN20PHY_papr_gain_index_p0_papr_gain_index_SHIFT)
#define LCN20PHY_papr_gain_index_p0_papr_enable_SHIFT      7
#define LCN20PHY_papr_gain_index_p0_papr_enable_MASK      (0x1 << LCN20PHY_papr_gain_index_p0_papr_enable_SHIFT)
#define LCN20PHY_papr_gain_index_p0_shrink_scale_SHIFT      8
#define LCN20PHY_papr_gain_index_p0_shrink_scale_MASK      (0x1 << LCN20PHY_papr_gain_index_p0_shrink_scale_SHIFT)

/* Bits in LCN20PHY_papr_gamma_p0 */
#define LCN20PHY_papr_gamma_p0_papr_gamma_SHIFT      0
#define LCN20PHY_papr_gamma_p0_papr_gamma_MASK      (0x1fff << LCN20PHY_papr_gamma_p0_papr_gamma_SHIFT)

/* Bits in LCN20PHY_papr_gamma1_p */
#define LCN20PHY_papr_gamma1_p_papr_gamma1_SHIFT      0
#define LCN20PHY_papr_gamma1_p_papr_gamma1_MASK      (0x1fff << LCN20PHY_papr_gamma1_p_papr_gamma1_SHIFT)

/* Bits in LCN20PHY_TxResamplerEnable */
#define LCN20PHY_TxResamplerEnable_enable_tx_SHIFT      0
#define LCN20PHY_TxResamplerEnable_enable_tx_MASK      (0x1 << LCN20PHY_TxResamplerEnable_enable_tx_SHIFT)
#define LCN20PHY_TxResamplerEnable_almost_full_disable_SHIFT      1
#define LCN20PHY_TxResamplerEnable_almost_full_disable_MASK      (0x1 << LCN20PHY_TxResamplerEnable_almost_full_disable_SHIFT)
#define LCN20PHY_TxResamplerEnable_full_threshold_SHIFT      2
#define LCN20PHY_TxResamplerEnable_full_threshold_MASK      (0x7 << LCN20PHY_TxResamplerEnable_full_threshold_SHIFT)
#define LCN20PHY_TxResamplerEnable_tx_stall_disable_SHIFT      5
#define LCN20PHY_TxResamplerEnable_tx_stall_disable_MASK      (0x1 << LCN20PHY_TxResamplerEnable_tx_stall_disable_SHIFT)
#define LCN20PHY_TxResamplerEnable_tx_fifo_wrrst_onrdrst_enable_SHIFT      6
#define LCN20PHY_TxResamplerEnable_tx_fifo_wrrst_onrdrst_enable_MASK      (0x1 << LCN20PHY_TxResamplerEnable_tx_fifo_wrrst_onrdrst_enable_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0A1 */
#define LCN20PHY_txfilt20CoeffStg0A1_ak1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0A1_ak1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0A2 */
#define LCN20PHY_txfilt20CoeffStg0A2_ak2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0A2_ak2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg1A1 */
#define LCN20PHY_txfilt20CoeffStg1A1_ak1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg1A1_ak1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg1A2 */
#define LCN20PHY_txfilt20CoeffStg1A2_ak2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg1A2_ak2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg2A1 */
#define LCN20PHY_txfilt20CoeffStg2A1_ak1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg2A1_ak1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg2A2 */
#define LCN20PHY_txfilt20CoeffStg2A2_ak2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg2A2_ak2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0B1 */
#define LCN20PHY_txfilt20CoeffStg0B1_bk1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0B1_bk1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0B2 */
#define LCN20PHY_txfilt20CoeffStg0B2_bk2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0B2_bk2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0B3 */
#define LCN20PHY_txfilt20CoeffStg0B3_bk3_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0B3_bk3_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg1B1 */
#define LCN20PHY_txfilt20CoeffStg1B1_bk1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg1B1_bk1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg1B2 */
#define LCN20PHY_txfilt20CoeffStg1B2_bk2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg1B2_bk2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg1B3 */
#define LCN20PHY_txfilt20CoeffStg1B3_bk3_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg1B3_bk3_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg2B1 */
#define LCN20PHY_txfilt20CoeffStg2B1_bk1_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg2B1_bk1_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg2B2 */
#define LCN20PHY_txfilt20CoeffStg2B2_bk2_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg2B2_bk2_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg2B3 */
#define LCN20PHY_txfilt20CoeffStg2B3_bk3_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg2B3_bk3_MASK      (0x7ff << LCN20PHY_txfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCN20PHY_txfilt20Stg1Shft */
#define LCN20PHY_txfilt20Stg1Shft_shft_SHIFT      0
#define LCN20PHY_txfilt20Stg1Shft_shft_MASK      (0x1 << LCN20PHY_txfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20Stg1Shft */
#define LCN20PHY_ccktxfilt20Stg1Shft_shft_SHIFT      0
#define LCN20PHY_ccktxfilt20Stg1Shft_shft_MASK      (0x1 << LCN20PHY_ccktxfilt20Stg1Shft_shft_SHIFT)

/* Bits in LCN20PHY_txfilt20CoeffStg0_leftshift */
#define LCN20PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT      0
#define LCN20PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_MASK      (0xf << LCN20PHY_txfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0_leftshift */
#define LCN20PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_MASK      (0xf << LCN20PHY_ccktxfilt20CoeffStg0_leftshift_stg0_leftshift_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0A1 */
#define LCN20PHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0A1_ak1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg0A1_ak1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0A2 */
#define LCN20PHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0A2_ak2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg0A2_ak2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg1A1 */
#define LCN20PHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg1A1_ak1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg1A1_ak1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg1A2 */
#define LCN20PHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg1A2_ak2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg1A2_ak2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg2A1 */
#define LCN20PHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg2A1_ak1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg2A1_ak1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg2A2 */
#define LCN20PHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg2A2_ak2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg2A2_ak2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0B1 */
#define LCN20PHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0B1_bk1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg0B1_bk1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0B2 */
#define LCN20PHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0B2_bk2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg0B2_bk2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg0B3 */
#define LCN20PHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg0B3_bk3_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg0B3_bk3_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg1B1 */
#define LCN20PHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg1B1_bk1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg1B1_bk1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg1B2 */
#define LCN20PHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg1B2_bk2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg1B2_bk2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg1B3 */
#define LCN20PHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg1B3_bk3_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg1B3_bk3_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg2B1 */
#define LCN20PHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg2B1_bk1_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg2B1_bk1_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg2B2 */
#define LCN20PHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg2B2_bk2_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg2B2_bk2_SHIFT)

/* Bits in LCN20PHY_ccktxfilt20CoeffStg2B3 */
#define LCN20PHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT      0
#define LCN20PHY_ccktxfilt20CoeffStg2B3_bk3_MASK      (0x7ff << LCN20PHY_ccktxfilt20CoeffStg2B3_bk3_SHIFT)

/* Bits in LCN20PHY_rfoverride4 */
#define LCN20PHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT      0
#define LCN20PHY_rfoverride4_lpf_sel_tx_rx_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_sel_tx_rx_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT      2
#define LCN20PHY_rfoverride4_lpf_buf_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_buf_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_tx_buf_pwrup_ovr_SHIFT      3
#define LCN20PHY_rfoverride4_lpf_tx_buf_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_tx_buf_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT      4
#define LCN20PHY_rfoverride4_lpf_dc1_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_dc1_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_byp_dc_ovr_SHIFT      5
#define LCN20PHY_rfoverride4_lpf_byp_dc_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_byp_dc_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_byp_tx_ovr_SHIFT      7
#define LCN20PHY_rfoverride4_lpf_byp_tx_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_byp_tx_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_byp_dac_buf_ovr_SHIFT      8
#define LCN20PHY_rfoverride4_lpf_byp_dac_buf_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_byp_dac_buf_ovr_SHIFT)
#define LCN20PHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT      9
#define LCN20PHY_rfoverride4_trsw_rx_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_trsw_rx_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT      10
#define LCN20PHY_rfoverride4_trsw_tx_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_trsw_tx_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_papu_ovr_SHIFT      11
#define LCN20PHY_rfoverride4_papu_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_papu_ovr_SHIFT)
#define LCN20PHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT      12
#define LCN20PHY_rfoverride4_papd_cal_path_pwrup_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_papd_cal_path_pwrup_ovr_SHIFT)
#define LCN20PHY_rfoverride4_lpf_order_ovr_SHIFT      13
#define LCN20PHY_rfoverride4_lpf_order_ovr_MASK      (0x1 << LCN20PHY_rfoverride4_lpf_order_ovr_SHIFT)

/* Bits in LCN20PHY_rfoverride4val */
#define LCN20PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT      0
#define LCN20PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_sel_tx_rx_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT      2
#define LCN20PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_buf_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_SHIFT      3
#define LCN20PHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_tx_buf_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT      4
#define LCN20PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_dc1_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT      5
#define LCN20PHY_rfoverride4val_lpf_byp_dc_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_byp_dc_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_byp_rx_ovr_val_SHIFT      6
#define LCN20PHY_rfoverride4val_lpf_byp_rx_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_byp_rx_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT      7
#define LCN20PHY_rfoverride4val_lpf_byp_tx_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_byp_tx_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_SHIFT      8
#define LCN20PHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_byp_dac_buf_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT      9
#define LCN20PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_trsw_rx_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT      10
#define LCN20PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_trsw_tx_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_papu_ovr_val_SHIFT      11
#define LCN20PHY_rfoverride4val_papu_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_papu_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT      12
#define LCN20PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_papd_cal_path_pwrup_ovr_val_SHIFT)
#define LCN20PHY_rfoverride4val_lpf_order_ovr_val_SHIFT      13
#define LCN20PHY_rfoverride4val_lpf_order_ovr_val_MASK      (0x1 << LCN20PHY_rfoverride4val_lpf_order_ovr_val_SHIFT)

/* Bits in LCN20PHY_lprfsignallut2 */
#define LCN20PHY_lprfsignallut2_trsw_rx_pwrup_lut_SHIFT      0
#define LCN20PHY_lprfsignallut2_trsw_rx_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_trsw_rx_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_trsw_tx_pwrup_lut_SHIFT      1
#define LCN20PHY_lprfsignallut2_trsw_tx_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_trsw_tx_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_pa_pwrup_lut_SHIFT      2
#define LCN20PHY_lprfsignallut2_pa_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_pa_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_papd_cal_path_pwrup_lut_SHIFT      3
#define LCN20PHY_lprfsignallut2_papd_cal_path_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_papd_cal_path_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_afe_iqadc_pwrup_lut_SHIFT      4
#define LCN20PHY_lprfsignallut2_afe_iqadc_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_afe_iqadc_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_afe_iqdac_pwrup_lut_SHIFT      5
#define LCN20PHY_lprfsignallut2_afe_iqdac_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_afe_iqdac_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_afe_iqadc_aux_en_lut_SHIFT      6
#define LCN20PHY_lprfsignallut2_afe_iqadc_aux_en_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_afe_iqadc_aux_en_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_lna1_pwrup_lut_SHIFT      7
#define LCN20PHY_lprfsignallut2_lna1_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_lna1_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_lna2_pwrup_lut_SHIFT      8
#define LCN20PHY_lprfsignallut2_lna2_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_lna2_pwrup_lut_SHIFT)
#define LCN20PHY_lprfsignallut2_slna_pwrup_lut_SHIFT      9
#define LCN20PHY_lprfsignallut2_slna_pwrup_lut_MASK      (0x1 << LCN20PHY_lprfsignallut2_slna_pwrup_lut_SHIFT)

/* Bits in LCN20PHY_spur_canceller1 */
#define LCN20PHY_spur_canceller1_mu_tx_SHIFT      0
#define LCN20PHY_spur_canceller1_mu_tx_MASK      (0x1fff << LCN20PHY_spur_canceller1_mu_tx_SHIFT)
#define LCN20PHY_spur_canceller1_enable_tx_SHIFT      13
#define LCN20PHY_spur_canceller1_enable_tx_MASK      (0x1 << LCN20PHY_spur_canceller1_enable_tx_SHIFT)

/* Bits in LCN20PHY_spur_canceller2 */
#define LCN20PHY_spur_canceller2_mu_rx_SHIFT      0
#define LCN20PHY_spur_canceller2_mu_rx_MASK      (0x1fff << LCN20PHY_spur_canceller2_mu_rx_SHIFT)
#define LCN20PHY_spur_canceller2_enable_rx_SHIFT      13
#define LCN20PHY_spur_canceller2_enable_rx_MASK      (0x1 << LCN20PHY_spur_canceller2_enable_rx_SHIFT)

/* Bits in LCN20PHY_iqloCalGainThreshD2 */
#define LCN20PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT      0
#define LCN20PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_MASK      (0x1ff << LCN20PHY_iqloCalGainThreshD2_gctl_threshold_d2_8_SHIFT)

/* Bits in LCN20PHY_IQCaldbg0 */
#define LCN20PHY_IQCaldbg0_dft_i_15_0_SHIFT      0
#define LCN20PHY_IQCaldbg0_dft_i_15_0_MASK      (0xffff << LCN20PHY_IQCaldbg0_dft_i_15_0_SHIFT)

/* Bits in LCN20PHY_IQCaldbg1 */
#define LCN20PHY_IQCaldbg1_dft_i_19_16_SHIFT      0
#define LCN20PHY_IQCaldbg1_dft_i_19_16_MASK      (0xf << LCN20PHY_IQCaldbg1_dft_i_19_16_SHIFT)
#define LCN20PHY_IQCaldbg1_dft_q_11_0_SHIFT      4
#define LCN20PHY_IQCaldbg1_dft_q_11_0_MASK      (0xfff << LCN20PHY_IQCaldbg1_dft_q_11_0_SHIFT)

/* Bits in LCN20PHY_IQCaldbg2 */
#define LCN20PHY_IQCaldbg2_dft_q_12_15_SHIFT      0
#define LCN20PHY_IQCaldbg2_dft_q_12_15_MASK      (0xff << LCN20PHY_IQCaldbg2_dft_q_12_15_SHIFT)
#define LCN20PHY_IQCaldbg2_agIndex_SHIFT      8
#define LCN20PHY_IQCaldbg2_agIndex_MASK      (0x1f << LCN20PHY_IQCaldbg2_agIndex_SHIFT)

/* Bits in LCN20PHY_DfeLmsTraining */
#define LCN20PHY_DfeLmsTraining_lms_step_upd_count_SHIFT      0
#define LCN20PHY_DfeLmsTraining_lms_step_upd_count_MASK      (0xff << LCN20PHY_DfeLmsTraining_lms_step_upd_count_SHIFT)
#define LCN20PHY_DfeLmsTraining_lms_train_upd_factor_SHIFT      8
#define LCN20PHY_DfeLmsTraining_lms_train_upd_factor_MASK      (0x1f << LCN20PHY_DfeLmsTraining_lms_train_upd_factor_SHIFT)

/* Bits in LCN20PHY_lcnphy_clk_muxsel1 */
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_SHIFT      0
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_MASK      (0x1 << LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_clk_muxsel_SHIFT)
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_SHIFT      1
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_MASK      (0x1 << LCN20PHY_lcnphy_clk_muxsel1_lcnphy_80_80_40_clk_muxsel_SHIFT)
#define LCN20PHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_SHIFT      2
#define LCN20PHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_MASK      (0x1 << LCN20PHY_lcnphy_clk_muxsel1_dot11macphy_clk_muxsel_SHIFT)
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_precise_clk_muxsel_SHIFT      3
#define LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_precise_clk_muxsel_MASK      (0x1 << LCN20PHY_lcnphy_clk_muxsel1_lcnphy_160_80_40_precise_clk_muxsel_SHIFT)

/* Bits in LCN20PHY_lcnphy_clk_muxsel2 */
#define LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_SHIFT      0
#define LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_MASK      (0x3f << LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_on_time_SHIFT)
#define LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_SHIFT      6
#define LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_MASK      (0x7 << LCN20PHY_lcnphy_clk_muxsel2_spur_avoidance_clk_off_time_SHIFT)

/* Bits in LCN20PHY_lcnphy_rssi */
#define LCN20PHY_lcnphy_rssi_rssi_SHIFT      0
#define LCN20PHY_lcnphy_rssi_rssi_MASK      (0xff << LCN20PHY_lcnphy_rssi_rssi_SHIFT)

/* Bits in LCN20PHY_Bphycntctrl */
#define LCN20PHY_Bphycntctrl_claim_cnt_SHIFT      0
#define LCN20PHY_Bphycntctrl_claim_cnt_MASK      (0x1f << LCN20PHY_Bphycntctrl_claim_cnt_SHIFT)
#define LCN20PHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT      8
#define LCN20PHY_Bphycntctrl_barker_rst_dly_cnt_MASK      (0x1f << LCN20PHY_Bphycntctrl_barker_rst_dly_cnt_SHIFT)

/* Bits in LCN20PHY_iq_coef_a_cck */
#define LCN20PHY_iq_coef_a_cck_iq_coef_a_cck_SHIFT      0
#define LCN20PHY_iq_coef_a_cck_iq_coef_a_cck_MASK      (0x3ff << LCN20PHY_iq_coef_a_cck_iq_coef_a_cck_SHIFT)
#define LCN20PHY_iq_coef_a_cck_frmTypBasedIqLoCoeff_SHIFT      10
#define LCN20PHY_iq_coef_a_cck_frmTypBasedIqLoCoeff_MASK      (0x1 << LCN20PHY_iq_coef_a_cck_frmTypBasedIqLoCoeff_SHIFT)

/* Bits in LCN20PHY_iq_coef_b_cck */
#define LCN20PHY_iq_coef_b_cck_iq_coef_b_cck_SHIFT      0
#define LCN20PHY_iq_coef_b_cck_iq_coef_b_cck_MASK      (0x3ff << LCN20PHY_iq_coef_b_cck_iq_coef_b_cck_SHIFT)

/* Bits in LCN20PHY_dlo_coef_di_cck */
#define LCN20PHY_dlo_coef_di_cck_dlo_coef_di_cck_SHIFT      0
#define LCN20PHY_dlo_coef_di_cck_dlo_coef_di_cck_MASK      (0xff << LCN20PHY_dlo_coef_di_cck_dlo_coef_di_cck_SHIFT)

/* Bits in LCN20PHY_dlo_coef_dq_cck */
#define LCN20PHY_dlo_coef_dq_cck_dlo_coef_dq_cck_SHIFT      0
#define LCN20PHY_dlo_coef_dq_cck_dlo_coef_dq_cck_MASK      (0xff << LCN20PHY_dlo_coef_dq_cck_dlo_coef_dq_cck_SHIFT)

/* Bits in LCN20PHY_lcnphy_clk_muxsel3 */
#define LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_SHIFT      0
#define LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_MASK      (0x7f << LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_on_time_SHIFT)
#define LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_SHIFT      7
#define LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_MASK      (0x7 << LCN20PHY_lcnphy_clk_muxsel3_spur_avoidance_160_clk_off_time_SHIFT)

/* Bits in LCN20PHY_diversityReg */
#define LCN20PHY_diversityReg_ofdmDivCnfrmCnt_SHIFT      0
#define LCN20PHY_diversityReg_ofdmDivCnfrmCnt_MASK      (0xff << LCN20PHY_diversityReg_ofdmDivCnfrmCnt_SHIFT)
#define LCN20PHY_diversityReg_dsssDivTmOutCnt_SHIFT      8
#define LCN20PHY_diversityReg_dsssDivTmOutCnt_MASK      (0xff << LCN20PHY_diversityReg_dsssDivTmOutCnt_SHIFT)

/* Bits in LCN20PHY_iq_coef_a_ofdm */
#define LCN20PHY_iq_coef_a_ofdm_iq_coef_a_ofdm_SHIFT      0
#define LCN20PHY_iq_coef_a_ofdm_iq_coef_a_ofdm_MASK      (0x3ff << LCN20PHY_iq_coef_a_ofdm_iq_coef_a_ofdm_SHIFT)

/* Bits in LCN20PHY_iq_coef_b_ofdm */
#define LCN20PHY_iq_coef_b_ofdm_iq_coef_b_ofdm_SHIFT      0
#define LCN20PHY_iq_coef_b_ofdm_iq_coef_b_ofdm_MASK      (0x3ff << LCN20PHY_iq_coef_b_ofdm_iq_coef_b_ofdm_SHIFT)

/* Bits in LCN20PHY_dlo_coef_di_ofdm */
#define LCN20PHY_dlo_coef_di_ofdm_dlo_coef_di_ofdm_SHIFT      0
#define LCN20PHY_dlo_coef_di_ofdm_dlo_coef_di_ofdm_MASK      (0xff << LCN20PHY_dlo_coef_di_ofdm_dlo_coef_di_ofdm_SHIFT)

/* Bits in LCN20PHY_dlo_coef_dq_ofdm */
#define LCN20PHY_dlo_coef_dq_ofdm_dlo_coef_dq_ofdm_SHIFT      0
#define LCN20PHY_dlo_coef_dq_ofdm_dlo_coef_dq_ofdm_MASK      (0xff << LCN20PHY_dlo_coef_dq_ofdm_dlo_coef_dq_ofdm_SHIFT)

/* Bits in LCN20PHY_iq_coef_a_ht */
#define LCN20PHY_iq_coef_a_ht_iq_coef_a_ht_SHIFT      0
#define LCN20PHY_iq_coef_a_ht_iq_coef_a_ht_MASK      (0x3ff << LCN20PHY_iq_coef_a_ht_iq_coef_a_ht_SHIFT)

/* Bits in LCN20PHY_iq_coef_b_ht */
#define LCN20PHY_iq_coef_b_ht_iq_coef_b_ht_SHIFT      0
#define LCN20PHY_iq_coef_b_ht_iq_coef_b_ht_MASK      (0x3ff << LCN20PHY_iq_coef_b_ht_iq_coef_b_ht_SHIFT)

/* Bits in LCN20PHY_dlo_coef_di_ht */
#define LCN20PHY_dlo_coef_di_ht_dlo_coef_di_ht_SHIFT      0
#define LCN20PHY_dlo_coef_di_ht_dlo_coef_di_ht_MASK      (0xff << LCN20PHY_dlo_coef_di_ht_dlo_coef_di_ht_SHIFT)

/* Bits in LCN20PHY_dlo_coef_dq_ht */
#define LCN20PHY_dlo_coef_dq_ht_dlo_coef_dq_ht_SHIFT      0
#define LCN20PHY_dlo_coef_dq_ht_dlo_coef_dq_ht_MASK      (0xff << LCN20PHY_dlo_coef_dq_ht_dlo_coef_dq_ht_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st2a1 */
#define LCN20PHY_txfilt20in20st2a1_ak1_SHIFT      0
#define LCN20PHY_txfilt20in20st2a1_ak1_MASK      (0xfff << LCN20PHY_txfilt20in20st2a1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st2a2 */
#define LCN20PHY_txfilt20in20st2a2_ak2_SHIFT      0
#define LCN20PHY_txfilt20in20st2a2_ak2_MASK      (0xfff << LCN20PHY_txfilt20in20st2a2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st2n */
#define LCN20PHY_txfilt20in20st2n_n_SHIFT      0
#define LCN20PHY_txfilt20in20st2n_n_MASK      (0xf << LCN20PHY_txfilt20in20st2n_n_SHIFT)

/* Bits in LCN20PHY_txfilt20in20finescale */
#define LCN20PHY_txfilt20in20finescale_scale_SHIFT      0
#define LCN20PHY_txfilt20in20finescale_scale_MASK      (0xff << LCN20PHY_txfilt20in20finescale_scale_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_control_1 */
#define LCN20PHY_phyreg2dccal_control_1_dcoe_start_done_SHIFT      0
#define LCN20PHY_phyreg2dccal_control_1_dcoe_start_done_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_1_dcoe_start_done_SHIFT)
#define LCN20PHY_phyreg2dccal_control_1_idacc_start_done_SHIFT      1
#define LCN20PHY_phyreg2dccal_control_1_idacc_start_done_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_1_idacc_start_done_SHIFT)
#define LCN20PHY_phyreg2dccal_control_1_override_dcoe_done_SHIFT      2
#define LCN20PHY_phyreg2dccal_control_1_override_dcoe_done_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_1_override_dcoe_done_SHIFT)
#define LCN20PHY_phyreg2dccal_control_1_override_idac_cal_done_SHIFT      3
#define LCN20PHY_phyreg2dccal_control_1_override_idac_cal_done_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_1_override_idac_cal_done_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_0 */
#define LCN20PHY_phyreg2dccal_config_0_dcoe_acc_cexp_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_0_dcoe_acc_cexp_MASK      (0x7 << LCN20PHY_phyreg2dccal_config_0_dcoe_acc_cexp_SHIFT)
#define LCN20PHY_phyreg2dccal_config_0_dcoe_wait_cinit_SHIFT      4
#define LCN20PHY_phyreg2dccal_config_0_dcoe_wait_cinit_MASK      (0x3f << LCN20PHY_phyreg2dccal_config_0_dcoe_wait_cinit_SHIFT)
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_inpshort_SHIFT      10
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_inpshort_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_inpshort_SHIFT)
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_outshort_SHIFT      11
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_outshort_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_outshort_SHIFT)
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_init_SHIFT      12
#define LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_init_MASK      (0x7 << LCN20PHY_phyreg2dccal_config_0_dcoe_lna1_init_SHIFT)
#define LCN20PHY_phyreg2dccal_config_0_dcoe_zero_idac_SHIFT      15
#define LCN20PHY_phyreg2dccal_config_0_dcoe_zero_idac_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_0_dcoe_zero_idac_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_1 */
#define LCN20PHY_phyreg2dccal_config_1_dcoe_abort_threshold_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_1_dcoe_abort_threshold_MASK      (0xff << LCN20PHY_phyreg2dccal_config_1_dcoe_abort_threshold_SHIFT)
#define LCN20PHY_phyreg2dccal_config_1_idacc_abort_threshold_SHIFT      8
#define LCN20PHY_phyreg2dccal_config_1_idacc_abort_threshold_MASK      (0xff << LCN20PHY_phyreg2dccal_config_1_idacc_abort_threshold_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_2 */
#define LCN20PHY_phyreg2dccal_config_2_idacc_acc_cexp_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_2_idacc_acc_cexp_MASK      (0x7 << LCN20PHY_phyreg2dccal_config_2_idacc_acc_cexp_SHIFT)
#define LCN20PHY_phyreg2dccal_config_2_idacc_wait_cinit_SHIFT      4
#define LCN20PHY_phyreg2dccal_config_2_idacc_wait_cinit_MASK      (0x3f << LCN20PHY_phyreg2dccal_config_2_idacc_wait_cinit_SHIFT)
#define LCN20PHY_phyreg2dccal_config_2_idacc_mag_select_SHIFT      10
#define LCN20PHY_phyreg2dccal_config_2_idacc_mag_select_MASK      (0x3 << LCN20PHY_phyreg2dccal_config_2_idacc_mag_select_SHIFT)
#define LCN20PHY_phyreg2dccal_config_2_idac_lna1_refidx_SHIFT      12
#define LCN20PHY_phyreg2dccal_config_2_idac_lna1_refidx_MASK      (0x7 << LCN20PHY_phyreg2dccal_config_2_idac_lna1_refidx_SHIFT)
#define LCN20PHY_phyreg2dccal_config_2_idac_lna1_scaling_SHIFT      15
#define LCN20PHY_phyreg2dccal_config_2_idac_lna1_scaling_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_2_idac_lna1_scaling_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_3 */
#define LCN20PHY_phyreg2dccal_config_3_idacc_done_init_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_3_idacc_done_init_MASK      (0xff << LCN20PHY_phyreg2dccal_config_3_idacc_done_init_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idaci_sign_flip_SHIFT      8
#define LCN20PHY_phyreg2dccal_config_3_idaci_sign_flip_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idaci_sign_flip_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idacq_sign_flip_SHIFT      9
#define LCN20PHY_phyreg2dccal_config_3_idacq_sign_flip_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idacq_sign_flip_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idac_iq_swap_SHIFT      10
#define LCN20PHY_phyreg2dccal_config_3_idac_iq_swap_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idac_iq_swap_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idacc_ppkt_reinit_SHIFT      11
#define LCN20PHY_phyreg2dccal_config_3_idacc_ppkt_reinit_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idacc_ppkt_reinit_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_reinit_SHIFT      12
#define LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_reinit_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_reinit_SHIFT)
#define LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_only_SHIFT      13
#define LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_only_MASK      (0x1 << LCN20PHY_phyreg2dccal_config_3_idacc_tx2rx_only_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_4 */
#define LCN20PHY_phyreg2dccal_config_4_idact_cntr_max_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_4_idact_cntr_max_MASK      (0xffff << LCN20PHY_phyreg2dccal_config_4_idact_cntr_max_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_5 */
#define LCN20PHY_phyreg2dccal_config_5_idact_cntr_min_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_5_idact_cntr_min_MASK      (0xff << LCN20PHY_phyreg2dccal_config_5_idact_cntr_min_SHIFT)
#define LCN20PHY_phyreg2dccal_config_5_idact_abort_threshold_SHIFT      8
#define LCN20PHY_phyreg2dccal_config_5_idact_abort_threshold_MASK      (0xff << LCN20PHY_phyreg2dccal_config_5_idact_abort_threshold_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_6 */
#define LCN20PHY_phyreg2dccal_config_6_idact_acc_threshold_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_6_idact_acc_threshold_MASK      (0xffff << LCN20PHY_phyreg2dccal_config_6_idact_acc_threshold_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_7 */
#define LCN20PHY_phyreg2dccal_config_7_idact_wait_cinit_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_7_idact_wait_cinit_MASK      (0x3f << LCN20PHY_phyreg2dccal_config_7_idact_wait_cinit_SHIFT)
#define LCN20PHY_phyreg2dccal_config_7_idact_rsh_offset_SHIFT      6
#define LCN20PHY_phyreg2dccal_config_7_idact_rsh_offset_MASK      (0x3 << LCN20PHY_phyreg2dccal_config_7_idact_rsh_offset_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_8 */
#define LCN20PHY_phyreg2dccal_config_8_ld_dcoe_done_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_8_ld_dcoe_done_MASK      (0xfff << LCN20PHY_phyreg2dccal_config_8_ld_dcoe_done_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_9 */
#define LCN20PHY_phyreg2dccal_config_9_dcoe_done_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_9_dcoe_done_MASK      (0xfff << LCN20PHY_phyreg2dccal_config_9_dcoe_done_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_10 */
#define LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_i_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_i_MASK      (0xff << LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_i_SHIFT)
#define LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_q_SHIFT      8
#define LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_q_MASK      (0xff << LCN20PHY_phyreg2dccal_config_10_idac_out_of_range_q_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_11 */
#define LCN20PHY_phyreg2dccal_config_11_ld_idac_cal_done_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_11_ld_idac_cal_done_MASK      (0xff << LCN20PHY_phyreg2dccal_config_11_ld_idac_cal_done_SHIFT)
#define LCN20PHY_phyreg2dccal_config_11_farrow_blankctr_init_SHIFT      8
#define LCN20PHY_phyreg2dccal_config_11_farrow_blankctr_init_MASK      (0xff << LCN20PHY_phyreg2dccal_config_11_farrow_blankctr_init_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_idacc_tia_init_03 */
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_0_SHIFT      0
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_0_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_0_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_1_SHIFT      4
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_1_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_1_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_2_SHIFT      8
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_2_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_2_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_3_SHIFT      12
#define LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_3_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_03_idacc_tia_init_3_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_idacc_tia_init_47 */
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_4_SHIFT      0
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_4_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_4_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_5_SHIFT      4
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_5_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_5_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_6_SHIFT      8
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_6_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_6_SHIFT)
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_7_SHIFT      12
#define LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_7_MASK      (0xf << LCN20PHY_phyreg2dccal_idacc_tia_init_47_idacc_tia_init_7_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_status */
#define LCN20PHY_phyreg2dccal_status_dcoe_on_SHIFT      0
#define LCN20PHY_phyreg2dccal_status_dcoe_on_MASK      (0x1 << LCN20PHY_phyreg2dccal_status_dcoe_on_SHIFT)
#define LCN20PHY_phyreg2dccal_status_idacc_on_SHIFT      1
#define LCN20PHY_phyreg2dccal_status_idacc_on_MASK      (0x1 << LCN20PHY_phyreg2dccal_status_idacc_on_SHIFT)
#define LCN20PHY_phyreg2dccal_status_idact_on_SHIFT      2
#define LCN20PHY_phyreg2dccal_status_idact_on_MASK      (0x1 << LCN20PHY_phyreg2dccal_status_idact_on_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_control_0 */
#define LCN20PHY_phyreg2dccal_control_0_dccal_en_SHIFT      0
#define LCN20PHY_phyreg2dccal_control_0_dccal_en_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_dccal_en_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_dcoe_bypass_SHIFT      1
#define LCN20PHY_phyreg2dccal_control_0_dcoe_bypass_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_dcoe_bypass_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_idacc_bypass_SHIFT      2
#define LCN20PHY_phyreg2dccal_control_0_idacc_bypass_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_idacc_bypass_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_idact_bypass_SHIFT      3
#define LCN20PHY_phyreg2dccal_control_0_idact_bypass_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_idact_bypass_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_dccal_sw_reset_h_SHIFT      4
#define LCN20PHY_phyreg2dccal_control_0_dccal_sw_reset_h_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_dccal_sw_reset_h_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_idact_enable_SHIFT      5
#define LCN20PHY_phyreg2dccal_control_0_idact_enable_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_idact_enable_SHIFT)
#define LCN20PHY_phyreg2dccal_control_0_bt2wl_dccal_mode_SHIFT      6
#define LCN20PHY_phyreg2dccal_control_0_bt2wl_dccal_mode_MASK      (0x1 << LCN20PHY_phyreg2dccal_control_0_bt2wl_dccal_mode_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_pktproc_ctrl */
#define LCN20PHY_phyreg2dccal_pktproc_ctrl_dccal_pktproc_initwait_SHIFT      0
#define LCN20PHY_phyreg2dccal_pktproc_ctrl_dccal_pktproc_initwait_MASK      (0xfff << LCN20PHY_phyreg2dccal_pktproc_ctrl_dccal_pktproc_initwait_SHIFT)

/* Bits in LCN20PHY_phyregs2crsgain_debug */
#define LCN20PHY_phyregs2crsgain_debug_crs_phsshft_mask_count_SHIFT      0
#define LCN20PHY_phyregs2crsgain_debug_crs_phsshft_mask_count_MASK      (0xff << LCN20PHY_phyregs2crsgain_debug_crs_phsshft_mask_count_SHIFT)
#define LCN20PHY_phyregs2crsgain_debug_crs_phsshft_acorr_count_SHIFT      8
#define LCN20PHY_phyregs2crsgain_debug_crs_phsshft_acorr_count_MASK      (0xff << LCN20PHY_phyregs2crsgain_debug_crs_phsshft_acorr_count_SHIFT)

/* Bits in LCN20PHY_phyreg2dccal_config_11a */
#define LCN20PHY_phyreg2dccal_config_11a_idac_cal_done_SHIFT      0
#define LCN20PHY_phyreg2dccal_config_11a_idac_cal_done_MASK      (0xff << LCN20PHY_phyreg2dccal_config_11a_idac_cal_done_SHIFT)

/* Bits in LCN20PHY_phyreg2dvga2 */
#define LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_SHIFT      0
#define LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_MASK      (0x1 << LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_SHIFT)
#define LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_val_SHIFT      1
#define LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_val_MASK      (0xff << LCN20PHY_phyreg2dvga2_dvga2_gain_ovr_val_SHIFT)

/* Bits in LCN20PHY_RxControl */
#define LCN20PHY_RxControl_dbgpktprocReset_SHIFT      15
#define LCN20PHY_RxControl_dbgpktprocReset_MASK      (0x1 << LCN20PHY_RxControl_dbgpktprocReset_SHIFT)
#define LCN20PHY_RxControl_preDetOnlyinCS_SHIFT      14
#define LCN20PHY_RxControl_preDetOnlyinCS_MASK      (0x1 << LCN20PHY_RxControl_preDetOnlyinCS_SHIFT)
#define LCN20PHY_RxControl_bphyacidetEn_SHIFT      13
#define LCN20PHY_RxControl_bphyacidetEn_MASK      (0x1 << LCN20PHY_RxControl_bphyacidetEn_SHIFT)
#define LCN20PHY_RxControl_dropLSigZeroPkt_SHIFT      12
#define LCN20PHY_RxControl_dropLSigZeroPkt_MASK      (0x1 << LCN20PHY_RxControl_dropLSigZeroPkt_SHIFT)
#define LCN20PHY_RxControl_resetCrsEnergyDrop_SHIFT      11
#define LCN20PHY_RxControl_resetCrsEnergyDrop_MASK      (0x1 << LCN20PHY_RxControl_resetCrsEnergyDrop_SHIFT)
#define LCN20PHY_RxControl_updatePhyCrsPayload_SHIFT      10
#define LCN20PHY_RxControl_updatePhyCrsPayload_MASK      (0x1 << LCN20PHY_RxControl_updatePhyCrsPayload_SHIFT)
#define LCN20PHY_RxControl_defaultbehavior_SHIFT      8
#define LCN20PHY_RxControl_defaultbehavior_MASK      (0x3 << LCN20PHY_RxControl_defaultbehavior_SHIFT)
#define LCN20PHY_RxControl_RIFSEnable_SHIFT      7
#define LCN20PHY_RxControl_RIFSEnable_MASK      (0x1 << LCN20PHY_RxControl_RIFSEnable_SHIFT)
#define LCN20PHY_RxControl_initRssiSelect_SHIFT      6
#define LCN20PHY_RxControl_initRssiSelect_MASK      (0x1 << LCN20PHY_RxControl_initRssiSelect_SHIFT)
#define LCN20PHY_RxControl_bphy_start_core_SHIFT      5
#define LCN20PHY_RxControl_bphy_start_core_MASK      (0x1 << LCN20PHY_RxControl_bphy_start_core_SHIFT)
#define LCN20PHY_RxControl_bphy_band_sel_SHIFT      4
#define LCN20PHY_RxControl_bphy_band_sel_MASK      (0x1 << LCN20PHY_RxControl_bphy_band_sel_SHIFT)
#define LCN20PHY_RxControl_RxFiltBypass_SHIFT      3
#define LCN20PHY_RxControl_RxFiltBypass_MASK      (0x1 << LCN20PHY_RxControl_RxFiltBypass_SHIFT)
#define LCN20PHY_RxControl_BphyRxIQCompEn_SHIFT      2
#define LCN20PHY_RxControl_BphyRxIQCompEn_MASK      (0x1 << LCN20PHY_RxControl_BphyRxIQCompEn_SHIFT)
#define LCN20PHY_RxControl_MLenable_SHIFT      1
#define LCN20PHY_RxControl_MLenable_MASK      (0x1 << LCN20PHY_RxControl_MLenable_SHIFT)
#define LCN20PHY_RxControl_RxIQCompEn_SHIFT      0
#define LCN20PHY_RxControl_RxIQCompEn_MASK      (0x1 << LCN20PHY_RxControl_RxIQCompEn_SHIFT)

/* Bits in LCN20PHY_phyreg2clkrst_control */
#define LCN20PHY_phyreg2clkrst_control_tx_stretch_count_SHIFT      0
#define LCN20PHY_phyreg2clkrst_control_tx_stretch_count_MASK      (0xf << LCN20PHY_phyreg2clkrst_control_tx_stretch_count_SHIFT)
#define LCN20PHY_phyreg2clkrst_control_rx_stretch_count_SHIFT      4
#define LCN20PHY_phyreg2clkrst_control_rx_stretch_count_MASK      (0xf << LCN20PHY_phyreg2clkrst_control_rx_stretch_count_SHIFT)

/* Bits in LCN20PHY_TxResamplerMuDelta_u */
#define LCN20PHY_TxResamplerMuDelta_u_mu_tx_u_SHIFT      0
#define LCN20PHY_TxResamplerMuDelta_u_mu_tx_u_MASK      (0xff << LCN20PHY_TxResamplerMuDelta_u_mu_tx_u_SHIFT)
#define LCN20PHY_TxResamplerMuDelta_u_mu_tx_l_lsb_3bits_SHIFT      8
#define LCN20PHY_TxResamplerMuDelta_u_mu_tx_l_lsb_3bits_MASK      (0x7 << LCN20PHY_TxResamplerMuDelta_u_mu_tx_l_lsb_3bits_SHIFT)

/* Bits in LCN20PHY_TxResamplerMuDelta_l */
#define LCN20PHY_TxResamplerMuDelta_l_mu_tx_l_SHIFT      0
#define LCN20PHY_TxResamplerMuDelta_l_mu_tx_l_MASK      (0xffff << LCN20PHY_TxResamplerMuDelta_l_mu_tx_l_SHIFT)

/* Bits in LCN20PHY_TxFIFOReset */
#define LCN20PHY_TxFIFOReset_tx_fifo_reset_SHIFT      0
#define LCN20PHY_TxFIFOReset_tx_fifo_reset_MASK      (0x1 << LCN20PHY_TxFIFOReset_tx_fifo_reset_SHIFT)

/* Bits in LCN20PHY_TxFePrimeCnt */
#define LCN20PHY_TxFePrimeCnt_txfe_prime_cnt_SHIFT      0
#define LCN20PHY_TxFePrimeCnt_txfe_prime_cnt_MASK      (0xf << LCN20PHY_TxFePrimeCnt_txfe_prime_cnt_SHIFT)

/* Bits in LCN20PHY_TxResamplerMuDeltaInit_u */
#define LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_u_SHIFT      0
#define LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_u_MASK      (0xff << LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_u_SHIFT)
#define LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT      8
#define LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_l_lsb_3bits_MASK      (0x7 << LCN20PHY_TxResamplerMuDeltaInit_u_txresamp_mu_tx_reset_l_lsb_3bits_SHIFT)

/* Bits in LCN20PHY_TxResamplerMuDeltaInit_l */
#define LCN20PHY_TxResamplerMuDeltaInit_l_txresamp_mu_tx_reset_l_SHIFT      0
#define LCN20PHY_TxResamplerMuDeltaInit_l_txresamp_mu_tx_reset_l_MASK      (0xffff << LCN20PHY_TxResamplerMuDeltaInit_l_txresamp_mu_tx_reset_l_SHIFT)

/* Bits in LCN20PHY_TxResamplerSampSyncVal */
#define LCN20PHY_TxResamplerSampSyncVal_txresamp_samp_sync_val_SHIFT      0
#define LCN20PHY_TxResamplerSampSyncVal_txresamp_samp_sync_val_MASK      (0xffff << LCN20PHY_TxResamplerSampSyncVal_txresamp_samp_sync_val_SHIFT)

/* Bits in LCN20PHY_MuInitialLOAD */
#define LCN20PHY_MuInitialLOAD_muinitial_load_SHIFT      0
#define LCN20PHY_MuInitialLOAD_muinitial_load_MASK      (0x1 << LCN20PHY_MuInitialLOAD_muinitial_load_SHIFT)
#define LCN20PHY_MuInitialLOAD_txresamp_samp_sync_en_SHIFT      1
#define LCN20PHY_MuInitialLOAD_txresamp_samp_sync_en_MASK      (0x1 << LCN20PHY_MuInitialLOAD_txresamp_samp_sync_en_SHIFT)

/* Bits in LCN20PHY_TxFIFORST */
#define LCN20PHY_TxFIFORST_txfifo_rst_SHIFT      0
#define LCN20PHY_TxFIFORST_txfifo_rst_MASK      (0x1 << LCN20PHY_TxFIFORST_txfifo_rst_SHIFT)

/* Bits in LCN20PHY_TxFIFOCLR */
#define LCN20PHY_TxFIFOCLR_txfifo_clr_SHIFT      0
#define LCN20PHY_TxFIFOCLR_txfifo_clr_MASK      (0x1 << LCN20PHY_TxFIFOCLR_txfifo_clr_SHIFT)

/* Bits in LCN20PHY_TxFIFORDSTART */
#define LCN20PHY_TxFIFORDSTART_txfifo_rdstart_SHIFT      0
#define LCN20PHY_TxFIFORDSTART_txfifo_rdstart_MASK      (0x1f << LCN20PHY_TxFIFORDSTART_txfifo_rdstart_SHIFT)

/* Bits in LCN20PHY_TxFIFOStatus */
#define LCN20PHY_TxFIFOStatus_tx_fifo_overflow_SHIFT      0
#define LCN20PHY_TxFIFOStatus_tx_fifo_overflow_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_overflow_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_underflow_SHIFT      1
#define LCN20PHY_TxFIFOStatus_tx_fifo_underflow_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_underflow_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_tx_SHIFT      2
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_tx_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_stall_tx_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_SHIFT      3
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_stall_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_full_SHIFT      4
#define LCN20PHY_TxFIFOStatus_tx_fifo_full_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_full_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_almost_full_SHIFT      5
#define LCN20PHY_TxFIFOStatus_tx_fifo_almost_full_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_almost_full_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_en_SHIFT      6
#define LCN20PHY_TxFIFOStatus_tx_fifo_stall_en_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_stall_en_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_primed_SHIFT      7
#define LCN20PHY_TxFIFOStatus_tx_fifo_primed_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_primed_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_rinc_SHIFT      8
#define LCN20PHY_TxFIFOStatus_tx_fifo_rinc_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_rinc_SHIFT)
#define LCN20PHY_TxFIFOStatus_tx_fifo_winc_SHIFT      9
#define LCN20PHY_TxFIFOStatus_tx_fifo_winc_MASK      (0x1 << LCN20PHY_TxFIFOStatus_tx_fifo_winc_SHIFT)

/* Bits in LCN20PHY_TxFIFOOverflowCnt */
#define LCN20PHY_TxFIFOOverflowCnt_tx_fifo_overflow_cnt_SHIFT      0
#define LCN20PHY_TxFIFOOverflowCnt_tx_fifo_overflow_cnt_MASK      (0xffff << LCN20PHY_TxFIFOOverflowCnt_tx_fifo_overflow_cnt_SHIFT)

/* Bits in LCN20PHY_TxFIFOUnderflowCnt */
#define LCN20PHY_TxFIFOUnderflowCnt_tx_fifo_underflow_cnt_SHIFT      0
#define LCN20PHY_TxFIFOUnderflowCnt_tx_fifo_underflow_cnt_MASK      (0xffff << LCN20PHY_TxFIFOUnderflowCnt_tx_fifo_underflow_cnt_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st0a1 */
#define LCN20PHY_txfilt20in20st0a1_ak1_SHIFT      0
#define LCN20PHY_txfilt20in20st0a1_ak1_MASK      (0xfff << LCN20PHY_txfilt20in20st0a1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st0a2 */
#define LCN20PHY_txfilt20in20st0a2_ak2_SHIFT      0
#define LCN20PHY_txfilt20in20st0a2_ak2_MASK      (0xfff << LCN20PHY_txfilt20in20st0a2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st0n */
#define LCN20PHY_txfilt20in20st0n_n_SHIFT      0
#define LCN20PHY_txfilt20in20st0n_n_MASK      (0xf << LCN20PHY_txfilt20in20st0n_n_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st1a1 */
#define LCN20PHY_txfilt20in20st1a1_ak1_SHIFT      0
#define LCN20PHY_txfilt20in20st1a1_ak1_MASK      (0xfff << LCN20PHY_txfilt20in20st1a1_ak1_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st1a2 */
#define LCN20PHY_txfilt20in20st1a2_ak2_SHIFT      0
#define LCN20PHY_txfilt20in20st1a2_ak2_MASK      (0xfff << LCN20PHY_txfilt20in20st1a2_ak2_SHIFT)

/* Bits in LCN20PHY_txfilt20in20st1n */
#define LCN20PHY_txfilt20in20st1n_n_SHIFT      0
#define LCN20PHY_txfilt20in20st1n_n_MASK      (0xf << LCN20PHY_txfilt20in20st1n_n_SHIFT)

/* Bits in LCN20PHY_rxFarrowCtrl */
#define LCN20PHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT      0
#define LCN20PHY_rxFarrowCtrl_rx_decimator_output_shift_MASK      (0x3 << LCN20PHY_rxFarrowCtrl_rx_decimator_output_shift_SHIFT)
#define LCN20PHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT      2
#define LCN20PHY_rxFarrowCtrl_rx_farrow_outScale_MASK      (0x3 << LCN20PHY_rxFarrowCtrl_rx_farrow_outScale_SHIFT)
#define LCN20PHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT      4
#define LCN20PHY_rxFarrowCtrl_rx_farrow_outShift_MASK      (0x7 << LCN20PHY_rxFarrowCtrl_rx_farrow_outShift_SHIFT)
#define LCN20PHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT      7
#define LCN20PHY_rxFarrowCtrl_rx_farrow_downsampfactor_MASK      (0x3 << LCN20PHY_rxFarrowCtrl_rx_farrow_downsampfactor_SHIFT)

/* Bits in LCN20PHY_rxFarrowDeltaPhase_lo */
#define LCN20PHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT      0
#define LCN20PHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_MASK      (0xffff << LCN20PHY_rxFarrowDeltaPhase_lo_rx_farrow_mu_delta_lo_SHIFT)

/* Bits in LCN20PHY_rxFarrowDeltaPhase_hi */
#define LCN20PHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT      0
#define LCN20PHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_MASK      (0xff << LCN20PHY_rxFarrowDeltaPhase_hi_rx_farrow_mu_delta_hi_SHIFT)

/* Bits in LCN20PHY_rxFarrowDriftPeriod */
#define LCN20PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT      0
#define LCN20PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_MASK      (0x1fff << LCN20PHY_rxFarrowDriftPeriod_rx_farrow_drift_period_SHIFT)

/* Bits in LCN20PHY_RxFeStatus */
#define LCN20PHY_RxFeStatus_rx_fifo_underflow0_SHIFT      0
#define LCN20PHY_RxFeStatus_rx_fifo_underflow0_MASK      (0x1 << LCN20PHY_RxFeStatus_rx_fifo_underflow0_SHIFT)
#define LCN20PHY_RxFeStatus_rx_fifo_overflow0_SHIFT      1
#define LCN20PHY_RxFeStatus_rx_fifo_overflow0_MASK      (0x1 << LCN20PHY_RxFeStatus_rx_fifo_overflow0_SHIFT)
#define LCN20PHY_RxFeStatus_rx_stall_bb0_SHIFT      2
#define LCN20PHY_RxFeStatus_rx_stall_bb0_MASK      (0x1 << LCN20PHY_RxFeStatus_rx_stall_bb0_SHIFT)
#define LCN20PHY_RxFeStatus_adc_clk_is_on_SHIFT      3
#define LCN20PHY_RxFeStatus_adc_clk_is_on_MASK      (0x1 << LCN20PHY_RxFeStatus_adc_clk_is_on_SHIFT)
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT      9
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset0_MASK      (0x1 << LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset0_SHIFT)
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT      10
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset1_MASK      (0x1 << LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset1_SHIFT)
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT      11
#define LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset2_MASK      (0x1 << LCN20PHY_RxFeStatus_rxfe_fifo_flags_reset2_SHIFT)
#define LCN20PHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT      12
#define LCN20PHY_RxFeStatus_sdfeFifoResetCntVal_MASK      (0xf << LCN20PHY_RxFeStatus_sdfeFifoResetCntVal_SHIFT)

/* Bits in LCN20PHY_RxFeCtrl1 */
#define LCN20PHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT      0
#define LCN20PHY_RxFeCtrl1_soft_sdfeFifoReset_MASK      (0x1 << LCN20PHY_RxFeCtrl1_soft_sdfeFifoReset_SHIFT)
#define LCN20PHY_RxFeCtrl1_disable_stalls_SHIFT      1
#define LCN20PHY_RxFeCtrl1_disable_stalls_MASK      (0x1 << LCN20PHY_RxFeCtrl1_disable_stalls_SHIFT)
#define LCN20PHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT      2
#define LCN20PHY_RxFeCtrl1_rxfe_bilge_cnt_MASK      (0xf << LCN20PHY_RxFeCtrl1_rxfe_bilge_cnt_SHIFT)
#define LCN20PHY_RxFeCtrl1_swap_iq_SHIFT      6
#define LCN20PHY_RxFeCtrl1_swap_iq_MASK      (0x1 << LCN20PHY_RxFeCtrl1_swap_iq_SHIFT)
#define LCN20PHY_RxFeCtrl1_lpbksdadcclken_SHIFT      7
#define LCN20PHY_RxFeCtrl1_lpbksdadcclken_MASK      (0x1 << LCN20PHY_RxFeCtrl1_lpbksdadcclken_SHIFT)
#define LCN20PHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT      9
#define LCN20PHY_RxFeCtrl1_en_txrx_sdfeFifoReset_MASK      (0x1 << LCN20PHY_RxFeCtrl1_en_txrx_sdfeFifoReset_SHIFT)
#define LCN20PHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT      10
#define LCN20PHY_RxFeCtrl1_resetsdFeInNonActvSt_MASK      (0x1 << LCN20PHY_RxFeCtrl1_resetsdFeInNonActvSt_SHIFT)
#define LCN20PHY_RxFeCtrl1_use_fr_reset_SHIFT      11
#define LCN20PHY_RxFeCtrl1_use_fr_reset_MASK      (0x1 << LCN20PHY_RxFeCtrl1_use_fr_reset_SHIFT)
#define LCN20PHY_RxFeCtrl1_forceSdFeClkEn_SHIFT      12
#define LCN20PHY_RxFeCtrl1_forceSdFeClkEn_MASK      (0x1 << LCN20PHY_RxFeCtrl1_forceSdFeClkEn_SHIFT)
#define LCN20PHY_RxFeCtrl1_rstAdcClkCheck_SHIFT      15
#define LCN20PHY_RxFeCtrl1_rstAdcClkCheck_MASK      (0x1 << LCN20PHY_RxFeCtrl1_rstAdcClkCheck_SHIFT)

/* Bits in LCN20PHY_RxFeTesMmuxCtrl */
#define LCN20PHY_RxFeTesMmuxCtrl_CollectActive_SHIFT      0
#define LCN20PHY_RxFeTesMmuxCtrl_CollectActive_MASK      (0x1 << LCN20PHY_RxFeTesMmuxCtrl_CollectActive_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT      1
#define LCN20PHY_RxFeTesMmuxCtrl_Samp_col_mode_MASK      (0x7 << LCN20PHY_RxFeTesMmuxCtrl_Samp_col_mode_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT      4
#define LCN20PHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_MASK      (0x7 << LCN20PHY_RxFeTesMmuxCtrl_rxfe_dbg_mux_sel_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT      7
#define LCN20PHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_MASK      (0x1 << LCN20PHY_RxFeTesMmuxCtrl_sdrxfe_dbg_clken_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT      8
#define LCN20PHY_RxFeTesMmuxCtrl_samp_coll_core_sel_MASK      (0x7 << LCN20PHY_RxFeTesMmuxCtrl_samp_coll_core_sel_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT      11
#define LCN20PHY_RxFeTesMmuxCtrl_reset_fifo_status_MASK      (0x1 << LCN20PHY_RxFeTesMmuxCtrl_reset_fifo_status_SHIFT)
#define LCN20PHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT      12
#define LCN20PHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_MASK      (0x1 << LCN20PHY_RxFeTesMmuxCtrl_latch_rxfefifo_status_SHIFT)

/* Bits in LCN20PHY_lbFarrowCtrl */
#define LCN20PHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT      0
#define LCN20PHY_lbFarrowCtrl_lb_decimator_output_shift_MASK      (0x3 << LCN20PHY_lbFarrowCtrl_lb_decimator_output_shift_SHIFT)
#define LCN20PHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT      2
#define LCN20PHY_lbFarrowCtrl_lb_farrow_outScale_MASK      (0x3 << LCN20PHY_lbFarrowCtrl_lb_farrow_outScale_SHIFT)
#define LCN20PHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT      4
#define LCN20PHY_lbFarrowCtrl_lb_farrow_outShift_MASK      (0x7 << LCN20PHY_lbFarrowCtrl_lb_farrow_outShift_SHIFT)
#define LCN20PHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT      7
#define LCN20PHY_lbFarrowCtrl_lb_farrow_downsampfactor_MASK      (0x3 << LCN20PHY_lbFarrowCtrl_lb_farrow_downsampfactor_SHIFT)

/* Bits in LCN20PHY_lbFarrowDeltaPhase_lo */
#define LCN20PHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT      0
#define LCN20PHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_MASK      (0xffff << LCN20PHY_lbFarrowDeltaPhase_lo_lb_farrow_mu_delta_lo_SHIFT)

/* Bits in LCN20PHY_lbFarrowDeltaPhase_hi */
#define LCN20PHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT      0
#define LCN20PHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_MASK      (0xff << LCN20PHY_lbFarrowDeltaPhase_hi_lb_farrow_mu_delta_hi_SHIFT)

/* Bits in LCN20PHY_lbFarrowDriftPeriod */
#define LCN20PHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT      0
#define LCN20PHY_lbFarrowDriftPeriod_lb_farrow_drift_period_MASK      (0x1fff << LCN20PHY_lbFarrowDriftPeriod_lb_farrow_drift_period_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig1 */
#define LCN20PHY_RxSdFeConfig1_farrow_rshift_force_SHIFT      0
#define LCN20PHY_RxSdFeConfig1_farrow_rshift_force_MASK      (0x1 << LCN20PHY_RxSdFeConfig1_farrow_rshift_force_SHIFT)
#define LCN20PHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT      1
#define LCN20PHY_RxSdFeConfig1_switch_adc_sipo_bits_MASK      (0x1 << LCN20PHY_RxSdFeConfig1_switch_adc_sipo_bits_SHIFT)
#define LCN20PHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT      2
#define LCN20PHY_RxSdFeConfig1_farrow_rshift_tx_MASK      (0xf << LCN20PHY_RxSdFeConfig1_farrow_rshift_tx_SHIFT)
#define LCN20PHY_RxSdFeConfig1_rx_farrow_rshift_0_SHIFT      6
#define LCN20PHY_RxSdFeConfig1_rx_farrow_rshift_0_MASK      (0xf << LCN20PHY_RxSdFeConfig1_rx_farrow_rshift_0_SHIFT)
#define LCN20PHY_RxSdFeConfig1_rx_farrow_drift_en_SHIFT      10
#define LCN20PHY_RxSdFeConfig1_rx_farrow_drift_en_MASK      (0x1 << LCN20PHY_RxSdFeConfig1_rx_farrow_drift_en_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig2 */
#define LCN20PHY_RxSdFeConfig2_fcw_value_lo_SHIFT      0
#define LCN20PHY_RxSdFeConfig2_fcw_value_lo_MASK      (0xffff << LCN20PHY_RxSdFeConfig2_fcw_value_lo_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig3 */
#define LCN20PHY_RxSdFeConfig3_fcw_value_hi_SHIFT      0
#define LCN20PHY_RxSdFeConfig3_fcw_value_hi_MASK      (0x3ff << LCN20PHY_RxSdFeConfig3_fcw_value_hi_SHIFT)
#define LCN20PHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT      10
#define LCN20PHY_RxSdFeConfig3_rx_farow_scale_80_value_MASK      (0xf << LCN20PHY_RxSdFeConfig3_rx_farow_scale_80_value_SHIFT)
#define LCN20PHY_RxSdFeConfig3_fast_ADC_en_SHIFT      14
#define LCN20PHY_RxSdFeConfig3_fast_ADC_en_MASK      (0x1 << LCN20PHY_RxSdFeConfig3_fast_ADC_en_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig4 */
#define LCN20PHY_RxSdFeConfig4_mu_init_value_lo_SHIFT      0
#define LCN20PHY_RxSdFeConfig4_mu_init_value_lo_MASK      (0xffff << LCN20PHY_RxSdFeConfig4_mu_init_value_lo_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig5 */
#define LCN20PHY_RxSdFeConfig5_mu_init_value_hi_SHIFT      0
#define LCN20PHY_RxSdFeConfig5_mu_init_value_hi_MASK      (0x3ff << LCN20PHY_RxSdFeConfig5_mu_init_value_hi_SHIFT)
#define LCN20PHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT      10
#define LCN20PHY_RxSdFeConfig5_rx_farow_scale_value_MASK      (0xf << LCN20PHY_RxSdFeConfig5_rx_farow_scale_value_SHIFT)
#define LCN20PHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT      14
#define LCN20PHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_MASK      (0x1 << LCN20PHY_RxSdFeConfig5_tiny_bphy20_ADC10_sel_SHIFT)

/* Bits in LCN20PHY_RxSdFeConfig6 */
#define LCN20PHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT      0
#define LCN20PHY_RxSdFeConfig6_rx_farrow_drift_period_MASK      (0x1fff << LCN20PHY_RxSdFeConfig6_rx_farrow_drift_period_SHIFT)

/* Bits in LCN20PHY_RxSdFeSampCap */
#define LCN20PHY_RxSdFeSampCap_start_SHIFT      0
#define LCN20PHY_RxSdFeSampCap_start_MASK      (0x1 << LCN20PHY_RxSdFeSampCap_start_SHIFT)
#define LCN20PHY_RxSdFeSampCap_mem0_sel_SHIFT      1
#define LCN20PHY_RxSdFeSampCap_mem0_sel_MASK      (0x1 << LCN20PHY_RxSdFeSampCap_mem0_sel_SHIFT)
#define LCN20PHY_RxSdFeSampCap_mem1_sel_SHIFT      2
#define LCN20PHY_RxSdFeSampCap_mem1_sel_MASK      (0x1 << LCN20PHY_RxSdFeSampCap_mem1_sel_SHIFT)
#define LCN20PHY_RxSdFeSampCap_capture_both_SHIFT      3
#define LCN20PHY_RxSdFeSampCap_capture_both_MASK      (0x1 << LCN20PHY_RxSdFeSampCap_capture_both_SHIFT)
#define LCN20PHY_RxSdFeSampCap_rx_stall_disable_SHIFT      4
#define LCN20PHY_RxSdFeSampCap_rx_stall_disable_MASK      (0x1 << LCN20PHY_RxSdFeSampCap_rx_stall_disable_SHIFT)

/* Bits in LCN20PHY_DcFiltAddress_0 */
#define LCN20PHY_DcFiltAddress_0_dcCoef0_SHIFT      0
#define LCN20PHY_DcFiltAddress_0_dcCoef0_MASK      (0x1f << LCN20PHY_DcFiltAddress_0_dcCoef0_SHIFT)
#define LCN20PHY_DcFiltAddress_0_dcBypass_SHIFT      8
#define LCN20PHY_DcFiltAddress_0_dcBypass_MASK      (0x1 << LCN20PHY_DcFiltAddress_0_dcBypass_SHIFT)
#define LCN20PHY_DcFiltAddress_0_dc_accum_wait_SHIFT      9
#define LCN20PHY_DcFiltAddress_0_dc_accum_wait_MASK      (0xf << LCN20PHY_DcFiltAddress_0_dc_accum_wait_SHIFT)

/* Bits in LCN20PHY_DcFiltAddress_1 */
#define LCN20PHY_DcFiltAddress_1_dc_accum_wait_mm_SHIFT      0
#define LCN20PHY_DcFiltAddress_1_dc_accum_wait_mm_MASK      (0x7f << LCN20PHY_DcFiltAddress_1_dc_accum_wait_mm_SHIFT)
#define LCN20PHY_DcFiltAddress_1_dc_accum_wait_vht_SHIFT      7
#define LCN20PHY_DcFiltAddress_1_dc_accum_wait_vht_MASK      (0x7f << LCN20PHY_DcFiltAddress_1_dc_accum_wait_vht_SHIFT)

/* Bits in LCN20PHY_low_power_rx_filt */
#define LCN20PHY_low_power_rx_filt_lp_en_SHIFT      0
#define LCN20PHY_low_power_rx_filt_lp_en_MASK      (0x1 << LCN20PHY_low_power_rx_filt_lp_en_SHIFT)
#define LCN20PHY_low_power_rx_filt_lp_mode_SHIFT      1
#define LCN20PHY_low_power_rx_filt_lp_mode_MASK      (0xf << LCN20PHY_low_power_rx_filt_lp_mode_SHIFT)

/* Bits in LCN20PHY_low_power_rxbe */
#define LCN20PHY_low_power_rxbe_lp_en_SHIFT      0
#define LCN20PHY_low_power_rxbe_lp_en_MASK      (0x1 << LCN20PHY_low_power_rxbe_lp_en_SHIFT)
#define LCN20PHY_low_power_rxbe_lp_mode_SHIFT      1
#define LCN20PHY_low_power_rxbe_lp_mode_MASK      (0xf << LCN20PHY_low_power_rxbe_lp_mode_SHIFT)
#define LCN20PHY_low_power_rxbe_disable_sfo_SHIFT      5
#define LCN20PHY_low_power_rxbe_disable_sfo_MASK      (0x1 << LCN20PHY_low_power_rxbe_disable_sfo_SHIFT)
#define LCN20PHY_low_power_rxbe_disable_chanup_SHIFT      6
#define LCN20PHY_low_power_rxbe_disable_chanup_MASK      (0x1 << LCN20PHY_low_power_rxbe_disable_chanup_SHIFT)

/* Bits in LCN20PHY_DSSF_C_CTRL */
#define LCN20PHY_DSSF_C_CTRL_mode_SHIFT      0
#define LCN20PHY_DSSF_C_CTRL_mode_MASK      (0x7 << LCN20PHY_DSSF_C_CTRL_mode_SHIFT)
#define LCN20PHY_DSSF_C_CTRL_dssf_highGainDepthForced_SHIFT      3
#define LCN20PHY_DSSF_C_CTRL_dssf_highGainDepthForced_MASK      (0x1 << LCN20PHY_DSSF_C_CTRL_dssf_highGainDepthForced_SHIFT)

/* Bits in LCN20PHY_rxFilt40_CTRL0 */
#define LCN20PHY_rxFilt40_CTRL0_brwdf_p00_SHIFT      0
#define LCN20PHY_rxFilt40_CTRL0_brwdf_p00_MASK      (0xff << LCN20PHY_rxFilt40_CTRL0_brwdf_p00_SHIFT)
#define LCN20PHY_rxFilt40_CTRL0_brwdf_p01_SHIFT      8
#define LCN20PHY_rxFilt40_CTRL0_brwdf_p01_MASK      (0xff << LCN20PHY_rxFilt40_CTRL0_brwdf_p01_SHIFT)

/* Bits in LCN20PHY_rxFilt40_CTRL1 */
#define LCN20PHY_rxFilt40_CTRL1_brwdf_p02_SHIFT      0
#define LCN20PHY_rxFilt40_CTRL1_brwdf_p02_MASK      (0xff << LCN20PHY_rxFilt40_CTRL1_brwdf_p02_SHIFT)
#define LCN20PHY_rxFilt40_CTRL1_brwdf_p10_SHIFT      8
#define LCN20PHY_rxFilt40_CTRL1_brwdf_p10_MASK      (0xff << LCN20PHY_rxFilt40_CTRL1_brwdf_p10_SHIFT)

/* Bits in LCN20PHY_rxFilt40_CTRL2 */
#define LCN20PHY_rxFilt40_CTRL2_brwdf_p11_SHIFT      0
#define LCN20PHY_rxFilt40_CTRL2_brwdf_p11_MASK      (0xff << LCN20PHY_rxFilt40_CTRL2_brwdf_p11_SHIFT)
#define LCN20PHY_rxFilt40_CTRL2_bypass_SHIFT      8
#define LCN20PHY_rxFilt40_CTRL2_bypass_MASK      (0x1 << LCN20PHY_rxFilt40_CTRL2_bypass_SHIFT)

/* Bits in LCN20PHY_DSSF_control_0 */
#define LCN20PHY_DSSF_control_0_idepth_s1_SHIFT      3
#define LCN20PHY_DSSF_control_0_idepth_s1_MASK      (0x3 << LCN20PHY_DSSF_control_0_idepth_s1_SHIFT)
#define LCN20PHY_DSSF_control_0_idepth_s2_SHIFT      5
#define LCN20PHY_DSSF_control_0_idepth_s2_MASK      (0x3 << LCN20PHY_DSSF_control_0_idepth_s2_SHIFT)
#define LCN20PHY_DSSF_control_0_enabled_s1_SHIFT      11
#define LCN20PHY_DSSF_control_0_enabled_s1_MASK      (0x1 << LCN20PHY_DSSF_control_0_enabled_s1_SHIFT)
#define LCN20PHY_DSSF_control_0_enabled_s2_SHIFT      12
#define LCN20PHY_DSSF_control_0_enabled_s2_MASK      (0x1 << LCN20PHY_DSSF_control_0_enabled_s2_SHIFT)

/* Bits in LCN20PHY_DSSF_exp_j_theta_i_s10 */
#define LCN20PHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT      0
#define LCN20PHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_MASK      (0x1fff << LCN20PHY_DSSF_exp_j_theta_i_s10_exp_j_theta_i_s1_SHIFT)

/* Bits in LCN20PHY_DSSF_exp_j_theta_i_s20 */
#define LCN20PHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT      0
#define LCN20PHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_MASK      (0x1fff << LCN20PHY_DSSF_exp_j_theta_i_s20_exp_j_theta_i_s2_SHIFT)

/* Bits in LCN20PHY_DSSF_exp_i_theta_q_s10 */
#define LCN20PHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT      0
#define LCN20PHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_MASK      (0x1fff << LCN20PHY_DSSF_exp_i_theta_q_s10_exp_j_theta_q_s1_SHIFT)

/* Bits in LCN20PHY_DSSF_exp_i_theta_q_s20 */
#define LCN20PHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT      0
#define LCN20PHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_MASK      (0x1fff << LCN20PHY_DSSF_exp_i_theta_q_s20_exp_j_theta_q_s2_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th0_s10 */
#define LCN20PHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT      0
#define LCN20PHY_DSSF_gain_th0_s10_gain_th0_s1_MASK      (0x1ff << LCN20PHY_DSSF_gain_th0_s10_gain_th0_s1_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th1_s10 */
#define LCN20PHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT      0
#define LCN20PHY_DSSF_gain_th1_s10_gain_th1_s1_MASK      (0x1ff << LCN20PHY_DSSF_gain_th1_s10_gain_th1_s1_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th2_s10 */
#define LCN20PHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT      0
#define LCN20PHY_DSSF_gain_th2_s10_gain_th2_s1_MASK      (0x1ff << LCN20PHY_DSSF_gain_th2_s10_gain_th2_s1_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th0_s20 */
#define LCN20PHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT      0
#define LCN20PHY_DSSF_gain_th0_s20_gain_th0_s2_MASK      (0x1ff << LCN20PHY_DSSF_gain_th0_s20_gain_th0_s2_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th1_s20 */
#define LCN20PHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT      0
#define LCN20PHY_DSSF_gain_th1_s20_gain_th1_s2_MASK      (0x1ff << LCN20PHY_DSSF_gain_th1_s20_gain_th1_s2_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th2_s20 */
#define LCN20PHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT      0
#define LCN20PHY_DSSF_gain_th2_s20_gain_th2_s2_MASK      (0x1ff << LCN20PHY_DSSF_gain_th2_s20_gain_th2_s2_SHIFT)

/* Bits in LCN20PHY_Core1RxIQCompA0 */
#define LCN20PHY_Core1RxIQCompA0_rxiqgaina_SHIFT      0
#define LCN20PHY_Core1RxIQCompA0_rxiqgaina_MASK      (0x3ff << LCN20PHY_Core1RxIQCompA0_rxiqgaina_SHIFT)

/* Bits in LCN20PHY_Core1RxIQCompB0 */
#define LCN20PHY_Core1RxIQCompB0_rxiqgainb_SHIFT      0
#define LCN20PHY_Core1RxIQCompB0_rxiqgainb_MASK      (0x3ff << LCN20PHY_Core1RxIQCompB0_rxiqgainb_SHIFT)

/* Bits in LCN20PHY_FFTSoftReset */
#define LCN20PHY_FFTSoftReset_fft_reset_SHIFT      0
#define LCN20PHY_FFTSoftReset_fft_reset_MASK      (0x1 << LCN20PHY_FFTSoftReset_fft_reset_SHIFT)
#define LCN20PHY_FFTSoftReset_enableMemClkgate_SHIFT      1
#define LCN20PHY_FFTSoftReset_enableMemClkgate_MASK      (0x1 << LCN20PHY_FFTSoftReset_enableMemClkgate_SHIFT)
#define LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT      2
#define LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_MASK      (0x1 << LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_SHIFT)
#define LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT      3
#define LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_value_MASK      (0x1 << LCN20PHY_FFTSoftReset_lbsdadc_clken_ovr_value_SHIFT)
#define LCN20PHY_FFTSoftReset_macResetEnForAfeDom_SHIFT      4
#define LCN20PHY_FFTSoftReset_macResetEnForAfeDom_MASK      (0x1 << LCN20PHY_FFTSoftReset_macResetEnForAfeDom_SHIFT)

/* Bits in LCN20PHY_perPktIdleTssiCtrl */
#define LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT      15
#define LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssi_en_MASK      (0x1 << LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssi_en_SHIFT)
#define LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT      14
#define LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_MASK      (0x1 << LCN20PHY_perPktIdleTssiCtrl_perPktIdleTssiUpdate_en_SHIFT)
#define LCN20PHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT      11
#define LCN20PHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_MASK      (0x7 << LCN20PHY_perPktIdleTssiCtrl_Nidletssi_intg_log2_SHIFT)
#define LCN20PHY_perPktIdleTssiCtrl_Nidletssi_delay_SHIFT      0
#define LCN20PHY_perPktIdleTssiCtrl_Nidletssi_delay_MASK      (0x3ff << LCN20PHY_perPktIdleTssiCtrl_Nidletssi_delay_SHIFT)

/* Bits in LCN20PHY_partialAIDCountDown */
#define LCN20PHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT      0
#define LCN20PHY_partialAIDCountDown_countdown_su_partial_aid_based_MASK      (0x1 << LCN20PHY_partialAIDCountDown_countdown_su_partial_aid_based_SHIFT)
#define LCN20PHY_partialAIDCountDown_partial_aid_SHIFT      1
#define LCN20PHY_partialAIDCountDown_partial_aid_MASK      (0x1ff << LCN20PHY_partialAIDCountDown_partial_aid_SHIFT)
#define LCN20PHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT      10
#define LCN20PHY_partialAIDCountDown_check_vht_siga_sgi_MASK      (0x1 << LCN20PHY_partialAIDCountDown_check_vht_siga_sgi_SHIFT)
#define LCN20PHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT      11
#define LCN20PHY_partialAIDCountDown_check_vht_siga_ldpc_MASK      (0x1 << LCN20PHY_partialAIDCountDown_check_vht_siga_ldpc_SHIFT)
#define LCN20PHY_partialAIDCountDown_check_vht_siga_length_SHIFT      12
#define LCN20PHY_partialAIDCountDown_check_vht_siga_length_MASK      (0x1 << LCN20PHY_partialAIDCountDown_check_vht_siga_length_SHIFT)
#define LCN20PHY_partialAIDCountDown_resetDemodonWait_SHIFT      13
#define LCN20PHY_partialAIDCountDown_resetDemodonWait_MASK      (0x1 << LCN20PHY_partialAIDCountDown_resetDemodonWait_SHIFT)
#define LCN20PHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT      14
#define LCN20PHY_partialAIDCountDown_check_valid_lsig_len_for_vht_MASK      (0x1 << LCN20PHY_partialAIDCountDown_check_valid_lsig_len_for_vht_SHIFT)

/* Bits in LCN20PHY_TSSIMode */
#define LCN20PHY_TSSIMode_tssiADCSel_SHIFT      2
#define LCN20PHY_TSSIMode_tssiADCSel_MASK      (0x1 << LCN20PHY_TSSIMode_tssiADCSel_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew8 */
#define LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcck_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcck_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcck_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcckValid_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcckValid_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew8_avgestPwrcckValid_SHIFT)

/* Bits in LCN20PHY_TxPwrCtrlStatusNew8Ext */
#define LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcck1_SHIFT      0
#define LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcck1_MASK      (0x1ff << LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcck1_SHIFT)
#define LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcckValid1_SHIFT      15
#define LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcckValid1_MASK      (0x1 << LCN20PHY_TxPwrCtrlStatusNew8Ext_avgestPwrcckValid1_SHIFT)

/* Bits in LCN20PHY_crsgainCtrl_new */
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20_SHIFT      0
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20_SHIFT)
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20U_SHIFT      1
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20U_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20U_SHIFT)
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20L_SHIFT      2
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20L_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable20L_SHIFT)
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable40_SHIFT      3
#define LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable40_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_OFDMDetectionEnable40_SHIFT)
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20_SHIFT      4
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20_SHIFT)
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20U_SHIFT      5
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20U_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20U_SHIFT)
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20L_SHIFT      6
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20L_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable20L_SHIFT)
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable40_SHIFT      7
#define LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable40_MASK      (0x1 << LCN20PHY_crsgainCtrl_new_DSSSDetectionEnable40_SHIFT)

/* Bits in LCN20PHY_ofdm20UPwrThresh0_new */
#define LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN20PHY_ofdm20UPwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm20UPwrThresh1_new */
#define LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN20PHY_ofdm20UPwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm20UPwrThresh2_new */
#define LCN20PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN20PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN20PHY_ofdm20UPwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN20PHY_ofdm20LPwrThresh0_new */
#define LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN20PHY_ofdm20LPwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm20LPwrThresh1_new */
#define LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN20PHY_ofdm20LPwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm20LPwrThresh2_new */
#define LCN20PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN20PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN20PHY_ofdm20LPwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN20PHY_ofdm40PwrThresh0_new */
#define LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_SHIFT      0
#define LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_MASK      (0xff << LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh0_SHIFT)
#define LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_SHIFT      8
#define LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_MASK      (0xff << LCN20PHY_ofdm40PwrThresh0_new_ofdmPwrThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm40PwrThresh1_new */
#define LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_SHIFT      0
#define LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_MASK      (0xff << LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh2_SHIFT)
#define LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_SHIFT      8
#define LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_MASK      (0xff << LCN20PHY_ofdm40PwrThresh1_new_ofdmPwrThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm40PwrThresh2_new */
#define LCN20PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_SHIFT      0
#define LCN20PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_MASK      (0xff << LCN20PHY_ofdm40PwrThresh2_new_ofdmPwrThresh4_SHIFT)

/* Bits in LCN20PHY_dsssPwrThresh0_new */
#define LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh0_SHIFT      0
#define LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh0_MASK      (0xff << LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh0_SHIFT)
#define LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh1_SHIFT      8
#define LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh1_MASK      (0xff << LCN20PHY_dsssPwrThresh0_new_dsssPwrThresh1_SHIFT)

/* Bits in LCN20PHY_dsssPwrThresh1_new */
#define LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh2_SHIFT      0
#define LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh2_MASK      (0xff << LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh2_SHIFT)
#define LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh3_SHIFT      8
#define LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh3_MASK      (0xff << LCN20PHY_dsssPwrThresh1_new_dsssPwrThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm20DetCond1Thresh_new */
#define LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT      0
#define LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_MASK      (0xff << LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT)
#define LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT      8
#define LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_MASK      (0xff << LCN20PHY_ofdm20DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCN20PHY_ofdm40DetCond1Thresh_new */
#define LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT      0
#define LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_MASK      (0xff << LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh0_SHIFT)
#define LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT      8
#define LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_MASK      (0xff << LCN20PHY_ofdm40DetCond1Thresh_new_ofdmDetCond1Thresh1_SHIFT)

/* Bits in LCN20PHY_ofdm20USyncThresh0_new */
#define LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN20PHY_ofdm20USyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm20USyncThresh1_new */
#define LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN20PHY_ofdm20USyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm20LSyncThresh0_new */
#define LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN20PHY_ofdm20LSyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm20LSyncThresh1_new */
#define LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN20PHY_ofdm20LSyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN20PHY_ofdm40SyncThresh0_new */
#define LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_SHIFT      0
#define LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_MASK      (0xff << LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh0_SHIFT)
#define LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_SHIFT      8
#define LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_MASK      (0xff << LCN20PHY_ofdm40SyncThresh0_new_ofdmSyncThresh1_SHIFT)

/* Bits in LCN20PHY_ofdm40SyncThresh1_new */
#define LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_SHIFT      0
#define LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_MASK      (0xf << LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh2_SHIFT)
#define LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_SHIFT      8
#define LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_MASK      (0xf << LCN20PHY_ofdm40SyncThresh1_new_ofdmSyncThresh3_SHIFT)

/* Bits in LCN20PHY_FineFreqEst_new */
#define LCN20PHY_FineFreqEst_new_FineFreqEstLength20_SHIFT      0
#define LCN20PHY_FineFreqEst_new_FineFreqEstLength20_MASK      (0xff << LCN20PHY_FineFreqEst_new_FineFreqEstLength20_SHIFT)
#define LCN20PHY_FineFreqEst_new_FineFreqEstLength40_SHIFT      8
#define LCN20PHY_FineFreqEst_new_FineFreqEstLength40_MASK      (0xff << LCN20PHY_FineFreqEst_new_FineFreqEstLength40_SHIFT)

/* Bits in LCN20PHY_DCOffsetTransient1_new */
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_SHIFT      0
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_MASK      (0x7 << LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20L_SHIFT)
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_SHIFT      3
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_MASK      (0x7 << LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20L_SHIFT)
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_SHIFT      6
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_MASK      (0x7 << LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftSlow20U_SHIFT)
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_SHIFT      9
#define LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_MASK      (0x7 << LCN20PHY_DCOffsetTransient1_new_dcOffEstShiftFast20U_SHIFT)

/* Bits in LCN20PHY_DCOffsetTransient2_new */
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_SHIFT      0
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_MASK      (0x7 << LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow40_SHIFT)
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_SHIFT      3
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_MASK      (0x7 << LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast40_SHIFT)
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_SHIFT      6
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_MASK      (0x7 << LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftSlow20_SHIFT)
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_SHIFT      9
#define LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_MASK      (0x7 << LCN20PHY_DCOffsetTransient2_new_dcOffEstShiftFast20_SHIFT)

/* Bits in LCN20PHY_ofdmSyncTimerOffset0_new */
#define LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_SHIFT      0
#define LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_MASK      (0xff << LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut20_SHIFT)
#define LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_SHIFT      8
#define LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_MASK      (0xff << LCN20PHY_ofdmSyncTimerOffset0_new_OFDMPreambleSyncTimeOut40_SHIFT)

/* Bits in LCN20PHY_ofdmSyncTimerOffset1_new */
#define LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_SHIFT      0
#define LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_MASK      (0xff << LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20U_SHIFT)
#define LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_SHIFT      8
#define LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_MASK      (0xff << LCN20PHY_ofdmSyncTimerOffset1_new_OFDMPreambleSyncTimeOut20L_SHIFT)

/* Bits in LCN20PHY_ofdmSyncTimerCtrl_new */
#define LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_SHIFT      0
#define LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_MASK      (0x1f << LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime20_SHIFT)
#define LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_SHIFT      5
#define LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_MASK      (0x1f << LCN20PHY_ofdmSyncTimerCtrl_new_ofdmSyncConfirmTime40_SHIFT)
#define LCN20PHY_ofdmSyncTimerCtrl_new_crlcnphy267_SHIFT      10
#define LCN20PHY_ofdmSyncTimerCtrl_new_crlcnphy267_MASK      (0x1 << LCN20PHY_ofdmSyncTimerCtrl_new_crlcnphy267_SHIFT)

/* Bits in LCN20PHY_PwrThresh0_new */
#define LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20_SHIFT      0
#define LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20_MASK      (0xff << LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20_SHIFT)
#define LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20U_SHIFT      8
#define LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20U_MASK      (0xff << LCN20PHY_PwrThresh0_new_SlowPwrLoThresh20U_SHIFT)

/* Bits in LCN20PHY_PwrThresh1_new */
#define LCN20PHY_PwrThresh1_new_SlowPwrLoThresh20L_SHIFT      0
#define LCN20PHY_PwrThresh1_new_SlowPwrLoThresh20L_MASK      (0xff << LCN20PHY_PwrThresh1_new_SlowPwrLoThresh20L_SHIFT)
#define LCN20PHY_PwrThresh1_new_SlowPwrLoThresh40_SHIFT      8
#define LCN20PHY_PwrThresh1_new_SlowPwrLoThresh40_MASK      (0xff << LCN20PHY_PwrThresh1_new_SlowPwrLoThresh40_SHIFT)

/* Bits in LCN20PHY_agcSkipCnt20 */
#define LCN20PHY_agcSkipCnt20_skip_cntr_adj_20_SHIFT      0
#define LCN20PHY_agcSkipCnt20_skip_cntr_adj_20_MASK      (0xf << LCN20PHY_agcSkipCnt20_skip_cntr_adj_20_SHIFT)
#define LCN20PHY_agcSkipCnt20_skip_out_adj_20_SHIFT      4
#define LCN20PHY_agcSkipCnt20_skip_out_adj_20_MASK      (0xf << LCN20PHY_agcSkipCnt20_skip_out_adj_20_SHIFT)
#define LCN20PHY_agcSkipCnt20_lp_adj_20_SHIFT      8
#define LCN20PHY_agcSkipCnt20_lp_adj_20_MASK      (0xf << LCN20PHY_agcSkipCnt20_lp_adj_20_SHIFT)

/* Bits in LCN20PHY_PwrDlyAdj0_new */
#define LCN20PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_SHIFT      0
#define LCN20PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_MASK      (0xff << LCN20PHY_PwrDlyAdj0_new_DetectorDlyAdjustment20_SHIFT)
#define LCN20PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_SHIFT      8
#define LCN20PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_MASK      (0xff << LCN20PHY_PwrDlyAdj0_new_ofdmfiltDlyAdjustment20_SHIFT)

/* Bits in LCN20PHY_AgcSynchTiming */
#define LCN20PHY_AgcSynchTiming_skip_out_adj_20L_SHIFT      0
#define LCN20PHY_AgcSynchTiming_skip_out_adj_20L_MASK      (0x1f << LCN20PHY_AgcSynchTiming_skip_out_adj_20L_SHIFT)
#define LCN20PHY_AgcSynchTiming_skip_out_adj_20U_SHIFT      5
#define LCN20PHY_AgcSynchTiming_skip_out_adj_20U_MASK      (0x1f << LCN20PHY_AgcSynchTiming_skip_out_adj_20U_SHIFT)
#define LCN20PHY_AgcSynchTiming_skip_out_adj_40mhz_SHIFT      10
#define LCN20PHY_AgcSynchTiming_skip_out_adj_40mhz_MASK      (0x1f << LCN20PHY_AgcSynchTiming_skip_out_adj_40mhz_SHIFT)

/* Bits in LCN20PHY_ReducedDetectorDly_new */
#define LCN20PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_SHIFT      0
#define LCN20PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_MASK      (0xff << LCN20PHY_ReducedDetectorDly_new_reducedDetectorDlyThresh_SHIFT)
#define LCN20PHY_ReducedDetectorDly_new_DetectorDlyForStableSignal_SHIFT      8
#define LCN20PHY_ReducedDetectorDly_new_DetectorDlyForStableSignal_MASK      (0x7 << LCN20PHY_ReducedDetectorDly_new_DetectorDlyForStableSignal_SHIFT)

/* Bits in LCN20PHY_ofdmsyncCtrl_new */
#define LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_SHIFT      0
#define LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_MASK      (0xff << LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20_SHIFT)
#define LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_SHIFT      8
#define LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_MASK      (0xff << LCN20PHY_ofdmsyncCtrl_new_ofdmsyncendchkminpwr20UL_SHIFT)

/* Bits in LCN20PHY_ofdmsyncCtrl2_new */
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_SHIFT      0
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_MASK      (0xff << LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendchkminpwr40_SHIFT)
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_SHIFT      8
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_MASK      (0x3 << LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20_SHIFT)
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_SHIFT      10
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_MASK      (0x3 << LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh20UL_SHIFT)
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_SHIFT      12
#define LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_MASK      (0x3 << LCN20PHY_ofdmsyncCtrl2_new_ofdmsyncendcheckthresh40_SHIFT)

/* Bits in LCN20PHY_crsTimingCtrl20U_new */
#define LCN20PHY_crsTimingCtrl20U_new_gainThrsh4Timing_SHIFT      0
#define LCN20PHY_crsTimingCtrl20U_new_gainThrsh4Timing_MASK      (0xff << LCN20PHY_crsTimingCtrl20U_new_gainThrsh4Timing_SHIFT)
#define LCN20PHY_crsTimingCtrl20U_new_c_ofdm_thresh_gain_20U_SHIFT      8
#define LCN20PHY_crsTimingCtrl20U_new_c_ofdm_thresh_gain_20U_MASK      (0xff << LCN20PHY_crsTimingCtrl20U_new_c_ofdm_thresh_gain_20U_SHIFT)

/* Bits in LCN20PHY_crsTimingCtrl20L_new */
#define LCN20PHY_crsTimingCtrl20L_new_gainThrsh4Timing_SHIFT      0
#define LCN20PHY_crsTimingCtrl20L_new_gainThrsh4Timing_MASK      (0xff << LCN20PHY_crsTimingCtrl20L_new_gainThrsh4Timing_SHIFT)
#define LCN20PHY_crsTimingCtrl20L_new_c_ofdm_thresh_gain_20L_SHIFT      8
#define LCN20PHY_crsTimingCtrl20L_new_c_ofdm_thresh_gain_20L_MASK      (0xff << LCN20PHY_crsTimingCtrl20L_new_c_ofdm_thresh_gain_20L_SHIFT)

/* Bits in LCN20PHY_crsTimingCtrl40_new */
#define LCN20PHY_crsTimingCtrl40_new_gainThrsh4Timing_SHIFT      0
#define LCN20PHY_crsTimingCtrl40_new_gainThrsh4Timing_MASK      (0xff << LCN20PHY_crsTimingCtrl40_new_gainThrsh4Timing_SHIFT)
#define LCN20PHY_crsTimingCtrl40_new_c_ofdm_thresh_gain_40_SHIFT      8
#define LCN20PHY_crsTimingCtrl40_new_c_ofdm_thresh_gain_40_MASK      (0xff << LCN20PHY_crsTimingCtrl40_new_c_ofdm_thresh_gain_40_SHIFT)

/* Bits in LCN20PHY_agcSkipCnt */
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_20L_SHIFT      0
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_20L_MASK      (0xf << LCN20PHY_agcSkipCnt_skip_cntr_adj_20L_SHIFT)
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_20U_SHIFT      4
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_20U_MASK      (0xf << LCN20PHY_agcSkipCnt_skip_cntr_adj_20U_SHIFT)
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_40mhz_SHIFT      8
#define LCN20PHY_agcSkipCnt_skip_cntr_adj_40mhz_MASK      (0x1f << LCN20PHY_agcSkipCnt_skip_cntr_adj_40mhz_SHIFT)

/* Bits in LCN20PHY_crsMiscCtrl0_new */
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_early_en_SHIFT      0
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_early_en_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_new_crs_lpstart_early_en_SHIFT)
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_lcn40_mode_SHIFT      1
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_lcn40_mode_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_new_crs_lpstart_lcn40_mode_SHIFT)
#define LCN20PHY_crsMiscCtrl0_new_detCond0AsOr20_SHIFT      2
#define LCN20PHY_crsMiscCtrl0_new_detCond0AsOr20_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_new_detCond0AsOr20_SHIFT)
#define LCN20PHY_crsMiscCtrl0_new_detCond0AsOr40_SHIFT      3
#define LCN20PHY_crsMiscCtrl0_new_detCond0AsOr40_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_new_detCond0AsOr40_SHIFT)
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_delay_en_SHIFT      4
#define LCN20PHY_crsMiscCtrl0_new_crs_lpstart_delay_en_MASK      (0x1 << LCN20PHY_crsMiscCtrl0_new_crs_lpstart_delay_en_SHIFT)

/* Bits in LCN20PHY_lsnrHold1_new */
#define LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal20_SHIFT      0
#define LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal20_MASK      (0xff << LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal20_SHIFT)
#define LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal40_SHIFT      8
#define LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal40_MASK      (0xff << LCN20PHY_lsnrHold1_new_holdOnSyncCtrVal40_SHIFT)

/* Bits in LCN20PHY_lsnrHold2_new */
#define LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20U_SHIFT      0
#define LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20U_MASK      (0xff << LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20U_SHIFT)
#define LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20L_SHIFT      8
#define LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20L_MASK      (0xff << LCN20PHY_lsnrHold2_new_holdOnSyncCtrVal20L_SHIFT)

/* Bits in LCN20PHY_lsnrSyncCount20L_new */
#define LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_SHIFT      0
#define LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_MASK      (0xff << LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrMult_SHIFT)
#define LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_SHIFT      8
#define LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_MASK      (0xff << LCN20PHY_lsnrSyncCount20L_new_oFiltSyncCtrShft_SHIFT)

/* Bits in LCN20PHY_lsnrFiltMax20_new */
#define LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntMult_SHIFT)
#define LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN20PHY_lsnrFiltMax20_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN20PHY_lsnrFiltMax20U_new */
#define LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntMult_SHIFT)
#define LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN20PHY_lsnrFiltMax20U_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN20PHY_lsnrFiltMax20L_new */
#define LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntMult_SHIFT)
#define LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN20PHY_lsnrFiltMax20L_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN20PHY_lsnrFiltMax40_new */
#define LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_SHIFT      8
#define LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_MASK      (0x1f << LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntMult_SHIFT)
#define LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_SHIFT      13
#define LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_MASK      (0x7 << LCN20PHY_lsnrFiltMax40_new_oFiltMaxPrsntShft_SHIFT)

/* Bits in LCN20PHY_lnsrMaxCtrThr20_new */
#define LCN20PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN20PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN20PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN20PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN20PHY_lnsrMaxCtrThr20U_new */
#define LCN20PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN20PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20U_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN20PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN20PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20U_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN20PHY_lnsrMaxCtrThr20L_new */
#define LCN20PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN20PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20L_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN20PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN20PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr20L_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN20PHY_lnsrMaxCtrThr40_new */
#define LCN20PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_SHIFT      0
#define LCN20PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr40_new_hiGainOfMaxCtrThresh_SHIFT)
#define LCN20PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_SHIFT      8
#define LCN20PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_MASK      (0xff << LCN20PHY_lnsrMaxCtrThr40_new_loGainOfMaxCtrThresh_SHIFT)

/* Bits in LCN20PHY_lnsrFiltStep20_new */
#define LCN20PHY_lnsrFiltStep20_new_oFiltStepMult_SHIFT      0
#define LCN20PHY_lnsrFiltStep20_new_oFiltStepMult_MASK      (0xff << LCN20PHY_lnsrFiltStep20_new_oFiltStepMult_SHIFT)
#define LCN20PHY_lnsrFiltStep20_new_oFiltStepShft_SHIFT      8
#define LCN20PHY_lnsrFiltStep20_new_oFiltStepShft_MASK      (0xff << LCN20PHY_lnsrFiltStep20_new_oFiltStepShft_SHIFT)

/* Bits in LCN20PHY_lnsrFiltStep20U_new */
#define LCN20PHY_lnsrFiltStep20U_new_oFiltStepMult_SHIFT      0
#define LCN20PHY_lnsrFiltStep20U_new_oFiltStepMult_MASK      (0xff << LCN20PHY_lnsrFiltStep20U_new_oFiltStepMult_SHIFT)
#define LCN20PHY_lnsrFiltStep20U_new_oFiltStepShft_SHIFT      8
#define LCN20PHY_lnsrFiltStep20U_new_oFiltStepShft_MASK      (0xff << LCN20PHY_lnsrFiltStep20U_new_oFiltStepShft_SHIFT)

/* Bits in LCN20PHY_lnsrFiltStep20L_new */
#define LCN20PHY_lnsrFiltStep20L_new_oFiltStepMult_SHIFT      0
#define LCN20PHY_lnsrFiltStep20L_new_oFiltStepMult_MASK      (0xff << LCN20PHY_lnsrFiltStep20L_new_oFiltStepMult_SHIFT)
#define LCN20PHY_lnsrFiltStep20L_new_oFiltStepShft_SHIFT      8
#define LCN20PHY_lnsrFiltStep20L_new_oFiltStepShft_MASK      (0xff << LCN20PHY_lnsrFiltStep20L_new_oFiltStepShft_SHIFT)

/* Bits in LCN20PHY_lnsrFiltStep40_new */
#define LCN20PHY_lnsrFiltStep40_new_oFiltStepMult_SHIFT      0
#define LCN20PHY_lnsrFiltStep40_new_oFiltStepMult_MASK      (0xff << LCN20PHY_lnsrFiltStep40_new_oFiltStepMult_SHIFT)
#define LCN20PHY_lnsrFiltStep40_new_oFiltStepShft_SHIFT      8
#define LCN20PHY_lnsrFiltStep40_new_oFiltStepShft_MASK      (0xff << LCN20PHY_lnsrFiltStep40_new_oFiltStepShft_SHIFT)

/* Bits in LCN20PHY_lnsrThrUpd20_new */
#define LCN20PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN20PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN20PHY_lnsrThrUpd20_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN20PHY_lnsrThrUpd20U_new */
#define LCN20PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN20PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN20PHY_lnsrThrUpd20U_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN20PHY_lnsrThrUpd20L_new */
#define LCN20PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_SHIFT      0
#define LCN20PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_MASK      (0xff << LCN20PHY_lnsrThrUpd20L_new_ofMaxPThrUpdtThresh_SHIFT)

/* Bits in LCN20PHY_detcondbypass20_new */
#define LCN20PHY_detcondbypass20_new_StblSigCondByp_SHIFT      0
#define LCN20PHY_detcondbypass20_new_StblSigCondByp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_StblSigCondByp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond1Byp_SHIFT      1
#define LCN20PHY_detcondbypass20_new_ofdmDetCond1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_SHIFT      2
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_SHIFT      3
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_SHIFT      4
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond2_1_3Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_2Byp_SHIFT      5
#define LCN20PHY_detcondbypass20_new_ofdmDetCond2_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond2_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond3_1Byp_SHIFT      6
#define LCN20PHY_detcondbypass20_new_ofdmDetCond3_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond3_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond3_2Byp_SHIFT      7
#define LCN20PHY_detcondbypass20_new_ofdmDetCond3_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond3_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond4_1Byp_SHIFT      8
#define LCN20PHY_detcondbypass20_new_ofdmDetCond4_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond4_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_ofdmDetCond4_2Byp_SHIFT      9
#define LCN20PHY_detcondbypass20_new_ofdmDetCond4_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_ofdmDetCond4_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond1_1Byp_SHIFT      10
#define LCN20PHY_detcondbypass20_new_dsssDetCond1_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond1_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond1_2Byp_SHIFT      11
#define LCN20PHY_detcondbypass20_new_dsssDetCond1_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond1_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond2_1Byp_SHIFT      12
#define LCN20PHY_detcondbypass20_new_dsssDetCond2_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond2_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond2_2Byp_SHIFT      13
#define LCN20PHY_detcondbypass20_new_dsssDetCond2_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond2_2Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond3_1Byp_SHIFT      14
#define LCN20PHY_detcondbypass20_new_dsssDetCond3_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond3_1Byp_SHIFT)
#define LCN20PHY_detcondbypass20_new_dsssDetCond3_2Byp_SHIFT      15
#define LCN20PHY_detcondbypass20_new_dsssDetCond3_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass20_new_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCN20PHY_detcondbypass40_new */
#define LCN20PHY_detcondbypass40_new_StblSigCondByp_SHIFT      0
#define LCN20PHY_detcondbypass40_new_StblSigCondByp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_StblSigCondByp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond1Byp_SHIFT      1
#define LCN20PHY_detcondbypass40_new_ofdmDetCond1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_SHIFT      2
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_SHIFT      3
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_SHIFT      4
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond2_1_3Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_2Byp_SHIFT      5
#define LCN20PHY_detcondbypass40_new_ofdmDetCond2_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond2_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond3_1Byp_SHIFT      6
#define LCN20PHY_detcondbypass40_new_ofdmDetCond3_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond3_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond3_2Byp_SHIFT      7
#define LCN20PHY_detcondbypass40_new_ofdmDetCond3_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond3_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond4_1Byp_SHIFT      8
#define LCN20PHY_detcondbypass40_new_ofdmDetCond4_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond4_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_ofdmDetCond4_2Byp_SHIFT      9
#define LCN20PHY_detcondbypass40_new_ofdmDetCond4_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_ofdmDetCond4_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond1_1Byp_SHIFT      10
#define LCN20PHY_detcondbypass40_new_dsssDetCond1_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond1_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond1_2Byp_SHIFT      11
#define LCN20PHY_detcondbypass40_new_dsssDetCond1_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond1_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond2_1Byp_SHIFT      12
#define LCN20PHY_detcondbypass40_new_dsssDetCond2_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond2_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond2_2Byp_SHIFT      13
#define LCN20PHY_detcondbypass40_new_dsssDetCond2_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond2_2Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond3_1Byp_SHIFT      14
#define LCN20PHY_detcondbypass40_new_dsssDetCond3_1Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond3_1Byp_SHIFT)
#define LCN20PHY_detcondbypass40_new_dsssDetCond3_2Byp_SHIFT      15
#define LCN20PHY_detcondbypass40_new_dsssDetCond3_2Byp_MASK      (0x1 << LCN20PHY_detcondbypass40_new_dsssDetCond3_2Byp_SHIFT)

/* Bits in LCN20PHY_htAgcBkOff_40_new */
#define LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_SHIFT      0
#define LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_MASK      (0xff << LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepMult_SHIFT)
#define LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_SHIFT      8
#define LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_MASK      (0xff << LCN20PHY_htAgcBkOff_40_new_hsnrOFiltStepShft_SHIFT)

/* Bits in LCN20PHY_htAgcLowSNR_new */
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshScale_SHIFT      0
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshScale_MASK      (0xff << LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshScale_SHIFT)
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_SHIFT      8
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_MASK      (0x1 << LCN20PHY_htAgcLowSNR_new_lsnrMetrSmoothingEn_SHIFT)
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshEn_SHIFT      9
#define LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshEn_MASK      (0x1 << LCN20PHY_htAgcLowSNR_new_lsnrMetrThreshEn_SHIFT)
#define LCN20PHY_htAgcLowSNR_new_newdetCond_SHIFT      10
#define LCN20PHY_htAgcLowSNR_new_newdetCond_MASK      (0x1 << LCN20PHY_htAgcLowSNR_new_newdetCond_SHIFT)
#define LCN20PHY_htAgcLowSNR_new_condtnlDetOverRide40_SHIFT      12
#define LCN20PHY_htAgcLowSNR_new_condtnlDetOverRide40_MASK      (0x1 << LCN20PHY_htAgcLowSNR_new_condtnlDetOverRide40_SHIFT)

/* Bits in LCN20PHY_GainStableThr_new */
#define LCN20PHY_GainStableThr_new_crsgainstablethr20_SHIFT      0
#define LCN20PHY_GainStableThr_new_crsgainstablethr20_MASK      (0xff << LCN20PHY_GainStableThr_new_crsgainstablethr20_SHIFT)
#define LCN20PHY_GainStableThr_new_crsgainstablethr40_SHIFT      8
#define LCN20PHY_GainStableThr_new_crsgainstablethr40_MASK      (0xff << LCN20PHY_GainStableThr_new_crsgainstablethr40_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable_new */
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_MASK      (0xf << LCN20PHY_SignalBlockConfigTable_new_crssignalblock_SHIFT)
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_SHIFT      4
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20U_SHIFT)
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_SHIFT      7
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_20L_SHIFT)
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_SHIFT      10
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable_new_crssignalblock_tf_counter_SHIFT)
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_SHIFT      13
#define LCN20PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable_new_crssignalblock_aci_value_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable2_new */
#define LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_MASK      (0xff << LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_SHIFT)
#define LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_SHIFT      8
#define LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_MASK      (0xff << LCN20PHY_SignalBlockConfigTable2_new_crssignalblk_noi_pwr_40mhz_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable3_new */
#define LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_MASK      (0x3f << LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_SHIFT)
#define LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_SHIFT      6
#define LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_MASK      (0x3f << LCN20PHY_SignalBlockConfigTable3_new_crssignalblk_gm_40mhz_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable4_new */
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_MASK      (0xff << LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_very_low_gain_40Mhz_SHIFT)
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_SHIFT      8
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_MASK      (0x1 << LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_data_mode_backoff_40Mhz_SHIFT)
#define LCN20PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_SHIFT      9
#define LCN20PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable4_new_crslarge_gain_mismatch_thresh_40mhz_SHIFT)
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_SHIFT      12
#define LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_MASK      (0x1 << LCN20PHY_SignalBlockConfigTable4_new_crssignalblk_eight_samp_fast_pwr_logic_40_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable5_new */
#define LCN20PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_MASK      (0x1f << LCN20PHY_SignalBlockConfigTable5_new_crsignalblk_low_pwr_mismatch_thresh_40mhz_SHIFT)
#define LCN20PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_SHIFT      5
#define LCN20PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_MASK      (0xff << LCN20PHY_SignalBlockConfigTable5_new_crssignalblk_input_pwr_offset_db_40mhz_SHIFT)

/* Bits in LCN20PHY_SignalBlockConfigTable6_new */
#define LCN20PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_SHIFT      0
#define LCN20PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_MASK      (0xff << LCN20PHY_SignalBlockConfigTable6_new_crssignalblk_input_pwr_offset_db_SHIFT)
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_SHIFT      8
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_MASK      (0x1 << LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_iqpwr_based_SHIFT)
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_SHIFT      9
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_MASK      (0x3 << LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_bw_hacked_SHIFT)
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_SHIFT      11
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_MASK      (0x1 << LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_hacked_Bw_decision_SHIFT)
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_SHIFT      12
#define LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_MASK      (0x7 << LCN20PHY_SignalBlockConfigTable6_new_crsclassfyblk_log10_thresh_SHIFT)

/* Bits in LCN20PHY_ClassfyblkConfigTable7_new */
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_SHIFT      0
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_MASK      (0x1f << LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_low_snr_log_thresh_SHIFT)
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_SHIFT      5
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_MASK      (0x1f << LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_hight_snr_log_thresh_SHIFT)
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_classify_stbc_en_SHIFT      10
#define LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_classify_stbc_en_MASK      (0x1 << LCN20PHY_ClassfyblkConfigTable7_new_crsclassfyblk_classify_stbc_en_SHIFT)

/* Bits in LCN20PHY_ClassfyblkConfigTable8_new */
#define LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_SHIFT      0
#define LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_MASK      (0xff << LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblk_classfy_thresh_gain_SHIFT)
#define LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_SHIFT      8
#define LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_MASK      (0x1 << LCN20PHY_ClassfyblkConfigTable8_new_crsclassfyblkc_adj_dc_SHIFT)

/* Bits in LCN20PHY_CFOblkConfig */
#define LCN20PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_SHIFT      0
#define LCN20PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_MASK      (0x1 << LCN20PHY_CFOblkConfig_c_crs_fine_freq_est_en_40mhz_SHIFT)
#define LCN20PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_SHIFT      1
#define LCN20PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_MASK      (0x1 << LCN20PHY_CFOblkConfig_c_crs_cfo_update_en_40mhz_SHIFT)
#define LCN20PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_SHIFT      2
#define LCN20PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_MASK      (0x1 << LCN20PHY_CFOblkConfig_c_crs_cfo_calc_en_40mhz_SHIFT)
#define LCN20PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_SHIFT      3
#define LCN20PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_MASK      (0xff << LCN20PHY_CFOblkConfig_signalblk_det_thresh_ofdm_40_SHIFT)

/* Bits in LCN20PHY_SignalBlock_edet1 */
#define LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_SHIFT      0
#define LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_MASK      (0xff << LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_ofdm_SHIFT)
#define LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_SHIFT      8
#define LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_MASK      (0xff << LCN20PHY_SignalBlock_edet1_signalblk_det_thresh_dsss_SHIFT)

/* Bits in LCN20PHY_ClipDetector */
#define LCN20PHY_ClipDetector_clip_delay_count_SHIFT      0
#define LCN20PHY_ClipDetector_clip_delay_count_MASK      (0xf << LCN20PHY_ClipDetector_clip_delay_count_SHIFT)
#define LCN20PHY_ClipDetector_Clip_detecotr_thresh_SHIFT      4
#define LCN20PHY_ClipDetector_Clip_detecotr_thresh_MASK      (0xff << LCN20PHY_ClipDetector_Clip_detecotr_thresh_SHIFT)

/* Bits in LCN20PHY_OfdmFineSTR_config */
#define LCN20PHY_OfdmFineSTR_config_LowMetricThreshEnHi_SHIFT      0
#define LCN20PHY_OfdmFineSTR_config_LowMetricThreshEnHi_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowMetricThreshEnHi_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_SHIFT      1
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_MASK      (0xff << LCN20PHY_OfdmFineSTR_config_LowSnrMetricScaleftrHi_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_SHIFT      9
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnHi_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_SHIFT      10
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnMed_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_SHIFT      11
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnMed_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_SHIFT      12
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowSnrMetricThreshEnlo_SHIFT)
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_SHIFT      13
#define LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_MASK      (0x1 << LCN20PHY_OfdmFineSTR_config_LowSnrMetricSmoothEnlo_SHIFT)

/* Bits in LCN20PHY_OfdmFineSTR_config2 */
#define LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_SHIFT      0
#define LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_MASK      (0xff << LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclEn_SHIFT)
#define LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_SHIFT      8
#define LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_MASK      (0xff << LCN20PHY_OfdmFineSTR_config2_LowSnrMetricThreshSclLo_SHIFT)

/* Bits in LCN20PHY_OfdmFineSTR_config3 */
#define LCN20PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_SHIFT      0
#define LCN20PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_MASK      (0xff << LCN20PHY_OfdmFineSTR_config3_OfdmFilterMedToLoGainDiff_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_0 */
#define LCN20PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_0_0_stage_detect_thresh_0_0_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_1 */
#define LCN20PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_0_1_stage_detect_thresh_0_1_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_2 */
#define LCN20PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_0_2_stage_detect_thresh_0_2_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_3 */
#define LCN20PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_0_3_stage_detect_thresh_0_3_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_4 */
#define LCN20PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_0_4_stage_detect_thresh_0_4_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_0 */
#define LCN20PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_1_0_stage_detect_thresh_1_0_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_1 */
#define LCN20PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_1_1_stage_detect_thresh_1_1_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_2 */
#define LCN20PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_1_2_stage_detect_thresh_1_2_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_3 */
#define LCN20PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_1_3_stage_detect_thresh_1_3_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_4 */
#define LCN20PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_MASK      (0xffff << LCN20PHY_CrsNapLogicConfig_1_4_stage_detect_thresh_1_4_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_0_hi1 */
#define LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_0_hi_SHIFT)
#define LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_SHIFT      8
#define LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_0_0_hi1_stage_detect_thresh_0_1_hi_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_0_hi2 */
#define LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_2_hi_SHIFT)
#define LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_SHIFT      8
#define LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_0_0_hi2_stage_detect_thresh_0_3_hi_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_0_0_hi4 */
#define LCN20PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_0_0_hi4_stage_detect_thresh_0_4_hi_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_0_hi1 */
#define LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_0_hi_SHIFT)
#define LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_SHIFT      8
#define LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi1_stage_detect_thresh_1_1_hi_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_0_hi2 */
#define LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_2_hi_SHIFT)
#define LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_SHIFT      8
#define LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi2_stage_detect_thresh_1_3_hi_SHIFT)

/* Bits in LCN20PHY_CrsNapLogicConfig_1_0_hi4 */
#define LCN20PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_SHIFT      0
#define LCN20PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi4_stage_detect_thresh_1_4_hi_SHIFT)
#define LCN20PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_SHIFT      8
#define LCN20PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_MASK      (0xff << LCN20PHY_CrsNapLogicConfig_1_0_hi4_crs_nap_gain_db_SHIFT)

/* Bits in LCN20PHY_crsSyncOffset */
#define LCN20PHY_crsSyncOffset_incSyncCnt20U_SHIFT      0
#define LCN20PHY_crsSyncOffset_incSyncCnt20U_MASK      (0xf << LCN20PHY_crsSyncOffset_incSyncCnt20U_SHIFT)
#define LCN20PHY_crsSyncOffset_incSyncCnt20L_SHIFT      4
#define LCN20PHY_crsSyncOffset_incSyncCnt20L_MASK      (0xf << LCN20PHY_crsSyncOffset_incSyncCnt20L_SHIFT)
#define LCN20PHY_crsSyncOffset_incSyncCnt40_SHIFT      8
#define LCN20PHY_crsSyncOffset_incSyncCnt40_MASK      (0xf << LCN20PHY_crsSyncOffset_incSyncCnt40_SHIFT)

/* Bits in LCN20PHY_lpGuard1 */
#define LCN20PHY_lpGuard1_lpGuardSmplCnt_SHIFT      0
#define LCN20PHY_lpGuard1_lpGuardSmplCnt_MASK      (0xff << LCN20PHY_lpGuard1_lpGuardSmplCnt_SHIFT)
#define LCN20PHY_lpGuard1_lpGuardSmplCnt40_SHIFT      8
#define LCN20PHY_lpGuard1_lpGuardSmplCnt40_MASK      (0xff << LCN20PHY_lpGuard1_lpGuardSmplCnt40_SHIFT)

/* Bits in LCN20PHY_lpGuard2 */
#define LCN20PHY_lpGuard2_lpGuardSmplCnt20U_SHIFT      0
#define LCN20PHY_lpGuard2_lpGuardSmplCnt20U_MASK      (0xff << LCN20PHY_lpGuard2_lpGuardSmplCnt20U_SHIFT)
#define LCN20PHY_lpGuard2_lpGuardSmplCnt20L_SHIFT      8
#define LCN20PHY_lpGuard2_lpGuardSmplCnt20L_MASK      (0xff << LCN20PHY_lpGuard2_lpGuardSmplCnt20L_SHIFT)

/* Bits in LCN20PHY_lpCtrLimit1 */
#define LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt_SHIFT      0
#define LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt_MASK      (0xff << LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt_SHIFT)
#define LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_SHIFT      8
#define LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_MASK      (0xff << LCN20PHY_lpCtrLimit1_syncCtrLimitSmplCnt40_SHIFT)

/* Bits in LCN20PHY_lpCtrLimit2 */
#define LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_SHIFT      0
#define LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_MASK      (0xff << LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20U_SHIFT)
#define LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_SHIFT      8
#define LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_MASK      (0xff << LCN20PHY_lpCtrLimit2_syncCtrLimitSmplCnt20L_SHIFT)

/* Bits in LCN20PHY_SgiWinAdjOff401 */
#define LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_SHIFT      0
#define LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_MASK      (0xff << LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff1Grp_SHIFT)
#define LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_SHIFT      8
#define LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_MASK      (0xff << LCN20PHY_SgiWinAdjOff401_SgiWinAdjOff2Grp_SHIFT)

/* Bits in LCN20PHY_SgiWinAdjOff402 */
#define LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_SHIFT      0
#define LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_MASK      (0xff << LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff3Grp_SHIFT)
#define LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_SHIFT      8
#define LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_MASK      (0xff << LCN20PHY_SgiWinAdjOff402_SgiWinAdjOff4Grp_SHIFT)

/* Bits in LCN20PHY_SgiBaseWinAdjOff401 */
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_SHIFT      0
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff1Grp_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_SHIFT      4
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff2Grp_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_SHIFT      8
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff3Grp_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_SHIFT      12
#define LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff401_SgiBaseWinAdjOff4Grp_SHIFT)

/* Bits in LCN20PHY_SgiWinAdjOff20L1 */
#define LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_SHIFT      0
#define LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_MASK      (0xff << LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff1Grp20L_SHIFT)
#define LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_SHIFT      8
#define LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_MASK      (0xff << LCN20PHY_SgiWinAdjOff20L1_SgiWinAdjOff2Grp20L_SHIFT)

/* Bits in LCN20PHY_SgiWinAdjOff20L2 */
#define LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_SHIFT      0
#define LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_MASK      (0xff << LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff1Grp20L_SHIFT)
#define LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_SHIFT      8
#define LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_MASK      (0xff << LCN20PHY_SgiWinAdjOff20L2_SgiWinAdjOff2Grp20L_SHIFT)

/* Bits in LCN20PHY_SgiBaseWinAdjOff20L1 */
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_SHIFT      0
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff1Grp20L_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_SHIFT      4
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff2Grp20L_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_SHIFT      8
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff3Grp20L_SHIFT)
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_SHIFT      12
#define LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_MASK      (0xf << LCN20PHY_SgiBaseWinAdjOff20L1_SgiBaseWinAdjOff4Grp20L_SHIFT)

/* Bits in LCN20PHY_FineSTRConfigBundlen1 */
#define LCN20PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_SHIFT      0
#define LCN20PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_MASK      (0x3ff << LCN20PHY_FineSTRConfigBundlen1_FineSTRConfigGrp1_SHIFT)

/* Bits in LCN20PHY_FineSTRConfigBundlen2 */
#define LCN20PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_SHIFT      0
#define LCN20PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_MASK      (0x3ff << LCN20PHY_FineSTRConfigBundlen2_FineSTRConfigGrp2_SHIFT)

/* Bits in LCN20PHY_FineSTRConfigBundlen3 */
#define LCN20PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_SHIFT      0
#define LCN20PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_MASK      (0xffff << LCN20PHY_FineSTRConfigBundlen3_FineSTRConfigGrp3_SHIFT)

/* Bits in LCN20PHY_CrsOffThresholdDsss20ULBundle */
#define LCN20PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_SHIFT      0
#define LCN20PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_MASK      (0xff << LCN20PHY_CrsOffThresholdDsss20ULBundle_CrsOffThresholdDsss20ULGrp_SHIFT)

/* Bits in LCN20PHY_CRSSecChanTrunOffBundle */
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20LGrp_SHIFT      0
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20LGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20LGrp_SHIFT)
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20LGrp_SHIFT      1
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20LGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20LGrp_SHIFT)
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20UGrp_SHIFT      2
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20UGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM20UGrp_SHIFT)
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20UGrp_SHIFT      3
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20UGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS20UGrp_SHIFT)
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM40MGrp_SHIFT      4
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM40MGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanOFDM40MGrp_SHIFT)
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS40MGrp_SHIFT      5
#define LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS40MGrp_MASK      (0x1 << LCN20PHY_CRSSecChanTrunOffBundle_CrsSecChanDSSS40MGrp_SHIFT)

/* Bits in LCN20PHY_crsMiscCtrl1_new */
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_20L_SHIFT      0
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_20L_MASK      (0xf << LCN20PHY_crsMiscCtrl1_new_lp_adj_20L_SHIFT)
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_20U_SHIFT      4
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_20U_MASK      (0xf << LCN20PHY_crsMiscCtrl1_new_lp_adj_20U_SHIFT)
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_40mhz_SHIFT      8
#define LCN20PHY_crsMiscCtrl1_new_lp_adj_40mhz_MASK      (0x1f << LCN20PHY_crsMiscCtrl1_new_lp_adj_40mhz_SHIFT)

/* Bits in LCN20PHY_CRSChanDisBundle */
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp1_SHIFT      0
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp1_MASK      (0x1 << LCN20PHY_CRSChanDisBundle_CrsChanDisGrp1_SHIFT)
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp2_SHIFT      1
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp2_MASK      (0x1 << LCN20PHY_CRSChanDisBundle_CrsChanDisGrp2_SHIFT)
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp3_SHIFT      2
#define LCN20PHY_CRSChanDisBundle_CrsChanDisGrp3_MASK      (0x1 << LCN20PHY_CRSChanDisBundle_CrsChanDisGrp3_SHIFT)

/* Bits in LCN20PHY_agcControl238 */
#define LCN20PHY_agcControl238_rssi_clip_gain_aci_9_SHIFT      0
#define LCN20PHY_agcControl238_rssi_clip_gain_aci_9_MASK      (0xff << LCN20PHY_agcControl238_rssi_clip_gain_aci_9_SHIFT)
#define LCN20PHY_agcControl238_rssi_clip_gain_aci_10_SHIFT      8
#define LCN20PHY_agcControl238_rssi_clip_gain_aci_10_MASK      (0xff << LCN20PHY_agcControl238_rssi_clip_gain_aci_10_SHIFT)

/* Bits in LCN20PHY_agcControl239 */
#define LCN20PHY_agcControl239_rssi_clip_gain_aci_11_SHIFT      0
#define LCN20PHY_agcControl239_rssi_clip_gain_aci_11_MASK      (0xff << LCN20PHY_agcControl239_rssi_clip_gain_aci_11_SHIFT)

/* Bits in LCN20PHY_agcContro240 */
#define LCN20PHY_agcContro240_rssi_clip_thresh_norm_10_SHIFT      0
#define LCN20PHY_agcContro240_rssi_clip_thresh_norm_10_MASK      (0x7f << LCN20PHY_agcContro240_rssi_clip_thresh_norm_10_SHIFT)
#define LCN20PHY_agcContro240_rssi_clip_thresh_norm_11_SHIFT      7
#define LCN20PHY_agcContro240_rssi_clip_thresh_norm_11_MASK      (0x7f << LCN20PHY_agcContro240_rssi_clip_thresh_norm_11_SHIFT)

/* Bits in LCN20PHY_agcContro241 */
#define LCN20PHY_agcContro241_rssi_clip_thresh_bt_9_SHIFT      0
#define LCN20PHY_agcContro241_rssi_clip_thresh_bt_9_MASK      (0x7f << LCN20PHY_agcContro241_rssi_clip_thresh_bt_9_SHIFT)
#define LCN20PHY_agcContro241_rssi_clip_thresh_bt_10_SHIFT      7
#define LCN20PHY_agcContro241_rssi_clip_thresh_bt_10_MASK      (0x7f << LCN20PHY_agcContro241_rssi_clip_thresh_bt_10_SHIFT)

/* Bits in LCN20PHY_agcContro242 */
#define LCN20PHY_agcContro242_rssi_clip_thresh_bt_11_SHIFT      0
#define LCN20PHY_agcContro242_rssi_clip_thresh_bt_11_MASK      (0x7f << LCN20PHY_agcContro242_rssi_clip_thresh_bt_11_SHIFT)

/* Bits in LCN20PHY_agcContro243 */
#define LCN20PHY_agcContro243_rssi_clip_thresh_aci_9_SHIFT      0
#define LCN20PHY_agcContro243_rssi_clip_thresh_aci_9_MASK      (0x7f << LCN20PHY_agcContro243_rssi_clip_thresh_aci_9_SHIFT)
#define LCN20PHY_agcContro243_rssi_clip_thresh_aci_10_SHIFT      7
#define LCN20PHY_agcContro243_rssi_clip_thresh_aci_10_MASK      (0x7f << LCN20PHY_agcContro243_rssi_clip_thresh_aci_10_SHIFT)

/* Bits in LCN20PHY_agcContro244 */
#define LCN20PHY_agcContro244_rssi_clip_thresh_aci_11_SHIFT      0
#define LCN20PHY_agcContro244_rssi_clip_thresh_aci_11_MASK      (0x7f << LCN20PHY_agcContro244_rssi_clip_thresh_aci_11_SHIFT)

/* Bits in LCN20PHY_agcContro245 */
#define LCN20PHY_agcContro245_rssi_clip_gain_norm_9_SHIFT      0
#define LCN20PHY_agcContro245_rssi_clip_gain_norm_9_MASK      (0xff << LCN20PHY_agcContro245_rssi_clip_gain_norm_9_SHIFT)
#define LCN20PHY_agcContro245_rssi_clip_gain_norm_10_SHIFT      8
#define LCN20PHY_agcContro245_rssi_clip_gain_norm_10_MASK      (0xff << LCN20PHY_agcContro245_rssi_clip_gain_norm_10_SHIFT)

/* Bits in LCN20PHY_agcContro246 */
#define LCN20PHY_agcContro246_rssi_clip_gain_norm_11_SHIFT      0
#define LCN20PHY_agcContro246_rssi_clip_gain_norm_11_MASK      (0xff << LCN20PHY_agcContro246_rssi_clip_gain_norm_11_SHIFT)

/* Bits in LCN20PHY_agcControl247 */
#define LCN20PHY_agcControl247_rssi_clip_gain_bt_9_SHIFT      0
#define LCN20PHY_agcControl247_rssi_clip_gain_bt_9_MASK      (0xff << LCN20PHY_agcControl247_rssi_clip_gain_bt_9_SHIFT)
#define LCN20PHY_agcControl247_rssi_clip_gain_bt_10_SHIFT      8
#define LCN20PHY_agcControl247_rssi_clip_gain_bt_10_MASK      (0xff << LCN20PHY_agcControl247_rssi_clip_gain_bt_10_SHIFT)

/* Bits in LCN20PHY_agcControl248 */
#define LCN20PHY_agcControl248_rssi_clip_gain_bt_11_SHIFT      0
#define LCN20PHY_agcControl248_rssi_clip_gain_bt_11_MASK      (0xff << LCN20PHY_agcControl248_rssi_clip_gain_bt_11_SHIFT)

/* Bits in LCN20PHY_IqestqpwrAccHi */
#define LCN20PHY_IqestqpwrAccHi_qpwrAccHi_SHIFT      0
#define LCN20PHY_IqestqpwrAccHi_qpwrAccHi_MASK      (0xffff << LCN20PHY_IqestqpwrAccHi_qpwrAccHi_SHIFT)

/* Bits in LCN20PHY_aciContro9 */
#define LCN20PHY_aciContro9_aci_detect_grp_ci_nor_SHIFT      0
#define LCN20PHY_aciContro9_aci_detect_grp_ci_nor_MASK      (0xf << LCN20PHY_aciContro9_aci_detect_grp_ci_nor_SHIFT)
#define LCN20PHY_aciContro9_aci_detect_grp_ci_aci_SHIFT      4
#define LCN20PHY_aciContro9_aci_detect_grp_ci_aci_MASK      (0xf << LCN20PHY_aciContro9_aci_detect_grp_ci_aci_SHIFT)

/* Bits in LCN20PHY_FineSTRConfigBundle8 */
#define LCN20PHY_FineSTRConfigBundle8_FstrResetFromirxmacifEn_SHIFT      0
#define LCN20PHY_FineSTRConfigBundle8_FstrResetFromirxmacifEn_MASK      (0x1 << LCN20PHY_FineSTRConfigBundle8_FstrResetFromirxmacifEn_SHIFT)
#define LCN20PHY_FineSTRConfigBundle8_FstrDetResetEn_SHIFT      1
#define LCN20PHY_FineSTRConfigBundle8_FstrDetResetEn_MASK      (0x1 << LCN20PHY_FineSTRConfigBundle8_FstrDetResetEn_SHIFT)
#define LCN20PHY_FineSTRConfigBundle8_FstrpktRxActiveHoldoff_SHIFT      2
#define LCN20PHY_FineSTRConfigBundle8_FstrpktRxActiveHoldoff_MASK      (0x1f << LCN20PHY_FineSTRConfigBundle8_FstrpktRxActiveHoldoff_SHIFT)

/* Bits in LCN20PHY_CrsSyncCountBundle1 */
#define LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_SHIFT      0
#define LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_MASK      (0xff << LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit20_SHIFT)
#define LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_SHIFT      8
#define LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_MASK      (0xff << LCN20PHY_CrsSyncCountBundle1_CrsSyncCountlimit40_SHIFT)

/* Bits in LCN20PHY_CrsDetectorBundle */
#define LCN20PHY_CrsDetectorBundle_ofdm_det_en_dsss_rst_free_SHIFT      0
#define LCN20PHY_CrsDetectorBundle_ofdm_det_en_dsss_rst_free_MASK      (0x1 << LCN20PHY_CrsDetectorBundle_ofdm_det_en_dsss_rst_free_SHIFT)
#define LCN20PHY_CrsDetectorBundle_stable_signal_en_dsss_rst_free_SHIFT      1
#define LCN20PHY_CrsDetectorBundle_stable_signal_en_dsss_rst_free_MASK      (0x1 << LCN20PHY_CrsDetectorBundle_stable_signal_en_dsss_rst_free_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th20_s10 */
#define LCN20PHY_DSSF_gain_th20_s10_dssf_thresholds_2_1_SHIFT      0
#define LCN20PHY_DSSF_gain_th20_s10_dssf_thresholds_2_1_MASK      (0x1ff << LCN20PHY_DSSF_gain_th20_s10_dssf_thresholds_2_1_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th21_s10 */
#define LCN20PHY_DSSF_gain_th21_s10_dssf_thresholds_2_2_SHIFT      0
#define LCN20PHY_DSSF_gain_th21_s10_dssf_thresholds_2_2_MASK      (0x1ff << LCN20PHY_DSSF_gain_th21_s10_dssf_thresholds_2_2_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th22_s10 */
#define LCN20PHY_DSSF_gain_th22_s10_dssf_thresholds_2_3_SHIFT      0
#define LCN20PHY_DSSF_gain_th22_s10_dssf_thresholds_2_3_MASK      (0x1ff << LCN20PHY_DSSF_gain_th22_s10_dssf_thresholds_2_3_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th20_s20 */
#define LCN20PHY_DSSF_gain_th20_s20_dssf_thresholds_2_4_SHIFT      0
#define LCN20PHY_DSSF_gain_th20_s20_dssf_thresholds_2_4_MASK      (0x1ff << LCN20PHY_DSSF_gain_th20_s20_dssf_thresholds_2_4_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th21_s20 */
#define LCN20PHY_DSSF_gain_th21_s20_dssf_thresholds_2_5_SHIFT      0
#define LCN20PHY_DSSF_gain_th21_s20_dssf_thresholds_2_5_MASK      (0x1ff << LCN20PHY_DSSF_gain_th21_s20_dssf_thresholds_2_5_SHIFT)

/* Bits in LCN20PHY_Bfe11nNVarShift */
#define LCN20PHY_Bfe11nNVarShift_Bfe11nNVarShift_SHIFT      0
#define LCN20PHY_Bfe11nNVarShift_Bfe11nNVarShift_MASK      (0xf << LCN20PHY_Bfe11nNVarShift_Bfe11nNVarShift_SHIFT)

/* Bits in LCN20PHY_Bfe11nConfig0 */
#define LCN20PHY_Bfe11nConfig0_bfe_arm_SHIFT      0
#define LCN20PHY_Bfe11nConfig0_bfe_arm_MASK      (0x1 << LCN20PHY_Bfe11nConfig0_bfe_arm_SHIFT)
#define LCN20PHY_Bfe11nConfig0_bfe_reset_SHIFT      1
#define LCN20PHY_Bfe11nConfig0_bfe_reset_MASK      (0x1 << LCN20PHY_Bfe11nConfig0_bfe_reset_SHIFT)
#define LCN20PHY_Bfe11nConfig0_bfe_fifo_disable_SHIFT      2
#define LCN20PHY_Bfe11nConfig0_bfe_fifo_disable_MASK      (0x1 << LCN20PHY_Bfe11nConfig0_bfe_fifo_disable_SHIFT)

/* Bits in LCN20PHY_Bfe11nConfig1 */
#define LCN20PHY_Bfe11nConfig1_mimoControlField_SHIFT      0
#define LCN20PHY_Bfe11nConfig1_mimoControlField_MASK      (0xffff << LCN20PHY_Bfe11nConfig1_mimoControlField_SHIFT)

/* Bits in LCN20PHY_Bfe11nStatus0 */
#define LCN20PHY_Bfe11nStatus0_bfe_done_SHIFT      0
#define LCN20PHY_Bfe11nStatus0_bfe_done_MASK      (0x1 << LCN20PHY_Bfe11nStatus0_bfe_done_SHIFT)
#define LCN20PHY_Bfe11nStatus0_recommendMcsValid_SHIFT      1
#define LCN20PHY_Bfe11nStatus0_recommendMcsValid_MASK      (0x1 << LCN20PHY_Bfe11nStatus0_recommendMcsValid_SHIFT)
#define LCN20PHY_Bfe11nStatus0_recommendMcs_SHIFT      2
#define LCN20PHY_Bfe11nStatus0_recommendMcs_MASK      (0xf << LCN20PHY_Bfe11nStatus0_recommendMcs_SHIFT)
#define LCN20PHY_Bfe11nStatus0_snr_SHIFT      6
#define LCN20PHY_Bfe11nStatus0_snr_MASK      (0x1ff << LCN20PHY_Bfe11nStatus0_snr_SHIFT)
#define LCN20PHY_Bfe11nStatus0_bfe_running_SHIFT      15
#define LCN20PHY_Bfe11nStatus0_bfe_running_MASK      (0x1 << LCN20PHY_Bfe11nStatus0_bfe_running_SHIFT)

/* Bits in LCN20PHY_Bfe11nStatus1 */
#define LCN20PHY_Bfe11nStatus1_numReportBytes_SHIFT      0
#define LCN20PHY_Bfe11nStatus1_numReportBytes_MASK      (0xff << LCN20PHY_Bfe11nStatus1_numReportBytes_SHIFT)

/* Bits in LCN20PHY_Bfe11nStatus2 */
#define LCN20PHY_Bfe11nStatus2_mimoControlFieldOut_SHIFT      0
#define LCN20PHY_Bfe11nStatus2_mimoControlFieldOut_MASK      (0xffff << LCN20PHY_Bfe11nStatus2_mimoControlFieldOut_SHIFT)

/* Bits in LCN20PHY_Bfe11nConfig2 */
#define LCN20PHY_Bfe11nConfig2_bfeConfigMaxNoiseVar_SHIFT      0
#define LCN20PHY_Bfe11nConfig2_bfeConfigMaxNoiseVar_MASK      (0x7ff << LCN20PHY_Bfe11nConfig2_bfeConfigMaxNoiseVar_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig0 */
#define LCN20PHY_Bfe11nNvarConfig0_nvarAdj0_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig0_nvarAdj0_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig0_nvarAdj0_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig1 */
#define LCN20PHY_Bfe11nNvarConfig1_nvarAdj1_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig1_nvarAdj1_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig1_nvarAdj1_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig2 */
#define LCN20PHY_Bfe11nNvarConfig2_nvarAdj2_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig2_nvarAdj2_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig2_nvarAdj2_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig3 */
#define LCN20PHY_Bfe11nNvarConfig3_nvarAdj3_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig3_nvarAdj3_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig3_nvarAdj3_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig4 */
#define LCN20PHY_Bfe11nNvarConfig4_nvarAdj4_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig4_nvarAdj4_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig4_nvarAdj4_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig5 */
#define LCN20PHY_Bfe11nNvarConfig5_nvarAdj5_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig5_nvarAdj5_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig5_nvarAdj5_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig6 */
#define LCN20PHY_Bfe11nNvarConfig6_nvarAdj6_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig6_nvarAdj6_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig6_nvarAdj6_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig7 */
#define LCN20PHY_Bfe11nNvarConfig7_nvarAdj7_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig7_nvarAdj7_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig7_nvarAdj7_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig8 */
#define LCN20PHY_Bfe11nNvarConfig8_nvarAdj8_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig8_nvarAdj8_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig8_nvarAdj8_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig9 */
#define LCN20PHY_Bfe11nNvarConfig9_nvarAdj9_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig9_nvarAdj9_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig9_nvarAdj9_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig10 */
#define LCN20PHY_Bfe11nNvarConfig10_nvarAdj10_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig10_nvarAdj10_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig10_nvarAdj10_SHIFT)

/* Bits in LCN20PHY_Bfe11nNvarConfig11 */
#define LCN20PHY_Bfe11nNvarConfig11_nvarAdj11_SHIFT      0
#define LCN20PHY_Bfe11nNvarConfig11_nvarAdj11_MASK      (0x7ff << LCN20PHY_Bfe11nNvarConfig11_nvarAdj11_SHIFT)

/* Bits in LCN20PHY_Bfe11nMcsConfig0 */
#define LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh0_SHIFT      0
#define LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh0_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh0_SHIFT)
#define LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh1_SHIFT      6
#define LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh1_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig0_mcsSnrTh1_SHIFT)

/* Bits in LCN20PHY_Bfe11nMcsConfig1 */
#define LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh2_SHIFT      0
#define LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh2_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh2_SHIFT)
#define LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh3_SHIFT      6
#define LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh3_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig1_mcsSnrTh3_SHIFT)

/* Bits in LCN20PHY_Bfe11nMcsConfig2 */
#define LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh4_SHIFT      0
#define LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh4_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh4_SHIFT)
#define LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh5_SHIFT      6
#define LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh5_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig2_mcsSnrTh5_SHIFT)

/* Bits in LCN20PHY_Bfe11nMcsConfig3 */
#define LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh6_SHIFT      0
#define LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh6_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh6_SHIFT)
#define LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh7_SHIFT      6
#define LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh7_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig3_mcsSnrTh7_SHIFT)

/* Bits in LCN20PHY_Bfe11nMcsConfig4 */
#define LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh8_SHIFT      0
#define LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh8_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh8_SHIFT)
#define LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh9_SHIFT      6
#define LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh9_MASK      (0x3f << LCN20PHY_Bfe11nMcsConfig4_mcsSnrTh9_SHIFT)

/* Bits in LCN20PHY_LDPCIMItargetLow */
#define LCN20PHY_LDPCIMItargetLow_IMItargetrate1_SHIFT      8
#define LCN20PHY_LDPCIMItargetLow_IMItargetrate1_MASK      (0x7f << LCN20PHY_LDPCIMItargetLow_IMItargetrate1_SHIFT)
#define LCN20PHY_LDPCIMItargetLow_IMItargetrate0_SHIFT      0
#define LCN20PHY_LDPCIMItargetLow_IMItargetrate0_MASK      (0x7f << LCN20PHY_LDPCIMItargetLow_IMItargetrate0_SHIFT)

/* Bits in LCN20PHY_LDPCIMItargetHigh */
#define LCN20PHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT      8
#define LCN20PHY_LDPCIMItargetHigh_IMItargetrate3_MASK      (0x7f << LCN20PHY_LDPCIMItargetHigh_IMItargetrate3_SHIFT)
#define LCN20PHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT      0
#define LCN20PHY_LDPCIMItargetHigh_IMItargetrate2_MASK      (0x7f << LCN20PHY_LDPCIMItargetHigh_IMItargetrate2_SHIFT)

/* Bits in LCN20PHY_LDPCtermControl */
#define LCN20PHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT      9
#define LCN20PHY_LDPCtermControl_ldpc_decoder_gclk_en_MASK      (0x1 << LCN20PHY_LDPCtermControl_ldpc_decoder_gclk_en_SHIFT)
#define LCN20PHY_LDPCtermControl_low_snr_early_termination_en_SHIFT      8
#define LCN20PHY_LDPCtermControl_low_snr_early_termination_en_MASK      (0x1 << LCN20PHY_LDPCtermControl_low_snr_early_termination_en_SHIFT)
#define LCN20PHY_LDPCtermControl_early_termination_en_SHIFT      7
#define LCN20PHY_LDPCtermControl_early_termination_en_MASK      (0x1 << LCN20PHY_LDPCtermControl_early_termination_en_SHIFT)
#define LCN20PHY_LDPCtermControl_max_iteration_SHIFT      0
#define LCN20PHY_LDPCtermControl_max_iteration_MASK      (0x3f << LCN20PHY_LDPCtermControl_max_iteration_SHIFT)

/* Bits in LCN20PHY_LDPCControl */
#define LCN20PHY_LDPCControl_stats_reset_SHIFT      0
#define LCN20PHY_LDPCControl_stats_reset_MASK      (0x1 << LCN20PHY_LDPCControl_stats_reset_SHIFT)
#define LCN20PHY_LDPCControl_inicnt_val_SHIFT      1
#define LCN20PHY_LDPCControl_inicnt_val_MASK      (0xff << LCN20PHY_LDPCControl_inicnt_val_SHIFT)
#define LCN20PHY_LDPCControl_ldpc_chupdate_SHIFT      9
#define LCN20PHY_LDPCControl_ldpc_chupdate_MASK      (0x1 << LCN20PHY_LDPCControl_ldpc_chupdate_SHIFT)
#define LCN20PHY_LDPCControl_brcm_11n_256qam_support_SHIFT      10
#define LCN20PHY_LDPCControl_brcm_11n_256qam_support_MASK      (0x1 << LCN20PHY_LDPCControl_brcm_11n_256qam_support_SHIFT)
#define LCN20PHY_LDPCControl_ldpc_support_SHIFT      11
#define LCN20PHY_LDPCControl_ldpc_support_MASK      (0x1 << LCN20PHY_LDPCControl_ldpc_support_SHIFT)
#define LCN20PHY_LDPCControl_stbc_support_SHIFT      12
#define LCN20PHY_LDPCControl_stbc_support_MASK      (0x1 << LCN20PHY_LDPCControl_stbc_support_SHIFT)
#define LCN20PHY_LDPCControl_brcm_11n_256qam_support_ovren_SHIFT      13
#define LCN20PHY_LDPCControl_brcm_11n_256qam_support_ovren_MASK      (0x1 << LCN20PHY_LDPCControl_brcm_11n_256qam_support_ovren_SHIFT)
#define LCN20PHY_LDPCControl_ldpc_support_ovren_SHIFT      14
#define LCN20PHY_LDPCControl_ldpc_support_ovren_MASK      (0x1 << LCN20PHY_LDPCControl_ldpc_support_ovren_SHIFT)
#define LCN20PHY_LDPCControl_stbc_support_ovren_SHIFT      15
#define LCN20PHY_LDPCControl_stbc_support_ovren_MASK      (0x1 << LCN20PHY_LDPCControl_stbc_support_ovren_SHIFT)

/* Bits in LCN20PHY_LDPCMaxLatency */
#define LCN20PHY_LDPCMaxLatency_max_latency_SHIFT      0
#define LCN20PHY_LDPCMaxLatency_max_latency_MASK      (0xfff << LCN20PHY_LDPCMaxLatency_max_latency_SHIFT)

/* Bits in LCN20PHY_LDPCNumCodewordsLow */
#define LCN20PHY_LDPCNumCodewordsLow_num_codewords_low_SHIFT      0
#define LCN20PHY_LDPCNumCodewordsLow_num_codewords_low_MASK      (0xffff << LCN20PHY_LDPCNumCodewordsLow_num_codewords_low_SHIFT)

/* Bits in LCN20PHY_LDPCNumCodewordsHigh */
#define LCN20PHY_LDPCNumCodewordsHigh_num_codewords_high_SHIFT      0
#define LCN20PHY_LDPCNumCodewordsHigh_num_codewords_high_MASK      (0xffff << LCN20PHY_LDPCNumCodewordsHigh_num_codewords_high_SHIFT)

/* Bits in LCN20PHY_LDPCNumIterationsLow */
#define LCN20PHY_LDPCNumIterationsLow_num_iterations_low_SHIFT      0
#define LCN20PHY_LDPCNumIterationsLow_num_iterations_low_MASK      (0xffff << LCN20PHY_LDPCNumIterationsLow_num_iterations_low_SHIFT)

/* Bits in LCN20PHY_LDPCNumIterationsHigh */
#define LCN20PHY_LDPCNumIterationsHigh_num_iterations_high_SHIFT      0
#define LCN20PHY_LDPCNumIterationsHigh_num_iterations_high_MASK      (0xffff << LCN20PHY_LDPCNumIterationsHigh_num_iterations_high_SHIFT)

/* Bits in LCN20PHY_LDPCNumBlockErrorsLow */
#define LCN20PHY_LDPCNumBlockErrorsLow_num_block_errors_low_SHIFT      0
#define LCN20PHY_LDPCNumBlockErrorsLow_num_block_errors_low_MASK      (0xffff << LCN20PHY_LDPCNumBlockErrorsLow_num_block_errors_low_SHIFT)

/* Bits in LCN20PHY_LDPCNumBlockErrorsHigh */
#define LCN20PHY_LDPCNumBlockErrorsHigh_num_block_errors_high_SHIFT      0
#define LCN20PHY_LDPCNumBlockErrorsHigh_num_block_errors_high_MASK      (0xffff << LCN20PHY_LDPCNumBlockErrorsHigh_num_block_errors_high_SHIFT)

/* Bits in LCN20PHY_LDPCOtherstats */
#define LCN20PHY_LDPCOtherstats_llrCycleSpacingError_SHIFT      0
#define LCN20PHY_LDPCOtherstats_llrCycleSpacingError_MASK      (0x1 << LCN20PHY_LDPCOtherstats_llrCycleSpacingError_SHIFT)
#define LCN20PHY_LDPCOtherstats_emptyCycleSpacingError_SHIFT      1
#define LCN20PHY_LDPCOtherstats_emptyCycleSpacingError_MASK      (0x1 << LCN20PHY_LDPCOtherstats_emptyCycleSpacingError_SHIFT)
#define LCN20PHY_LDPCOtherstats_numSymbolError_SHIFT      2
#define LCN20PHY_LDPCOtherstats_numSymbolError_MASK      (0x1 << LCN20PHY_LDPCOtherstats_numSymbolError_SHIFT)

/* Bits in LCN20PHY_BphyControl7 */
#define LCN20PHY_BphyControl7_bphyTxCrsExtLong_SHIFT      0
#define LCN20PHY_BphyControl7_bphyTxCrsExtLong_MASK      (0xff << LCN20PHY_BphyControl7_bphyTxCrsExtLong_SHIFT)
#define LCN20PHY_BphyControl7_bphyTxCrsExtShort_SHIFT      8
#define LCN20PHY_BphyControl7_bphyTxCrsExtShort_MASK      (0xff << LCN20PHY_BphyControl7_bphyTxCrsExtShort_SHIFT)

/* Bits in LCN20PHY_calibrationClockGating */
#define LCN20PHY_calibrationClockGating_clkDiv4EnOption_SHIFT      0
#define LCN20PHY_calibrationClockGating_clkDiv4EnOption_MASK      (0x1 << LCN20PHY_calibrationClockGating_clkDiv4EnOption_SHIFT)

/* Bits in LCN20PHY_BphyControl8 */
#define LCN20PHY_BphyControl8_bphyCrsExtL_SHIFT      0
#define LCN20PHY_BphyControl8_bphyCrsExtL_MASK      (0xf << LCN20PHY_BphyControl8_bphyCrsExtL_SHIFT)
#define LCN20PHY_BphyControl8_bphyCrsExtH_SHIFT      4
#define LCN20PHY_BphyControl8_bphyCrsExtH_MASK      (0xf << LCN20PHY_BphyControl8_bphyCrsExtH_SHIFT)

/* Bits in LCN20PHY_timeStampConfig */
#define LCN20PHY_timeStampConfig_tsReset_SHIFT      0
#define LCN20PHY_timeStampConfig_tsReset_MASK      (0x1 << LCN20PHY_timeStampConfig_tsReset_SHIFT)
#define LCN20PHY_timeStampConfig_counterOn_SHIFT      1
#define LCN20PHY_timeStampConfig_counterOn_MASK      (0x1 << LCN20PHY_timeStampConfig_counterOn_SHIFT)
#define LCN20PHY_timeStampConfig_counterReset_SHIFT      2
#define LCN20PHY_timeStampConfig_counterReset_MASK      (0x1 << LCN20PHY_timeStampConfig_counterReset_SHIFT)

/* Bits in LCN20PHY_timeStampStateConfig */
#define LCN20PHY_timeStampStateConfig_StartTrigOnState_SHIFT      0
#define LCN20PHY_timeStampStateConfig_StartTrigOnState_MASK      (0xf << LCN20PHY_timeStampStateConfig_StartTrigOnState_SHIFT)
#define LCN20PHY_timeStampStateConfig_StartTrigOnStatePrev_SHIFT      4
#define LCN20PHY_timeStampStateConfig_StartTrigOnStatePrev_MASK      (0xf << LCN20PHY_timeStampStateConfig_StartTrigOnStatePrev_SHIFT)
#define LCN20PHY_timeStampStateConfig_EndTrigOnState_SHIFT      8
#define LCN20PHY_timeStampStateConfig_EndTrigOnState_MASK      (0xf << LCN20PHY_timeStampStateConfig_EndTrigOnState_SHIFT)
#define LCN20PHY_timeStampStateConfig_EndTrigOnStatePrev_SHIFT      12
#define LCN20PHY_timeStampStateConfig_EndTrigOnStatePrev_MASK      (0xf << LCN20PHY_timeStampStateConfig_EndTrigOnStatePrev_SHIFT)

/* Bits in LCN20PHY_timeStampCounter0Low */
#define LCN20PHY_timeStampCounter0Low_counter0Low_SHIFT      0
#define LCN20PHY_timeStampCounter0Low_counter0Low_MASK      (0xffff << LCN20PHY_timeStampCounter0Low_counter0Low_SHIFT)

/* Bits in LCN20PHY_timeStampCounter0High */
#define LCN20PHY_timeStampCounter0High_counter0High_SHIFT      0
#define LCN20PHY_timeStampCounter0High_counter0High_MASK      (0xffff << LCN20PHY_timeStampCounter0High_counter0High_SHIFT)

/* Bits in LCN20PHY_timeStampCounter1Low */
#define LCN20PHY_timeStampCounter1Low_counter1Low_SHIFT      0
#define LCN20PHY_timeStampCounter1Low_counter1Low_MASK      (0xffff << LCN20PHY_timeStampCounter1Low_counter1Low_SHIFT)

/* Bits in LCN20PHY_timeStampCounter1High */
#define LCN20PHY_timeStampCounter1High_counter1High_SHIFT      0
#define LCN20PHY_timeStampCounter1High_counter1High_MASK      (0xffff << LCN20PHY_timeStampCounter1High_counter1High_SHIFT)

/* Bits in LCN20PHY_DSSF_gain_th22_s20 */
#define LCN20PHY_DSSF_gain_th22_s20_dssf_thresholds_2_6_SHIFT      0
#define LCN20PHY_DSSF_gain_th22_s20_dssf_thresholds_2_6_MASK      (0x1ff << LCN20PHY_DSSF_gain_th22_s20_dssf_thresholds_2_6_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_CTRL1 */
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_enable_SHIFT      0
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_enable_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL1_aci_detect_enable_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_sel_SHIFT      1
#define LCN20PHY_ACI_Detect_CTRL1_aci_sel_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL1_aci_sel_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_report_ctr_clren_SHIFT      2
#define LCN20PHY_ACI_Detect_CTRL1_aci_report_ctr_clren_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL1_aci_report_ctr_clren_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_detected_ctr_clren_SHIFT      3
#define LCN20PHY_ACI_Detect_CTRL1_aci_detected_ctr_clren_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL1_aci_detected_ctr_clren_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_1_SHIFT      4
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_1_MASK      (0xf << LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_1_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_2_SHIFT      8
#define LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_2_MASK      (0xf << LCN20PHY_ACI_Detect_CTRL1_aci_detect_window_size_2_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL1_aci_detector_soft_reset_SHIFT      12
#define LCN20PHY_ACI_Detect_CTRL1_aci_detector_soft_reset_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL1_aci_detector_soft_reset_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_collect_interval */
#define LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT      0
#define LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_MASK      (0xf << LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_1_SHIFT)
#define LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT      4
#define LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_MASK      (0xf << LCN20PHY_ACI_Detect_collect_interval_aci_detect_collect_interval_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_wait_period1 */
#define LCN20PHY_ACI_Detect_wait_period1_aci_detect_wait_period_1_SHIFT      0
#define LCN20PHY_ACI_Detect_wait_period1_aci_detect_wait_period_1_MASK      (0xffff << LCN20PHY_ACI_Detect_wait_period1_aci_detect_wait_period_1_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_wait_period2 */
#define LCN20PHY_ACI_Detect_wait_period2_aci_detect_wait_period_2_SHIFT      0
#define LCN20PHY_ACI_Detect_wait_period2_aci_detect_wait_period_2_MASK      (0xffff << LCN20PHY_ACI_Detect_wait_period2_aci_detect_wait_period_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_max_count_lo */
#define LCN20PHY_ACI_Detect_max_count_lo_aci_detect_max_count_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_max_count_lo_aci_detect_max_count_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_max_count_lo_aci_detect_max_count_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_max_count_hi */
#define LCN20PHY_ACI_Detect_max_count_hi_aci_detect_max_count_hi_SHIFT      0
#define LCN20PHY_ACI_Detect_max_count_hi_aci_detect_max_count_hi_MASK      (0x1f << LCN20PHY_ACI_Detect_max_count_hi_aci_detect_max_count_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_freeze */
#define LCN20PHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT      0
#define LCN20PHY_ACI_Detect_freeze_aci_detect_freeze_MASK      (0x1 << LCN20PHY_ACI_Detect_freeze_aci_detect_freeze_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_CTRL2 */
#define LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_sw_enable_SHIFT      0
#define LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_sw_enable_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_sw_enable_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_hw_enable_SHIFT      1
#define LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_hw_enable_MASK      (0x3 << LCN20PHY_ACI_Detect_CTRL2_aci_mitigation_hw_enable_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_off_SHIFT      3
#define LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_off_MASK      (0x7 << LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_off_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_on_SHIFT      6
#define LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_on_MASK      (0x7 << LCN20PHY_ACI_Detect_CTRL2_aci_present_th_mit_on_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL2_aci_detect_testmode_SHIFT      13
#define LCN20PHY_ACI_Detect_CTRL2_aci_detect_testmode_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL2_aci_detect_testmode_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Miti_timeout_lo */
#define LCN20PHY_ACI_Detect_Miti_timeout_lo_aci_mitigation_timeout_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_Miti_timeout_lo_aci_mitigation_timeout_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_Miti_timeout_lo_aci_mitigation_timeout_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detdct_Miti_timeout_hi */
#define LCN20PHY_ACI_Detdct_Miti_timeout_hi_aci_mitigation_timeout_hi_SHIFT      0
#define LCN20PHY_ACI_Detdct_Miti_timeout_hi_aci_mitigation_timeout_hi_MASK      (0xffff << LCN20PHY_ACI_Detdct_Miti_timeout_hi_aci_mitigation_timeout_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_report_ctr_th */
#define LCN20PHY_ACI_Detect_report_ctr_th_aci_report_ctr_th_SHIFT      0
#define LCN20PHY_ACI_Detect_report_ctr_th_aci_report_ctr_th_MASK      (0xffff << LCN20PHY_ACI_Detect_report_ctr_th_aci_report_ctr_th_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_CTRL3 */
#define LCN20PHY_ACI_Detect_CTRL3_aci_T_RSSI_select_SHIFT      4
#define LCN20PHY_ACI_Detect_CTRL3_aci_T_RSSI_select_MASK      (0x3 << LCN20PHY_ACI_Detect_CTRL3_aci_T_RSSI_select_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL3_aci_detect_direct_output_SHIFT      6
#define LCN20PHY_ACI_Detect_CTRL3_aci_detect_direct_output_MASK      (0x1 << LCN20PHY_ACI_Detect_CTRL3_aci_detect_direct_output_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL3_aci_pwr_input_shift_SHIFT      7
#define LCN20PHY_ACI_Detect_CTRL3_aci_pwr_input_shift_MASK      (0xf << LCN20PHY_ACI_Detect_CTRL3_aci_pwr_input_shift_SHIFT)
#define LCN20PHY_ACI_Detect_CTRL3_aci_pwr_block_shift_SHIFT      11
#define LCN20PHY_ACI_Detect_CTRL3_aci_pwr_block_shift_MASK      (0xf << LCN20PHY_ACI_Detect_CTRL3_aci_pwr_block_shift_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config1 */
#define LCN20PHY_ACI_Detect_Config1_aci_det_threshold_nor_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config1_aci_det_threshold_nor_0_MASK      (0xffff << LCN20PHY_ACI_Detect_Config1_aci_det_threshold_nor_0_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config2 */
#define LCN20PHY_ACI_Detect_Config2_aci_det_threshold_nor_1_SHIFT      0
#define LCN20PHY_ACI_Detect_Config2_aci_det_threshold_nor_1_MASK      (0xffff << LCN20PHY_ACI_Detect_Config2_aci_det_threshold_nor_1_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config3 */
#define LCN20PHY_ACI_Detect_Config3_aci_det_threshold_nor_2_SHIFT      0
#define LCN20PHY_ACI_Detect_Config3_aci_det_threshold_nor_2_MASK      (0xffff << LCN20PHY_ACI_Detect_Config3_aci_det_threshold_nor_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config4 */
#define LCN20PHY_ACI_Detect_Config4_aci_det_threshold_aci_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config4_aci_det_threshold_aci_0_MASK      (0xffff << LCN20PHY_ACI_Detect_Config4_aci_det_threshold_aci_0_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config5 */
#define LCN20PHY_ACI_Detect_Config5_aci_det_threshold_aci_1_SHIFT      0
#define LCN20PHY_ACI_Detect_Config5_aci_det_threshold_aci_1_MASK      (0xffff << LCN20PHY_ACI_Detect_Config5_aci_det_threshold_aci_1_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config6 */
#define LCN20PHY_ACI_Detect_Config6_aci_det_threshold_aci_2_SHIFT      0
#define LCN20PHY_ACI_Detect_Config6_aci_det_threshold_aci_2_MASK      (0xffff << LCN20PHY_ACI_Detect_Config6_aci_det_threshold_aci_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config7 */
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_0_MASK      (0xf << LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_1_SHIFT      4
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_1_MASK      (0xf << LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_2_SHIFT      8
#define LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_2_MASK      (0xf << LCN20PHY_ACI_Detect_Config7_aci_A_shift_nor_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config8 */
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_0_MASK      (0xf << LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_1_SHIFT      4
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_1_MASK      (0xf << LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_2_SHIFT      8
#define LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_2_MASK      (0xf << LCN20PHY_ACI_Detect_Config8_aci_A_shift_aci_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config9 */
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_0_MASK      (0xf << LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_1_SHIFT      4
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_1_MASK      (0xf << LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_2_SHIFT      8
#define LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_2_MASK      (0xf << LCN20PHY_ACI_Detect_Config9_aci_B_shift_nor_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config10 */
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_0_MASK      (0xf << LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_1_SHIFT      4
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_1_MASK      (0xf << LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_2_SHIFT      8
#define LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_2_MASK      (0xf << LCN20PHY_ACI_Detect_Config10_aci_B_shift_aci_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config11 */
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_0_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_1_SHIFT      2
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_1_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_2_SHIFT      4
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_2_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_nor_2_SHIFT)
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_0_SHIFT      6
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_0_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_1_SHIFT      8
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_1_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_2_SHIFT      10
#define LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_2_MASK      (0x3 << LCN20PHY_ACI_Detect_Config11_aci_A_sign_aci_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_Config12 */
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_0_SHIFT      0
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_0_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_1_SHIFT      2
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_1_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_2_SHIFT      4
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_2_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_nor_2_SHIFT)
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_0_SHIFT      6
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_0_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_0_SHIFT)
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_1_SHIFT      8
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_1_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_1_SHIFT)
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_2_SHIFT      10
#define LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_2_MASK      (0x3 << LCN20PHY_ACI_Detect_Config12_aci_B_sign_aci_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w1_value */
#define LCN20PHY_ACI_Detect_RD_s_w1_value_s_w1_value_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w1_value_s_w1_value_MASK      (0x7ff << LCN20PHY_ACI_Detect_RD_s_w1_value_s_w1_value_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w3_value */
#define LCN20PHY_ACI_Detect_RD_s_w3_value_s_w3_value_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w3_value_s_w3_value_MASK      (0x7ff << LCN20PHY_ACI_Detect_RD_s_w3_value_s_w3_value_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_nb_value */
#define LCN20PHY_ACI_Detect_RD_s_nb_value_s_nb_value_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_nb_value_s_nb_value_MASK      (0x7ff << LCN20PHY_ACI_Detect_RD_s_nb_value_s_nb_value_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_pwr_value */
#define LCN20PHY_ACI_Detect_RD_s_pwr_value_s_pwr_value_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_pwr_value_s_pwr_value_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_pwr_value_s_pwr_value_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w1_block_acc */
#define LCN20PHY_ACI_Detect_RD_s_w1_block_acc_s_w1_block_acc_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w1_block_acc_s_w1_block_acc_MASK      (0x7fff << LCN20PHY_ACI_Detect_RD_s_w1_block_acc_s_w1_block_acc_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w3_block_acc */
#define LCN20PHY_ACI_Detect_RD_s_w3_block_acc_s_w3_block_acc_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w3_block_acc_s_w3_block_acc_MASK      (0x7fff << LCN20PHY_ACI_Detect_RD_s_w3_block_acc_s_w3_block_acc_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_nb_block_acc */
#define LCN20PHY_ACI_Detect_RD_s_nb_block_acc_s_nb_block_acc_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_nb_block_acc_s_nb_block_acc_MASK      (0x7fff << LCN20PHY_ACI_Detect_RD_s_nb_block_acc_s_nb_block_acc_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_lo */
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_lo_s_pwr_block_acc_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_lo_s_pwr_block_acc_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_lo_s_pwr_block_acc_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_hi */
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_hi_s_pwr_block_acc_hi_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_hi_s_pwr_block_acc_hi_MASK      (0xf << LCN20PHY_ACI_Detect_RD_s_pwr_block_acc_hi_s_pwr_block_acc_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w1_window_acc_lo */
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_lo_s_w1_window_acc_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_lo_s_w1_window_acc_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_w1_window_acc_lo_s_w1_window_acc_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w1_window_acc_hi */
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_hi_s_w1_window_acc_hi_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w1_window_acc_hi_s_w1_window_acc_hi_MASK      (0x7 << LCN20PHY_ACI_Detect_RD_s_w1_window_acc_hi_s_w1_window_acc_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w3_window_acc_lo */
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_lo_s_w3_window_acc_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_lo_s_w3_window_acc_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_w3_window_acc_lo_s_w3_window_acc_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_w3_window_acc_hi */
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_hi_s_w3_window_acc_hi_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_w3_window_acc_hi_s_w3_window_acc_hi_MASK      (0x7 << LCN20PHY_ACI_Detect_RD_s_w3_window_acc_hi_s_w3_window_acc_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_nb_window_acc_lo */
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_lo_s_nb_window_acc_lo_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_lo_s_nb_window_acc_lo_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_nb_window_acc_lo_s_nb_window_acc_lo_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_nb_window_acc_hi */
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_hi_s_nb_window_acc_hi_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_nb_window_acc_hi_s_nb_window_acc_hi_MASK      (0x7 << LCN20PHY_ACI_Detect_RD_s_nb_window_acc_hi_s_nb_window_acc_hi_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_s_pwr_window_acc */
#define LCN20PHY_ACI_Detect_RD_s_pwr_window_acc_s_pwr_window_acc_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_s_pwr_window_acc_s_pwr_window_acc_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_s_pwr_window_acc_s_pwr_window_acc_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_status1 */
#define LCN20PHY_ACI_Detect_RD_status1_aci_select_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_status1_aci_select_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_status1_aci_select_SHIFT)
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_mitigation_hw_state_SHIFT      1
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_mitigation_hw_state_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_status1_s_aci_mitigation_hw_state_SHIFT)
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_0_SHIFT      2
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_0_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_0_SHIFT)
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_1_SHIFT      3
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_1_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_1_SHIFT)
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_2_SHIFT      4
#define LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_2_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_status1_s_aci_detect_cond_2_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_aci_report_ctr */
#define LCN20PHY_ACI_Detect_RD_aci_report_ctr_aci_report_ctr_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_aci_report_ctr_aci_report_ctr_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_aci_report_ctr_aci_report_ctr_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_aci_detect_ctr */
#define LCN20PHY_ACI_Detect_RD_aci_detect_ctr_aci_detected_ctr_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_aci_detect_ctr_aci_detected_ctr_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_aci_detect_ctr_aci_detected_ctr_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_sw_aci_report_ctr */
#define LCN20PHY_ACI_Detect_RD_sw_aci_report_ctr_sw_aci_report_ctr_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_sw_aci_report_ctr_sw_aci_report_ctr_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_sw_aci_report_ctr_sw_aci_report_ctr_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_sw_aci_detected_ctr */
#define LCN20PHY_ACI_Detect_RD_sw_aci_detected_ctr_sw_aci_detected_ctr_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_sw_aci_detected_ctr_sw_aci_detected_ctr_MASK      (0xffff << LCN20PHY_ACI_Detect_RD_sw_aci_detected_ctr_sw_aci_detected_ctr_SHIFT)

/* Bits in LCN20PHY_ACI_Detect_RD_Miti_status */
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_mitigation_hw_status_SHIFT      0
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_mitigation_hw_status_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_Miti_status_aci_mitigation_hw_status_SHIFT)
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_present_status_SHIFT      1
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_present_status_MASK      (0x1 << LCN20PHY_ACI_Detect_RD_Miti_status_aci_present_status_SHIFT)
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_detect_state_SHIFT      2
#define LCN20PHY_ACI_Detect_RD_Miti_status_aci_detect_state_MASK      (0x3 << LCN20PHY_ACI_Detect_RD_Miti_status_aci_detect_state_SHIFT)

/* Bits in LCN20PHY_LDPCENCODER0 */
#define LCN20PHY_LDPCENCODER0_availByteCmp_h_SHIFT      0
#define LCN20PHY_LDPCENCODER0_availByteCmp_h_MASK      (0x3ff << LCN20PHY_LDPCENCODER0_availByteCmp_h_SHIFT)

/* Bits in LCN20PHY_LDPCENCODER1 */
#define LCN20PHY_LDPCENCODER1_availByteCmp_l0_SHIFT      0
#define LCN20PHY_LDPCENCODER1_availByteCmp_l0_MASK      (0x3ff << LCN20PHY_LDPCENCODER1_availByteCmp_l0_SHIFT)

/* Bits in LCN20PHY_LDPCENCODER2 */
#define LCN20PHY_LDPCENCODER2_availByteCmp_l1_SHIFT      0
#define LCN20PHY_LDPCENCODER2_availByteCmp_l1_MASK      (0x3ff << LCN20PHY_LDPCENCODER2_availByteCmp_l1_SHIFT)

/* Bits in LCN20PHY_LDPCENCODER3 */
#define LCN20PHY_LDPCENCODER3_availByteCmp_h_256q_SHIFT      0
#define LCN20PHY_LDPCENCODER3_availByteCmp_h_256q_MASK      (0x3ff << LCN20PHY_LDPCENCODER3_availByteCmp_h_256q_SHIFT)
