$date
	Thu Jan  2 20:26:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_2x4_tb $end
$var wire 4 ! O [3:0] $end
$var reg 1 " En $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$scope module DUT $end
$var wire 1 " En $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var wire 4 % O [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
x$
x#
0"
b0 !
$end
#1
b0xx !
b0xx %
0$
1"
#2
b1000 !
b1000 %
1$
1#
#5
b100 !
b100 %
0#
#6
b1000 !
b1000 %
1#
#106
