Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 26 18:58:04 2021
| Host         : parrot running 64-bit Parrot GNU/Linux 4.10
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (2155)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: scint_sys/gpio/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2155)
---------------------------------
 There are 2155 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.025       -0.039                      2                 9571        0.049        0.000                      0                 9571        3.000        0.000                       0                  2160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
clk_virt                {0.000 10.000}       20.000          50.000          
jtag_tck                {0.000 50.000}       100.000         10.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.025       -0.039                      2                 8239        0.156        0.000                      0                 8239        8.750        0.000                       0                  2157  
  clkfbout_clk_wiz_0                                                                                                                                                     18.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.020       -0.029                      2                 8239        0.156        0.000                      0                 8239        8.750        0.000                       0                  2157  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.025       -0.039                      2                 8239        0.049        0.000                      0                 8239  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.025       -0.039                      2                 8239        0.049        0.000                      0                 8239  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          6.998        0.000                      0                 1332        0.667        0.000                      0                 1332  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.998        0.000                      0                 1332        0.559        0.000                      0                 1332  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.998        0.000                      0                 1332        0.559        0.000                      0                 1332  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.003        0.000                      0                 1332        0.667        0.000                      0                 1332  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[31][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.737ns  (logic 4.065ns (20.593%)  route 15.673ns (79.407%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.113    26.006    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.045    25.981    scint_sys/cpu/rf/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         25.981    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[26][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 4.065ns (20.644%)  route 15.624ns (79.356%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.064    25.958    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)       -0.081    25.944    scint_sys/cpu/rf/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                         -25.958    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[21][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 4.065ns (20.680%)  route 15.590ns (79.320%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.030    25.923    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 4.065ns (20.688%)  route 15.583ns (79.312%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.023    25.916    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[10][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.916    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.651ns  (logic 4.157ns (21.155%)  route 15.494ns (78.845%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.977    25.919    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.495    25.896    scint_sys/cpu/rf/clk_out1
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/C
                         clock pessimism              0.239    26.135    
                         clock uncertainty           -0.108    26.027    
    SLICE_X58Y77         FDCE (Setup_fdce_C_D)       -0.045    25.982    scint_sys/cpu/rf/register_reg[30][9]
  -------------------------------------------------------------------
                         required time                         25.982    
                         arrival time                         -25.919    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[17][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.623ns  (logic 4.157ns (21.185%)  route 15.466ns (78.815%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 25.899 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.949    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.498    25.899    scint_sys/cpu/rf/clk_out1
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/C
                         clock pessimism              0.239    26.138    
                         clock uncertainty           -0.108    26.030    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.067    25.963    scint_sys/cpu/rf/register_reg[17][9]
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 4.065ns (20.716%)  route 15.555ns (79.284%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.995    25.889    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X57Y80         FDCE (Setup_fdce_C_D)       -0.061    25.965    scint_sys/cpu/rf/register_reg[9][15]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 4.065ns (20.750%)  route 15.524ns (79.250%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 25.893 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.964    25.857    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.492    25.893    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/C
                         clock pessimism              0.239    26.132    
                         clock uncertainty           -0.108    26.024    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)       -0.081    25.943    scint_sys/cpu/rf/register_reg[3][15]
  -------------------------------------------------------------------
                         required time                         25.943    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[19][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.622ns  (logic 4.065ns (20.714%)  route 15.557ns (79.286%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.997    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    25.980    scint_sys/cpu/rf/register_reg[19][15]
  -------------------------------------------------------------------
                         required time                         25.980    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[20][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.602ns  (logic 4.157ns (21.207%)  route 15.445ns (78.793%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.928    25.870    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.502    25.903    scint_sys/cpu/rf/clk_out1
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/C
                         clock pessimism              0.239    26.142    
                         clock uncertainty           -0.108    26.034    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)       -0.058    25.976    scint_sys/cpu/rf/register_reg[20][9]
  -------------------------------------------------------------------
                         required time                         25.976    
                         arrival time                         -25.870    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.162%)  route 0.193ns (57.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[26]/Q
                         net (fo=10, routed)          0.193     2.179    scint_sys/imem/ram_reg_256_511_26_26/D
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.833     2.393    scint_sys/imem/ram_reg_256_511_26_26/WCLK
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.878    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.022    scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.328%)  route 0.200ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.571     1.850    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y99         FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  scint_sys/debug_if/debug_uart/data_out_reg[23]/Q
                         net (fo=10, routed)          0.200     2.192    scint_sys/imem/ram_reg_256_511_23_23/D
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/imem/ram_reg_256_511_23_23/WCLK
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.886    
    SLICE_X38Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.030    scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[7]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[7]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.072     1.928    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[0]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     1.926    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[4]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[4]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     1.926    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.902%)  route 0.188ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[27]/Q
                         net (fo=10, routed)          0.188     2.173    scint_sys/imem/ram_reg_0_255_27_27/D
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.835     2.395    scint_sys/imem/ram_reg_0_255_27_27/WCLK
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.859    
    SLICE_X34Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.003    scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.566     1.845    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.141     1.986 r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/Q
                         net (fo=1, routed)           0.115     2.101    scint_sys/gpio/pmod_als_spi_receiver/shift[15]
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/C
                         clock pessimism             -0.535     1.860    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.070     1.930    scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[1]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[1]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.066     1.922    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.553%)  route 0.122ns (46.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.569     1.848    scint_sys/gpio/clk_out1
    SLICE_X32Y88         FDRE                                         r  scint_sys/gpio/datain_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  scint_sys/gpio/datain_d_reg[4]/Q
                         net (fo=4, routed)           0.122     2.112    scint_sys/gpio/datain_d[4]
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/C
                         clock pessimism             -0.535     1.862    
    SLICE_X31Y87         FDPE (Hold_fdpe_C_D)         0.076     1.938    scint_sys/gpio/SEGDIGITS_N_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.644%)  route 0.137ns (49.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/gpio/clk_out1
    SLICE_X33Y86         FDRE                                         r  scint_sys/gpio/datain_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  scint_sys/gpio/datain_d_reg[1]/Q
                         net (fo=4, routed)           0.137     2.125    scint_sys/gpio/datain_d[1]
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/C
                         clock pessimism             -0.514     1.882    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.066     1.948    scint_sys/gpio/SEGDIGITS_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X54Y79    scint_sys/cpu/rf/register_reg[19][6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][7]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X60Y86    scint_sys/cpu/rf/register_reg[19][8]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X47Y81    scint_sys/cpu/rf/register_reg[19][9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y88    scint_sys/imem/ram_reg_256_511_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y88    scint_sys/imem/ram_reg_256_511_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y94    scint_sys/dmem/ram_reg_0_255_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y86    scint_sys/dmem/ram_reg_256_511_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y86    scint_sys/dmem/ram_reg_256_511_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.020ns,  Total Violation       -0.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[31][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.737ns  (logic 4.065ns (20.593%)  route 15.673ns (79.407%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.113    26.006    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.103    26.031    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.045    25.986    scint_sys/cpu/rf/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         25.986    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[26][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 4.065ns (20.644%)  route 15.624ns (79.356%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.064    25.958    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.103    26.030    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)       -0.081    25.949    scint_sys/cpu/rf/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         25.949    
                         arrival time                         -25.958    
  -------------------------------------------------------------------
                         slack                                 -0.009    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[21][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 4.065ns (20.680%)  route 15.590ns (79.320%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.030    25.923    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.103    26.034    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)       -0.081    25.953    scint_sys/cpu/rf/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 4.065ns (20.688%)  route 15.583ns (79.312%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.023    25.916    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.103    26.034    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)       -0.081    25.953    scint_sys/cpu/rf/register_reg[10][15]
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                         -25.916    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.651ns  (logic 4.157ns (21.155%)  route 15.494ns (78.845%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.977    25.919    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.495    25.896    scint_sys/cpu/rf/clk_out1
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/C
                         clock pessimism              0.239    26.135    
                         clock uncertainty           -0.103    26.032    
    SLICE_X58Y77         FDCE (Setup_fdce_C_D)       -0.045    25.987    scint_sys/cpu/rf/register_reg[30][9]
  -------------------------------------------------------------------
                         required time                         25.987    
                         arrival time                         -25.919    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[17][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.623ns  (logic 4.157ns (21.185%)  route 15.466ns (78.815%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 25.899 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.949    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.498    25.899    scint_sys/cpu/rf/clk_out1
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/C
                         clock pessimism              0.239    26.138    
                         clock uncertainty           -0.103    26.035    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.067    25.968    scint_sys/cpu/rf/register_reg[17][9]
  -------------------------------------------------------------------
                         required time                         25.968    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 4.065ns (20.716%)  route 15.555ns (79.284%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.995    25.889    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.103    26.031    
    SLICE_X57Y80         FDCE (Setup_fdce_C_D)       -0.061    25.970    scint_sys/cpu/rf/register_reg[9][15]
  -------------------------------------------------------------------
                         required time                         25.970    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 4.065ns (20.750%)  route 15.524ns (79.250%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 25.893 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.964    25.857    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.492    25.893    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/C
                         clock pessimism              0.239    26.132    
                         clock uncertainty           -0.103    26.029    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[3][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[19][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.622ns  (logic 4.065ns (20.714%)  route 15.557ns (79.286%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.997    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.103    26.030    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    25.985    scint_sys/cpu/rf/register_reg[19][15]
  -------------------------------------------------------------------
                         required time                         25.985    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[20][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.602ns  (logic 4.157ns (21.207%)  route 15.445ns (78.793%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.928    25.870    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.502    25.903    scint_sys/cpu/rf/clk_out1
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/C
                         clock pessimism              0.239    26.142    
                         clock uncertainty           -0.103    26.039    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)       -0.058    25.981    scint_sys/cpu/rf/register_reg[20][9]
  -------------------------------------------------------------------
                         required time                         25.981    
                         arrival time                         -25.870    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.162%)  route 0.193ns (57.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[26]/Q
                         net (fo=10, routed)          0.193     2.179    scint_sys/imem/ram_reg_256_511_26_26/D
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.833     2.393    scint_sys/imem/ram_reg_256_511_26_26/WCLK
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.878    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.022    scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.328%)  route 0.200ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.571     1.850    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y99         FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  scint_sys/debug_if/debug_uart/data_out_reg[23]/Q
                         net (fo=10, routed)          0.200     2.192    scint_sys/imem/ram_reg_256_511_23_23/D
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/imem/ram_reg_256_511_23_23/WCLK
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.886    
    SLICE_X38Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.030    scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[7]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[7]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.072     1.928    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[0]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     1.926    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[4]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[4]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     1.926    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.902%)  route 0.188ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[27]/Q
                         net (fo=10, routed)          0.188     2.173    scint_sys/imem/ram_reg_0_255_27_27/D
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.835     2.395    scint_sys/imem/ram_reg_0_255_27_27/WCLK
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.859    
    SLICE_X34Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.003    scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.566     1.845    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.141     1.986 r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/Q
                         net (fo=1, routed)           0.115     2.101    scint_sys/gpio/pmod_als_spi_receiver/shift[15]
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/C
                         clock pessimism             -0.535     1.860    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.070     1.930    scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[1]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[1]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/C
                         clock pessimism             -0.535     1.856    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.066     1.922    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.553%)  route 0.122ns (46.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.569     1.848    scint_sys/gpio/clk_out1
    SLICE_X32Y88         FDRE                                         r  scint_sys/gpio/datain_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  scint_sys/gpio/datain_d_reg[4]/Q
                         net (fo=4, routed)           0.122     2.112    scint_sys/gpio/datain_d[4]
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/C
                         clock pessimism             -0.535     1.862    
    SLICE_X31Y87         FDPE (Hold_fdpe_C_D)         0.076     1.938    scint_sys/gpio/SEGDIGITS_N_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.644%)  route 0.137ns (49.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/gpio/clk_out1
    SLICE_X33Y86         FDRE                                         r  scint_sys/gpio/datain_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  scint_sys/gpio/datain_d_reg[1]/Q
                         net (fo=4, routed)           0.137     2.125    scint_sys/gpio/datain_d[1]
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/C
                         clock pessimism             -0.514     1.882    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.066     1.948    scint_sys/gpio/SEGDIGITS_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         20.000      17.845     BUFHCE_X0Y24    clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X54Y79    scint_sys/cpu/rf/register_reg[19][6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y79    scint_sys/cpu/rf/register_reg[19][7]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X60Y86    scint_sys/cpu/rf/register_reg[19][8]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X47Y81    scint_sys/cpu/rf/register_reg[19][9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y88    scint_sys/imem/ram_reg_256_511_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y82    scint_sys/imem/ram_reg_256_511_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y89    scint_sys/imem/ram_reg_0_255_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X38Y88    scint_sys/imem/ram_reg_256_511_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y96    scint_sys/dmem/ram_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y94    scint_sys/dmem/ram_reg_0_255_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y86    scint_sys/dmem/ram_reg_256_511_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y86    scint_sys/dmem/ram_reg_256_511_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y87    scint_sys/dmem/ram_reg_256_511_12_12/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[31][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.737ns  (logic 4.065ns (20.593%)  route 15.673ns (79.407%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.113    26.006    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.045    25.981    scint_sys/cpu/rf/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         25.981    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[26][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 4.065ns (20.644%)  route 15.624ns (79.356%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.064    25.958    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)       -0.081    25.944    scint_sys/cpu/rf/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                         -25.958    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[21][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 4.065ns (20.680%)  route 15.590ns (79.320%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.030    25.923    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 4.065ns (20.688%)  route 15.583ns (79.312%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.023    25.916    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[10][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.916    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.651ns  (logic 4.157ns (21.155%)  route 15.494ns (78.845%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.977    25.919    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.495    25.896    scint_sys/cpu/rf/clk_out1
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/C
                         clock pessimism              0.239    26.135    
                         clock uncertainty           -0.108    26.027    
    SLICE_X58Y77         FDCE (Setup_fdce_C_D)       -0.045    25.982    scint_sys/cpu/rf/register_reg[30][9]
  -------------------------------------------------------------------
                         required time                         25.982    
                         arrival time                         -25.919    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[17][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.623ns  (logic 4.157ns (21.185%)  route 15.466ns (78.815%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 25.899 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.949    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.498    25.899    scint_sys/cpu/rf/clk_out1
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/C
                         clock pessimism              0.239    26.138    
                         clock uncertainty           -0.108    26.030    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.067    25.963    scint_sys/cpu/rf/register_reg[17][9]
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 4.065ns (20.716%)  route 15.555ns (79.284%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.995    25.889    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X57Y80         FDCE (Setup_fdce_C_D)       -0.061    25.965    scint_sys/cpu/rf/register_reg[9][15]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 4.065ns (20.750%)  route 15.524ns (79.250%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 25.893 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.964    25.857    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.492    25.893    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/C
                         clock pessimism              0.239    26.132    
                         clock uncertainty           -0.108    26.024    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)       -0.081    25.943    scint_sys/cpu/rf/register_reg[3][15]
  -------------------------------------------------------------------
                         required time                         25.943    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[19][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.622ns  (logic 4.065ns (20.714%)  route 15.557ns (79.286%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.997    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    25.980    scint_sys/cpu/rf/register_reg[19][15]
  -------------------------------------------------------------------
                         required time                         25.980    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[20][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.602ns  (logic 4.157ns (21.207%)  route 15.445ns (78.793%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.928    25.870    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.502    25.903    scint_sys/cpu/rf/clk_out1
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/C
                         clock pessimism              0.239    26.142    
                         clock uncertainty           -0.108    26.034    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)       -0.058    25.976    scint_sys/cpu/rf/register_reg[20][9]
  -------------------------------------------------------------------
                         required time                         25.976    
                         arrival time                         -25.870    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.162%)  route 0.193ns (57.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[26]/Q
                         net (fo=10, routed)          0.193     2.179    scint_sys/imem/ram_reg_256_511_26_26/D
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.833     2.393    scint_sys/imem/ram_reg_256_511_26_26/WCLK
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.878    
                         clock uncertainty            0.108     1.986    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.130    scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.328%)  route 0.200ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.571     1.850    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y99         FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  scint_sys/debug_if/debug_uart/data_out_reg[23]/Q
                         net (fo=10, routed)          0.200     2.192    scint_sys/imem/ram_reg_256_511_23_23/D
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/imem/ram_reg_256_511_23_23/WCLK
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.886    
                         clock uncertainty            0.108     1.994    
    SLICE_X38Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.138    scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[7]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[7]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.072     2.036    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[0]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     2.034    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[4]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[4]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     2.034    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.902%)  route 0.188ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[27]/Q
                         net (fo=10, routed)          0.188     2.173    scint_sys/imem/ram_reg_0_255_27_27/D
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.835     2.395    scint_sys/imem/ram_reg_0_255_27_27/WCLK
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.859    
                         clock uncertainty            0.108     1.967    
    SLICE_X34Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.111    scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.566     1.845    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.141     1.986 r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/Q
                         net (fo=1, routed)           0.115     2.101    scint_sys/gpio/pmod_als_spi_receiver/shift[15]
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/C
                         clock pessimism             -0.535     1.860    
                         clock uncertainty            0.108     1.968    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.070     2.038    scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[1]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[1]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.066     2.030    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.553%)  route 0.122ns (46.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.569     1.848    scint_sys/gpio/clk_out1
    SLICE_X32Y88         FDRE                                         r  scint_sys/gpio/datain_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  scint_sys/gpio/datain_d_reg[4]/Q
                         net (fo=4, routed)           0.122     2.112    scint_sys/gpio/datain_d[4]
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/C
                         clock pessimism             -0.535     1.862    
                         clock uncertainty            0.108     1.970    
    SLICE_X31Y87         FDPE (Hold_fdpe_C_D)         0.076     2.046    scint_sys/gpio/SEGDIGITS_N_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.644%)  route 0.137ns (49.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/gpio/clk_out1
    SLICE_X33Y86         FDRE                                         r  scint_sys/gpio/datain_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  scint_sys/gpio/datain_d_reg[1]/Q
                         net (fo=4, routed)           0.137     2.125    scint_sys/gpio/datain_d[1]
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/C
                         clock pessimism             -0.514     1.882    
                         clock uncertainty            0.108     1.990    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.066     2.056    scint_sys/gpio/SEGDIGITS_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.025ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[31][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.737ns  (logic 4.065ns (20.593%)  route 15.673ns (79.407%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.113    26.006    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X56Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[31][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.045    25.981    scint_sys/cpu/rf/register_reg[31][15]
  -------------------------------------------------------------------
                         required time                         25.981    
                         arrival time                         -26.006    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[26][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 4.065ns (20.644%)  route 15.624ns (79.356%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.064    25.958    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[26][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)       -0.081    25.944    scint_sys/cpu/rf/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                         -25.958    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[21][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.655ns  (logic 4.065ns (20.680%)  route 15.590ns (79.320%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.030    25.923    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X55Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[21][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[21][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.647ns  (logic 4.065ns (20.688%)  route 15.583ns (79.312%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 25.898 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          1.023    25.916    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.497    25.898    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y82         FDCE                                         r  scint_sys/cpu/rf/register_reg[10][15]/C
                         clock pessimism              0.239    26.137    
                         clock uncertainty           -0.108    26.029    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)       -0.081    25.948    scint_sys/cpu/rf/register_reg[10][15]
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -25.916    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[30][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.651ns  (logic 4.157ns (21.155%)  route 15.494ns (78.845%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 25.896 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.977    25.919    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.495    25.896    scint_sys/cpu/rf/clk_out1
    SLICE_X58Y77         FDCE                                         r  scint_sys/cpu/rf/register_reg[30][9]/C
                         clock pessimism              0.239    26.135    
                         clock uncertainty           -0.108    26.027    
    SLICE_X58Y77         FDCE (Setup_fdce_C_D)       -0.045    25.982    scint_sys/cpu/rf/register_reg[30][9]
  -------------------------------------------------------------------
                         required time                         25.982    
                         arrival time                         -25.919    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[17][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.623ns  (logic 4.157ns (21.185%)  route 15.466ns (78.815%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns = ( 25.899 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.949    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.498    25.899    scint_sys/cpu/rf/clk_out1
    SLICE_X59Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[17][9]/C
                         clock pessimism              0.239    26.138    
                         clock uncertainty           -0.108    26.030    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.067    25.963    scint_sys/cpu/rf/register_reg[17][9]
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[9][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 4.065ns (20.716%)  route 15.555ns (79.284%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 25.895 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.995    25.889    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.494    25.895    scint_sys/cpu/rf/clk_out1
    SLICE_X57Y80         FDCE                                         r  scint_sys/cpu/rf/register_reg[9][15]/C
                         clock pessimism              0.239    26.134    
                         clock uncertainty           -0.108    26.026    
    SLICE_X57Y80         FDCE (Setup_fdce_C_D)       -0.061    25.965    scint_sys/cpu/rf/register_reg[9][15]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[3][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.588ns  (logic 4.065ns (20.750%)  route 15.524ns (79.250%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 25.893 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.964    25.857    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.492    25.893    scint_sys/cpu/rf/clk_out1
    SLICE_X52Y78         FDCE                                         r  scint_sys/cpu/rf/register_reg[3][15]/C
                         clock pessimism              0.239    26.132    
                         clock uncertainty           -0.108    26.024    
    SLICE_X52Y78         FDCE (Setup_fdce_C_D)       -0.081    25.943    scint_sys/cpu/rf/register_reg[3][15]
  -------------------------------------------------------------------
                         required time                         25.943    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[19][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.622ns  (logic 4.065ns (20.714%)  route 15.557ns (79.286%))
  Logic Levels:           18  (LUT3=1 LUT4=4 LUT5=3 LUT6=6 MUXF7=1 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 25.894 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.667     9.498    scint_sys/imem/ram_reg_256_511_27_27/A0
    SLICE_X34Y106        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.199     9.697 f  scint_sys/imem/ram_reg_256_511_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.697    scint_sys/imem/ram_reg_256_511_27_27/OA
    SLICE_X34Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     9.911 f  scint_sys/imem/ram_reg_256_511_27_27/F7.A/O
                         net (fo=1, routed)           0.000     9.911    scint_sys/imem/ram_reg_256_511_27_27/O1
    SLICE_X34Y106        MUXF8 (Prop_muxf8_I1_O)      0.088     9.999 f  scint_sys/imem/ram_reg_256_511_27_27/F8/O
                         net (fo=3, routed)           0.862    10.860    scint_sys/imem/data_out_reg[27]_0
    SLICE_X40Y96         LUT4 (Prop_lut4_I2_O)        0.319    11.179 f  scint_sys/imem/HWRITE_d_i_5/O
                         net (fo=11, routed)          0.996    12.175    scint_sys/imem/HWRITE_d_i_5_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.299 r  scint_sys/imem/q[31]_i_7/O
                         net (fo=15, routed)          0.779    13.078    scint_sys/imem/q[31]_i_7_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.202 r  scint_sys/imem/HADDR_d[2]_i_22/O
                         net (fo=84, routed)          1.188    14.389    scint_sys/cpu/alu_a/shift
    SLICE_X43Y82         LUT5 (Prop_lut5_I4_O)        0.124    14.513 f  scint_sys/cpu/alu_a/HADDR_d[3]_i_21/O
                         net (fo=114, routed)         1.220    15.733    scint_sys/imem/alua[4]
    SLICE_X53Y84         LUT4 (Prop_lut4_I3_O)        0.152    15.885 r  scint_sys/imem/ram_reg_0_255_0_0_i_79/O
                         net (fo=3, routed)           0.777    16.662    scint_sys/imem/ram_reg_0_255_0_0_i_79_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I3_O)        0.332    16.994 f  scint_sys/imem/ram_reg_0_255_0_0_i_50/O
                         net (fo=5, routed)           0.651    17.645    scint_sys/imem/ram_reg_0_255_0_0_i_50_n_0
    SLICE_X49Y82         LUT5 (Prop_lut5_I1_O)        0.124    17.769 f  scint_sys/imem/ram_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.878    18.647    scint_sys/imem/ram_reg_0_255_0_0_i_26_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.124    18.771 r  scint_sys/imem/ram_reg_0_255_0_0_i_16/O
                         net (fo=5, routed)           1.049    19.820    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_6
    SLICE_X39Y86         LUT4 (Prop_lut4_I3_O)        0.149    19.969 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_3/O
                         net (fo=220, routed)         0.993    20.962    scint_sys/dmem/ram_reg_256_511_15_15/A7
    SLICE_X34Y91         MUXF8 (Prop_muxf8_S_O)       0.491    21.453 r  scint_sys/dmem/ram_reg_256_511_15_15/F8/O
                         net (fo=2, routed)           1.014    22.467    scint_sys/dmem/ram_reg_256_511_15_15_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I0_O)        0.347    22.814 r  scint_sys/dmem/data_in_reg[15]_i_2/O
                         net (fo=2, routed)           0.617    23.430    scint_sys/imem/data_out1[10]
    SLICE_X40Y88         LUT6 (Prop_lut6_I3_O)        0.326    23.756 f  scint_sys/imem/register[1][15]_i_7/O
                         net (fo=1, routed)           0.444    24.200    scint_sys/cpu/alu_m/register_reg[30][15]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124    24.324 r  scint_sys/cpu/alu_m/register[1][15]_i_4/O
                         net (fo=1, routed)           0.445    24.769    scint_sys/cpu/link/r[12]
    SLICE_X45Y85         LUT6 (Prop_lut6_I2_O)        0.124    24.893 r  scint_sys/cpu/link/register[1][15]_i_1/O
                         net (fo=31, routed)          0.997    25.891    scint_sys/cpu/rf/register_reg[30][31]_0[15]
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.493    25.894    scint_sys/cpu/rf/clk_out1
    SLICE_X54Y79         FDCE                                         r  scint_sys/cpu/rf/register_reg[19][15]/C
                         clock pessimism              0.239    26.133    
                         clock uncertainty           -0.108    26.025    
    SLICE_X54Y79         FDCE (Setup_fdce_C_D)       -0.045    25.980    scint_sys/cpu/rf/register_reg[19][15]
  -------------------------------------------------------------------
                         required time                         25.980    
                         arrival time                         -25.891    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 scint_sys/cpu/i_point/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[20][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.602ns  (logic 4.157ns (21.207%)  route 15.445ns (78.793%))
  Logic Levels:           19  (LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=2 MUXF8=3 RAMS64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.269ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.636     6.269    scint_sys/cpu/i_point/clk_out1
    SLICE_X40Y88         FDCE                                         r  scint_sys/cpu/i_point/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456     6.725 r  scint_sys/cpu/i_point/q_reg[2]/Q
                         net (fo=12, routed)          0.983     7.707    scint_sys/debug_if/debug_uart/pc[0]
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.831 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9__0/O
                         net (fo=256, routed)         1.856     9.688    scint_sys/imem/ram_reg_0_255_19_19/A0
    SLICE_X42Y102        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.812 r  scint_sys/imem/ram_reg_0_255_19_19/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.812    scint_sys/imem/ram_reg_0_255_19_19/OD
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I0_O)      0.241    10.053 r  scint_sys/imem/ram_reg_0_255_19_19/F7.B/O
                         net (fo=1, routed)           0.000    10.053    scint_sys/imem/ram_reg_0_255_19_19/O0
    SLICE_X42Y102        MUXF8 (Prop_muxf8_I0_O)      0.098    10.151 r  scint_sys/imem/ram_reg_0_255_19_19/F8/O
                         net (fo=2, routed)           0.659    10.810    scint_sys/imem/data_out_reg[19]
    SLICE_X43Y97         LUT4 (Prop_lut4_I0_O)        0.319    11.129 r  scint_sys/imem/register[1][31]_i_23/O
                         net (fo=98, routed)          1.487    12.616    scint_sys/cpu/rf/q_reg[31]_1
    SLICE_X63Y93         MUXF8 (Prop_muxf8_S_O)       0.273    12.889 r  scint_sys/cpu/rf/HADDR_d_reg[2]_i_92/O
                         net (fo=1, routed)           0.929    13.817    scint_sys/cpu/alu_b/register[1][16]_i_15_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.316    14.133 r  scint_sys/cpu/alu_b/HADDR_d[2]_i_50/O
                         net (fo=10, routed)          1.166    15.300    scint_sys/imem/alub[14]
    SLICE_X53Y80         LUT5 (Prop_lut5_I4_O)        0.124    15.424 r  scint_sys/imem/HADDR_d[1]_i_24/O
                         net (fo=3, routed)           0.867    16.291    scint_sys/imem/HADDR_d[1]_i_24_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I3_O)        0.124    16.415 r  scint_sys/imem/HADDR_d[1]_i_8/O
                         net (fo=4, routed)           0.796    17.211    scint_sys/imem/HADDR_d[1]_i_8_n_0
    SLICE_X49Y80         LUT5 (Prop_lut5_I0_O)        0.124    17.335 r  scint_sys/imem/HADDR_d[1]_i_3/O
                         net (fo=1, routed)           0.569    17.904    scint_sys/imem/HADDR_d[1]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124    18.028 r  scint_sys/imem/HADDR_d[1]_i_1/O
                         net (fo=14, routed)          0.993    19.021    scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.118    19.139 r  scint_sys/debug_if/debug_uart/ram_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.728    20.867    scint_sys/dmem/ram_reg_256_511_9_9/A1
    SLICE_X38Y81         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326    21.193 r  scint_sys/dmem/ram_reg_256_511_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    21.193    scint_sys/dmem/ram_reg_256_511_9_9/OD
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    21.434 r  scint_sys/dmem/ram_reg_256_511_9_9/F7.B/O
                         net (fo=1, routed)           0.000    21.434    scint_sys/dmem/ram_reg_256_511_9_9/O0
    SLICE_X38Y81         MUXF8 (Prop_muxf8_I0_O)      0.098    21.532 r  scint_sys/dmem/ram_reg_256_511_9_9/F8/O
                         net (fo=2, routed)           1.122    22.653    scint_sys/dmem/data_out_reg[9]_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.347    23.000 r  scint_sys/dmem/data_in_reg[9]_i_2/O
                         net (fo=2, routed)           0.441    23.441    scint_sys/imem/data_out1[4]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.332    23.773 f  scint_sys/imem/register[1][9]_i_6/O
                         net (fo=1, routed)           0.424    24.197    scint_sys/cpu/alu_m/register_reg[30][9]
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.124    24.321 r  scint_sys/cpu/alu_m/register[1][9]_i_4/O
                         net (fo=1, routed)           0.497    24.818    scint_sys/cpu/link/r[6]
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    24.942 r  scint_sys/cpu/link/register[1][9]_i_1/O
                         net (fo=31, routed)          0.928    25.870    scint_sys/cpu/rf/register_reg[30][31]_0[9]
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.502    25.903    scint_sys/cpu/rf/clk_out1
    SLICE_X61Y83         FDCE                                         r  scint_sys/cpu/rf/register_reg[20][9]/C
                         clock pessimism              0.239    26.142    
                         clock uncertainty           -0.108    26.034    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)       -0.058    25.976    scint_sys/cpu/rf/register_reg[20][9]
  -------------------------------------------------------------------
                         required time                         25.976    
                         arrival time                         -25.870    
  -------------------------------------------------------------------
                         slack                                  0.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.162%)  route 0.193ns (57.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[26]/Q
                         net (fo=10, routed)          0.193     2.179    scint_sys/imem/ram_reg_256_511_26_26/D
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.833     2.393    scint_sys/imem/ram_reg_256_511_26_26/WCLK
    SLICE_X42Y100        RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.878    
                         clock uncertainty            0.108     1.986    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.130    scint_sys/imem/ram_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.328%)  route 0.200ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.571     1.850    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y99         FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  scint_sys/debug_if/debug_uart/data_out_reg[23]/Q
                         net (fo=10, routed)          0.200     2.192    scint_sys/imem/ram_reg_256_511_23_23/D
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/imem/ram_reg_256_511_23_23/WCLK
    SLICE_X38Y99         RAMS64E                                      r  scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.514     1.886    
                         clock uncertainty            0.108     1.994    
    SLICE_X38Y99         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.138    scint_sys/imem/ram_reg_256_511_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[7]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[7]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.072     2.036    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[0]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[0]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     2.034    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[4]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[4]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     2.034    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.902%)  route 0.188ns (57.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.565     1.844    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X37Y100        FDCE                                         r  scint_sys/debug_if/debug_uart/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.985 r  scint_sys/debug_if/debug_uart/data_out_reg[27]/Q
                         net (fo=10, routed)          0.188     2.173    scint_sys/imem/ram_reg_0_255_27_27/D
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.835     2.395    scint_sys/imem/ram_reg_0_255_27_27/WCLK
    SLICE_X34Y103        RAMS64E                                      r  scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.859    
                         clock uncertainty            0.108     1.967    
    SLICE_X34Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.111    scint_sys/imem/ram_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.566     1.845    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDCE (Prop_fdce_C_Q)         0.141     1.986 r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/Q
                         net (fo=1, routed)           0.115     2.101    scint_sys/gpio/pmod_als_spi_receiver/shift[15]
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]/C
                         clock pessimism             -0.535     1.860    
                         clock uncertainty            0.108     1.968    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.070     2.038    scint_sys/gpio/pmod_als_spi_receiver/value_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 scint_sys/gpio/SPIdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.562     1.841    scint_sys/gpio/clk_out1
    SLICE_X31Y79         FDCE                                         r  scint_sys/gpio/SPIdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.141     1.982 r  scint_sys/gpio/SPIdata_reg[1]/Q
                         net (fo=1, routed)           0.112     2.094    scint_sys/gpio/rgb_spi/Q[1]
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.832     2.392    scint_sys/gpio/rgb_spi/clk_out1
    SLICE_X31Y80         FDCE                                         r  scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]/C
                         clock pessimism             -0.535     1.856    
                         clock uncertainty            0.108     1.964    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.066     2.030    scint_sys/gpio/rgb_spi/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.553%)  route 0.122ns (46.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.569     1.848    scint_sys/gpio/clk_out1
    SLICE_X32Y88         FDRE                                         r  scint_sys/gpio/datain_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  scint_sys/gpio/datain_d_reg[4]/Q
                         net (fo=4, routed)           0.122     2.112    scint_sys/gpio/datain_d[4]
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X31Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[4]/C
                         clock pessimism             -0.535     1.862    
                         clock uncertainty            0.108     1.970    
    SLICE_X31Y87         FDPE (Hold_fdpe_C_D)         0.076     2.046    scint_sys/gpio/SEGDIGITS_N_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 scint_sys/gpio/datain_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.644%)  route 0.137ns (49.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/gpio/clk_out1
    SLICE_X33Y86         FDRE                                         r  scint_sys/gpio/datain_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  scint_sys/gpio/datain_d_reg[1]/Q
                         net (fo=4, routed)           0.137     2.125    scint_sys/gpio/datain_d[1]
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X28Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[1]/C
                         clock pessimism             -0.514     1.882    
                         clock uncertainty            0.108     1.990    
    SLICE_X28Y86         FDPE (Hold_fdpe_C_D)         0.066     2.056    scint_sys/gpio/SEGDIGITS_N_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/i_point/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.907%)  route 0.663ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.379     2.695    scint_sys/cpu/i_point/q_reg[31]_0
    SLICE_X28Y90         FDCE                                         f  scint_sys/cpu/i_point/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/i_point/clk_out1
    SLICE_X28Y90         FDCE                                         r  scint_sys/cpu/i_point/q_reg[3]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X28Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/i_point/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][27]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][31]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[24][31]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[27][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.675%)  route 0.672ns (78.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.705    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X40Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[27][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X40Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[27][31]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[27][31]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.679%)  route 0.672ns (78.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.704    scint_sys/gpio/cnt_reg[2]
    SLICE_X29Y87         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X29Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[12]/C
                         clock pessimism             -0.280     2.117    
    SLICE_X29Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     2.022    scint_sys/gpio/SEGDIGITS_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.448%)  route 0.517ns (73.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.233     2.550    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X37Y101        FDCE                                         f  scint_sys/cpu/rf/register_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/cpu/rf/clk_out1
    SLICE_X37Y101        FDCE                                         r  scint_sys/cpu/rf/register_reg[10][31]/C
                         clock pessimism             -0.514     1.881    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.789    scint_sys/cpu/rf/register_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[11]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[15]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[23]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[27]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/i_point/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.907%)  route 0.663ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.379     2.695    scint_sys/cpu/i_point/q_reg[31]_0
    SLICE_X28Y90         FDCE                                         f  scint_sys/cpu/i_point/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/i_point/clk_out1
    SLICE_X28Y90         FDCE                                         r  scint_sys/cpu/i_point/q_reg[3]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X28Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/i_point/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][27]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][31]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[24][31]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[27][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.675%)  route 0.672ns (78.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.705    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X40Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[27][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X40Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[27][31]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[27][31]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.679%)  route 0.672ns (78.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.704    scint_sys/gpio/cnt_reg[2]
    SLICE_X29Y87         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X29Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[12]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.108     2.225    
    SLICE_X29Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     2.130    scint_sys/gpio/SEGDIGITS_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.448%)  route 0.517ns (73.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.233     2.550    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X37Y101        FDCE                                         f  scint_sys/cpu/rf/register_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/cpu/rf/clk_out1
    SLICE_X37Y101        FDCE                                         r  scint_sys/cpu/rf/register_reg[10][31]/C
                         clock pessimism             -0.514     1.881    
                         clock uncertainty            0.108     1.989    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    scint_sys/cpu/rf/register_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[11]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[15]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[23]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[27]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.108    26.040    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.635    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.108    26.038    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.633    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         25.633    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/i_point/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.907%)  route 0.663ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.379     2.695    scint_sys/cpu/i_point/q_reg[31]_0
    SLICE_X28Y90         FDCE                                         f  scint_sys/cpu/i_point/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/i_point/clk_out1
    SLICE_X28Y90         FDCE                                         r  scint_sys/cpu/i_point/q_reg[3]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X28Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/i_point/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][27]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][31]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[24][31]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[27][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.675%)  route 0.672ns (78.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.705    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X40Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[27][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X40Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[27][31]/C
                         clock pessimism             -0.280     2.120    
                         clock uncertainty            0.108     2.228    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.136    scint_sys/cpu/rf/register_reg[27][31]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.679%)  route 0.672ns (78.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.704    scint_sys/gpio/cnt_reg[2]
    SLICE_X29Y87         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X29Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[12]/C
                         clock pessimism             -0.280     2.117    
                         clock uncertainty            0.108     2.225    
    SLICE_X29Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     2.130    scint_sys/gpio/SEGDIGITS_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.448%)  route 0.517ns (73.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.233     2.550    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X37Y101        FDCE                                         f  scint_sys/cpu/rf/register_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/cpu/rf/clk_out1
    SLICE_X37Y101        FDCE                                         r  scint_sys/cpu/rf/register_reg[10][31]/C
                         clock pessimism             -0.514     1.881    
                         clock uncertainty            0.108     1.989    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    scint_sys/cpu/rf/register_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[11]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[15]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[23]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[27]/C
                         clock pessimism             -0.280     2.116    
                         clock uncertainty            0.108     2.224    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.129    scint_sys/gpio/SEGDIGITS_N_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.103    26.045    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.640    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 0.580ns (4.686%)  route 11.797ns (95.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 25.916 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.990    18.637    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X29Y84         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.515    25.916    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X29Y84         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]/C
                         clock pessimism              0.232    26.148    
                         clock uncertainty           -0.103    26.045    
    SLICE_X29Y84         FDCE (Recov_fdce_C_CLR)     -0.405    25.640    scint_sys/gpio/pmod_als_spi_receiver/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[14]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[15]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.316ns  (logic 0.580ns (4.709%)  route 11.736ns (95.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.713     4.536    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.632 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.627     6.259    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.807     7.523    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.647 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)       10.929    18.575    scint_sys/gpio/pmod_als_spi_receiver/value_reg[0]_0
    SLICE_X32Y83         FDCE                                         f  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.634    24.309    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    24.400 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        1.513    25.914    scint_sys/gpio/pmod_als_spi_receiver/clk_out1
    SLICE_X32Y83         FDCE                                         r  scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]/C
                         clock pessimism              0.232    26.146    
                         clock uncertainty           -0.103    26.043    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.405    25.638    scint_sys/gpio/pmod_als_spi_receiver/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -18.575    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/i_point/q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.907%)  route 0.663ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.379     2.695    scint_sys/cpu/i_point/q_reg[31]_0
    SLICE_X28Y90         FDCE                                         f  scint_sys/cpu/i_point/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/i_point/clk_out1
    SLICE_X28Y90         FDCE                                         r  scint_sys/cpu/i_point/q_reg[3]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X28Y90         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/i_point/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][27]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[24][27]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[24][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.786%)  route 0.668ns (78.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.383     2.700    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X41Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[24][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X41Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[24][31]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[24][31]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[27][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.675%)  route 0.672ns (78.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.705    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X40Y99         FDCE                                         f  scint_sys/cpu/rf/register_reg[27][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.841     2.401    scint_sys/cpu/rf/clk_out1
    SLICE_X40Y99         FDCE                                         r  scint_sys/cpu/rf/register_reg[27][31]/C
                         clock pessimism             -0.280     2.120    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.028    scint_sys/cpu/rf/register_reg[27][31]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.679%)  route 0.672ns (78.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.388     2.704    scint_sys/gpio/cnt_reg[2]
    SLICE_X29Y87         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.838     2.398    scint_sys/gpio/clk_out1
    SLICE_X29Y87         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[12]/C
                         clock pessimism             -0.280     2.117    
    SLICE_X29Y87         FDPE (Remov_fdpe_C_PRE)     -0.095     2.022    scint_sys/gpio/SEGDIGITS_N_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/cpu/rf/register_reg[10][31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.448%)  route 0.517ns (73.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.233     2.550    scint_sys/cpu/rf/register_reg[31][31]_0
    SLICE_X37Y101        FDCE                                         f  scint_sys/cpu/rf/register_reg[10][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.836     2.396    scint_sys/cpu/rf/clk_out1
    SLICE_X37Y101        FDCE                                         r  scint_sys/cpu/rf/register_reg[10][31]/C
                         clock pessimism             -0.514     1.881    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.789    scint_sys/cpu/rf/register_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[11]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[15]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[23]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.186ns (19.879%)  route 0.750ns (80.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.514     1.254    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.280 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.567     1.846    scint_sys/debug_if/debug_uart/clk_out1
    SLICE_X28Y101        FDCE                                         r  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     1.987 f  scint_sys/debug_if/debug_uart/cpu_reset_p_reg/Q
                         net (fo=1, routed)           0.284     2.272    scint_sys/debug_if/debug_uart/cpu_reset_p
    SLICE_X28Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.317 f  scint_sys/debug_if/debug_uart/register[1][31]_i_3/O
                         net (fo=1335, routed)        0.465     2.782    scint_sys/gpio/cnt_reg[2]
    SLICE_X31Y86         FDPE                                         f  scint_sys/gpio/SEGDIGITS_N_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.560     1.531    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.560 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2146, routed)        0.837     2.397    scint_sys/gpio/clk_out1
    SLICE_X31Y86         FDPE                                         r  scint_sys/gpio/SEGDIGITS_N_reg[27]/C
                         clock pessimism             -0.280     2.116    
    SLICE_X31Y86         FDPE (Remov_fdpe_C_PRE)     -0.095     2.021    scint_sys/gpio/SEGDIGITS_N_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.761    





