

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'
================================================================
* Date:           Mon Oct 13 17:12:34 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    556|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     21|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     567|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     567|    690|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_31ns_62_1_1_U144  |mul_32s_31ns_62_1_1  |        0|   4|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   4|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_200_p2                     |         +|   0|  0|  69|          62|           1|
    |add_ln76_fu_209_p2                       |         +|   0|  0|  38|          31|           1|
    |add_ln77_fu_269_p2                       |         +|   0|  0|  38|          31|           1|
    |add_ln79_fu_305_p2                       |         +|   0|  0|  69|          62|          62|
    |add_ln81_1_fu_294_p2                     |         +|   0|  0|  24|          17|          17|
    |add_ln81_2_fu_255_p2                     |         +|   0|  0|  42|          35|          35|
    |add_ln81_fu_334_p2                       |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001_grp1           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_195_p2                      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln77_fu_190_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln80_fu_320_p2                      |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_223_p3                  |    select|   0|  0|  31|           1|          31|
    |select_ln76_fu_215_p3                    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 556|         420|         345|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_88                  |   9|          2|   31|         62|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_flatten_fu_96     |   9|          2|   62|        124|
    |r_fu_92                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |M_e_load_reg_450                   |  32|   0|   32|          0|
    |add_ln81_1_reg_429                 |  17|   0|   17|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_88                            |  31|   0|   31|          0|
    |empty_reg_424                      |  62|   0|   62|          0|
    |gmem_addr_reg_443                  |  64|   0|   64|          0|
    |icmp_ln80_reg_439                  |   1|   0|    1|          0|
    |indvar_flatten_fu_96               |  62|   0|   62|          0|
    |r_fu_92                            |  31|   0|   31|          0|
    |select_ln76_1_reg_409              |  31|   0|   31|          0|
    |select_ln76_reg_404                |  31|   0|   31|          0|
    |select_ln76_reg_404_pp0_iter2_reg  |  31|   0|   31|          0|
    |sext_ln76_cast_reg_395             |  62|   0|   62|          0|
    |trunc_ln81_2_reg_414               |  11|   0|   17|          6|
    |trunc_ln81_3_reg_419               |  17|   0|   17|          0|
    |icmp_ln80_reg_439                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 567|  32|  510|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|cols                   |   in|   32|     ap_none|                                                                cols|        scalar|
|bound                  |   in|   62|     ap_none|                                                               bound|        scalar|
|A_dram                 |   in|   64|     ap_none|                                                              A_dram|        scalar|
|sext_ln76              |   in|   32|     ap_none|                                                           sext_ln76|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                                                                 M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                                                                 M_e|         array|
|M_e_q0                 |   in|   32|   ap_memory|                                                                 M_e|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

