Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: UART_test_repeat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_test_repeat.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_test_repeat"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : UART_test_repeat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/mod_m_counter.vhd" in Library work.
Architecture behavioral of Entity mod_m_counter is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_RX.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/FIFO.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_TX.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" in Library work.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd" in Library work.
Architecture behavioral of Entity uart_test_repeat is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_test_repeat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	DVSR = 208
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <Behavioral>) with generics.
	M = 208
	N = 8

Analyzing hierarchy for entity <UART_RX> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <FIFO> in library <work> (architecture <Behavioral>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <UART_TX> in library <work> (architecture <Behavioral>) with generics.
	DBIT = 8
	SB_TICK = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_test_repeat> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd" line 21: Unconnected output port 'R_DATA' of component 'UART'.
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd" line 21: Unconnected output port 'TX_FULL' of component 'UART'.
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd" line 21: Unconnected output port 'RX_EMPTY' of component 'UART'.
Entity <UART_test_repeat> analyzed. Unit <UART_test_repeat> generated.

Analyzing generic Entity <UART> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	DVSR = 208
	DVSR_BIT = 8
	FIFO_W = 2
	SB_TICK = 16
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" line 50: Unconnected output port 'Q' of component 'mod_m_counter'.
WARNING:Xst:753 - "D:/GitHub/VHDL_Modules/UART_test/UART.vhd" line 59: Unconnected output port 'FULL' of component 'FIFO'.
Entity <UART> analyzed. Unit <UART> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <Behavioral>).
	M = 208
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing generic Entity <UART_RX> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <UART_RX> analyzed. Unit <UART_RX> generated.

Analyzing generic Entity <FIFO> in library <work> (Architecture <Behavioral>).
	B = 8
	W = 2
Entity <FIFO> analyzed. Unit <FIFO> generated.

Analyzing generic Entity <UART_TX> in library <work> (Architecture <Behavioral>).
	DBIT = 8
	SB_TICK = 16
Entity <UART_TX> analyzed. Unit <UART_TX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_m_counter>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/mod_m_counter.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 35.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <UART_RX>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_RX.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 76.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 52.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UART_RX> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/FIFO.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <R_DATA>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 88.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 82.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 82.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 82.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 70.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 82.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 69.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FIFO> synthesized.


Synthesizing Unit <UART_TX>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_TX.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 87.
    Found 4-bit adder for signal <s_next$add0000> created at line 75.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UART_TX> synthesized.


Synthesizing Unit <UART>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART.vhd".
Unit <UART> synthesized.


Synthesizing Unit <UART_test_repeat>.
    Related source file is "D:/GitHub/VHDL_Modules/UART_test/UART_test_repeat.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <counter>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit adder for signal <counter$add0000> created at line 42.
    Found 32-bit comparator greatequal for signal <reset_signal$cmp_ge0000> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <UART_test_repeat> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 24
 1-bit register                                        : 5
 2-bit register                                        : 4
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 11
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UART_module/uart_tx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UART_module/uart_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
WARNING:Xst:1290 - Hierarchical block <uart_rx_unit> is unconnected in block <UART_module>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <fifo_rx_unit> is unconnected in block <UART_module>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <array_reg_2_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_2_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_0_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_1_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_4> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <array_reg_3_6> (without init value) has a constant value of 0 in block <fifo_tx_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 115
 Flip-Flops                                            : 115
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART_test_repeat> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <UART_RX> ...

Optimizing unit <FIFO> ...

Optimizing unit <UART_TX> ...
WARNING:Xst:1710 - FF/Latch <UART_module/fifo_tx_unit/array_reg_3_6> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_3_4> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_1_6> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_1_4> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_0_6> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_0_4> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_2_6> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UART_module/fifo_tx_unit/array_reg_2_4> (without init value) has a constant value of 0 in block <UART_test_repeat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/state_reg_FSM_FFd2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/state_reg_FSM_FFd1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/s_reg_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/s_reg_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/s_reg_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/s_reg_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/n_reg_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/n_reg_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/n_reg_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_7> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_6> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_5> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_4> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/uart_rx_unit/b_reg_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/r_ptr_reg_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/r_ptr_reg_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/w_ptr_reg_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/w_ptr_reg_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/full_reg> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/empty_reg> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_7> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_6> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_5> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_4> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_3_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_7> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_6> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_5> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_4> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_1_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_7> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_6> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_5> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_4> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_0_0> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_7> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_6> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_5> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_4> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_3> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_2> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_1> of sequential type is unconnected in block <UART_test_repeat>.
WARNING:Xst:2677 - Node <UART_module/fifo_rx_unit/array_reg_2_0> of sequential type is unconnected in block <UART_test_repeat>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <UART_module/fifo_tx_unit/array_reg_1_7> in Unit <UART_test_repeat> is equivalent to the following 5 FFs/Latches, which will be removed : <UART_module/fifo_tx_unit/array_reg_1_5> <UART_module/fifo_tx_unit/array_reg_1_3> <UART_module/fifo_tx_unit/array_reg_1_2> <UART_module/fifo_tx_unit/array_reg_1_1> <UART_module/fifo_tx_unit/array_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <UART_module/fifo_tx_unit/array_reg_2_7> in Unit <UART_test_repeat> is equivalent to the following 5 FFs/Latches, which will be removed : <UART_module/fifo_tx_unit/array_reg_2_5> <UART_module/fifo_tx_unit/array_reg_2_3> <UART_module/fifo_tx_unit/array_reg_2_2> <UART_module/fifo_tx_unit/array_reg_2_1> <UART_module/fifo_tx_unit/array_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <UART_module/fifo_tx_unit/array_reg_0_7> in Unit <UART_test_repeat> is equivalent to the following 5 FFs/Latches, which will be removed : <UART_module/fifo_tx_unit/array_reg_0_5> <UART_module/fifo_tx_unit/array_reg_0_3> <UART_module/fifo_tx_unit/array_reg_0_2> <UART_module/fifo_tx_unit/array_reg_0_1> <UART_module/fifo_tx_unit/array_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <UART_module/fifo_tx_unit/array_reg_3_7> in Unit <UART_test_repeat> is equivalent to the following 5 FFs/Latches, which will be removed : <UART_module/fifo_tx_unit/array_reg_3_5> <UART_module/fifo_tx_unit/array_reg_3_3> <UART_module/fifo_tx_unit/array_reg_3_2> <UART_module/fifo_tx_unit/array_reg_3_1> <UART_module/fifo_tx_unit/array_reg_3_0> 
Found area constraint ratio of 100 (+ 5) on block UART_test_repeat, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_test_repeat.ngr
Top Level Output File Name         : UART_test_repeat
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 14
#      LUT2_L                      : 2
#      LUT3                        : 18
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 40
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 41
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 68
#      FDC                         : 29
#      FDCE                        : 5
#      FDP                         : 2
#      LD                          : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       64  out of   4656     1%  
 Number of Slice Flip Flops:             68  out of   9312     0%  
 Number of 4 input LUTs:                125  out of   9312     1%  
 Number of IOs:                           3
 Number of bonded IOBs:                   2  out of     66     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
reset_signal_cmp_ge00001(Mcompar_reset_signal_cmp_ge0000_cy<9>:O)| BUFG(*)(counter_0)     | 32    |
CLK                                                              | BUFGP                  | 36    |
-----------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                    | Buffer(FF name)                        | Load  |
------------------------------------------------------------------+----------------------------------------+-------+
reset_signal_cmp_ge0000_LUT1(reset_signal_cmp_ge0000_LUT1_INV_0:O)| NONE(UART_module/baud_gen_unit/r_reg_0)| 36    |
------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.857ns (Maximum Frequency: 145.836MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_signal_cmp_ge00001'
  Clock period: 5.262ns (frequency: 190.042MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               5.262ns (Levels of Logic = 32)
  Source:            counter_1 (LATCH)
  Destination:       counter_31 (LATCH)
  Source Clock:      reset_signal_cmp_ge00001 rising
  Destination Clock: reset_signal_cmp_ge00001 rising

  Data Path: counter_1 to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  counter_1 (counter_1)
     LUT1:I0->O            1   0.704   0.000  Madd_counter_add0000_cy<1>_rt (Madd_counter_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_counter_add0000_cy<1> (Madd_counter_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<2> (Madd_counter_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<3> (Madd_counter_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<4> (Madd_counter_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<5> (Madd_counter_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<6> (Madd_counter_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<7> (Madd_counter_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<8> (Madd_counter_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<9> (Madd_counter_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<10> (Madd_counter_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<11> (Madd_counter_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<12> (Madd_counter_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<13> (Madd_counter_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<14> (Madd_counter_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<15> (Madd_counter_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<16> (Madd_counter_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<17> (Madd_counter_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<18> (Madd_counter_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<19> (Madd_counter_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<20> (Madd_counter_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<21> (Madd_counter_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<22> (Madd_counter_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<23> (Madd_counter_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<24> (Madd_counter_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<25> (Madd_counter_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<26> (Madd_counter_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<27> (Madd_counter_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<28> (Madd_counter_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_counter_add0000_cy<29> (Madd_counter_add0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_counter_add0000_cy<30> (Madd_counter_add0000_cy<30>)
     XORCY:CI->O           1   0.804   0.000  Madd_counter_add0000_xor<31> (counter_add0000<31>)
     LD:D                      0.308          counter_31
    ----------------------------------------
    Total                      5.262ns (4.667ns logic, 0.595ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.857ns (frequency: 145.836MHz)
  Total number of paths / destination ports: 708 / 37
-------------------------------------------------------------------------
Delay:               6.857ns (Levels of Logic = 4)
  Source:            UART_module/baud_gen_unit/r_reg_0 (FF)
  Destination:       UART_module/fifo_tx_unit/r_ptr_reg_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: UART_module/baud_gen_unit/r_reg_0 to UART_module/fifo_tx_unit/r_ptr_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.637  UART_module/baud_gen_unit/r_reg_0 (UART_module/baud_gen_unit/r_reg_0)
     LUT4:I3->O            6   0.704   0.673  UART_module/baud_gen_unit/MAX_TICK21 (UART_module/baud_gen_unit/MAX_TICK_bdd2)
     LUT4:I3->O           19   0.704   1.089  UART_module/baud_gen_unit/MAX_TICK (UART_module/tick)
     LUT4_D:I3->O          7   0.704   0.743  UART_module/uart_tx_unit/TX_DONE_TICK1 (UART_module/tx_done_tick)
     LUT3:I2->O            1   0.704   0.000  UART_module/fifo_tx_unit/Mmux_empty_reg_mux000031 (UART_module/fifo_tx_unit/empty_reg_mux0000)
     FDP:D                     0.308          UART_module/fifo_tx_unit/empty_reg
    ----------------------------------------
    Total                      6.857ns (3.715ns logic, 3.142ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            UART_module/uart_tx_unit/tx_reg (FF)
  Destination:       TX (PAD)
  Source Clock:      CLK rising

  Data Path: UART_module/uart_tx_unit/tx_reg to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  UART_module/uart_tx_unit/tx_reg (UART_module/uart_tx_unit/tx_reg)
     OBUF:I->O                 3.272          TX_OBUF (TX)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.95 secs
 
--> 

Total memory usage is 281732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    5 (   0 filtered)

