Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Apr 25 23:07:47 2025
| Host         : oliver-fw13 running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fibonacci_top_timing_summary_routed.rpt -pb fibonacci_top_timing_summary_routed.pb -rpx fibonacci_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fibonacci_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               12          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u_hex_sseg_disp/counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.995        0.000                      0                  338        0.102        0.000                      0                  338        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.995        0.000                      0                  338        0.102        0.000                      0                  338        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 u_debounce/timer_20ms_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce/FSM_sequential_db_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.828ns (20.833%)  route 3.146ns (79.167%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.709     5.311    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_debounce/timer_20ms_reg[16]/Q
                         net (fo=3, routed)           1.441     7.208    u_debounce/timer_20ms_reg[16]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.124     7.332 r  u_debounce/FSM_sequential_db_state[1]_i_5/O
                         net (fo=1, routed)           0.756     8.089    u_debounce/FSM_sequential_db_state[1]_i_5_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.124     8.213 f  u_debounce/FSM_sequential_db_state[1]_i_3/O
                         net (fo=2, routed)           0.949     9.162    u_debounce/FSM_sequential_db_state[1]_i_3_n_0
    SLICE_X1Y101         LUT4 (Prop_lut4_I3_O)        0.124     9.286 r  u_debounce/FSM_sequential_db_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.286    u_debounce/db_next__0[0]
    SLICE_X1Y101         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.590    15.012    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.029    15.281    u_debounce/FSM_sequential_db_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 FSM_sequential_op_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_op_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.962ns (26.437%)  route 2.677ns (73.563%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  FSM_sequential_op_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  FSM_sequential_op_state_reg[0]/Q
                         net (fo=29, routed)          1.241     6.970    u_fibonacci/op_state[0]
    SLICE_X3Y104         LUT5 (Prop_lut5_I3_O)        0.299     7.269 r  u_fibonacci/FSM_sequential_op_state[2]_i_4/O
                         net (fo=1, routed)           0.403     7.672    u_fibonacci/FSM_sequential_op_state[2]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  u_fibonacci/FSM_sequential_op_state[2]_i_2/O
                         net (fo=3, routed)           0.645     8.441    u_fibonacci/FSM_sequential_op_state[2]_i_2_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I2_O)        0.120     8.561 r  u_fibonacci/FSM_sequential_op_state[0]_i_1/O
                         net (fo=1, routed)           0.388     8.949    u_fibonacci_n_2
    SLICE_X4Y106         FDRE                                         r  FSM_sequential_op_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  FSM_sequential_op_state_reg[0]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.250    15.025    FSM_sequential_op_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.940ns (49.554%)  route 1.975ns (50.446%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_fibonacci/CLK
    SLICE_X6Y106         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.170     6.958    u_fibonacci/t1_reg[8]
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.295     7.253 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.253    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.785    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  u_fibonacci/t1_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.899    u_fibonacci/t1_next0_carry__2_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.121 r  u_fibonacci/t1_next0_carry__3/O[0]
                         net (fo=1, routed)           0.805     8.926    u_fibonacci/t1_next0[16]
    SLICE_X6Y108         LUT2 (Prop_lut2_I0_O)        0.299     9.225 r  u_fibonacci/t1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.225    u_fibonacci/t1_reg[16]_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.586    15.008    u_fibonacci/CLK
    SLICE_X6Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[16]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_D)        0.077    15.326    u_fibonacci/t1_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 u_bin2bcd/FSM_onehot_op_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/FSM_onehot_op_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.061ns (27.580%)  route 2.786ns (72.420%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_bin2bcd/CLK
    SLICE_X4Y105         FDSE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  u_bin2bcd/FSM_onehot_op_state_reg[0]/Q
                         net (fo=22, routed)          1.103     6.869    u_bin2bcd/bin2bcd_rdy
    SLICE_X4Y105         LUT5 (Prop_lut5_I1_O)        0.154     7.023 r  u_bin2bcd/FSM_onehot_op_state[2]_i_3/O
                         net (fo=1, routed)           0.816     7.838    u_bin2bcd/FSM_onehot_op_state[2]_i_3_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.327     8.165 r  u_bin2bcd/FSM_onehot_op_state[2]_i_2/O
                         net (fo=3, routed)           0.868     9.033    u_bin2bcd/FSM_onehot_op_state[2]_i_2_n_0
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.124     9.157 r  u_bin2bcd/FSM_onehot_op_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.157    u_bin2bcd/FSM_onehot_op_state[1]_i_1__0_n_0
    SLICE_X4Y105         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_bin2bcd/CLK
    SLICE_X4Y105         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[1]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.029    15.304    u_bin2bcd/FSM_onehot_op_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 u_bin2bcd/FSM_onehot_op_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/FSM_onehot_op_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.087ns (28.066%)  route 2.786ns (71.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_bin2bcd/CLK
    SLICE_X4Y105         FDSE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  u_bin2bcd/FSM_onehot_op_state_reg[0]/Q
                         net (fo=22, routed)          1.103     6.869    u_bin2bcd/bin2bcd_rdy
    SLICE_X4Y105         LUT5 (Prop_lut5_I1_O)        0.154     7.023 r  u_bin2bcd/FSM_onehot_op_state[2]_i_3/O
                         net (fo=1, routed)           0.816     7.838    u_bin2bcd/FSM_onehot_op_state[2]_i_3_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I5_O)        0.327     8.165 r  u_bin2bcd/FSM_onehot_op_state[2]_i_2/O
                         net (fo=3, routed)           0.868     9.033    u_bin2bcd/FSM_onehot_op_state[2]_i_2_n_0
    SLICE_X4Y105         LUT3 (Prop_lut3_I1_O)        0.150     9.183 r  u_bin2bcd/FSM_onehot_op_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.183    u_bin2bcd/FSM_onehot_op_state[2]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_bin2bcd/CLK
    SLICE_X4Y105         FDRE                                         r  u_bin2bcd/FSM_onehot_op_state_reg[2]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.075    15.350    u_bin2bcd/FSM_onehot_op_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 u_debounce/timer_20ms_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce/timer_20ms_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.704ns (21.255%)  route 2.608ns (78.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.709     5.311    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_debounce/timer_20ms_reg[19]/Q
                         net (fo=2, routed)           1.006     6.773    u_debounce/timer_20ms_reg[19]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.897 f  u_debounce/timer_20ms[0]_i_3/O
                         net (fo=2, routed)           0.936     7.833    u_debounce/timer_20ms[0]_i_3_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  u_debounce/timer_20ms[0]_i_1/O
                         net (fo=21, routed)          0.666     8.623    u_debounce/timer_20ms[0]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  u_debounce/timer_20ms_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    u_debounce/CLK
    SLICE_X0Y105         FDRE                                         r  u_debounce/timer_20ms_reg[20]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.822    u_debounce/timer_20ms_reg[20]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.056ns (53.821%)  route 1.764ns (46.179%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_fibonacci/CLK
    SLICE_X6Y106         FDRE                                         r  u_fibonacci/t1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  u_fibonacci/t1_reg_reg[8]/Q
                         net (fo=4, routed)           1.170     6.958    u_fibonacci/t1_reg[8]
    SLICE_X7Y105         LUT2 (Prop_lut2_I1_O)        0.295     7.253 r  u_fibonacci/t1_next0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     7.253    u_fibonacci/t1_next0_carry__1_i_4_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.785    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  u_fibonacci/t1_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.899    u_fibonacci/t1_next0_carry__2_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  u_fibonacci/t1_next0_carry__3/O[1]
                         net (fo=1, routed)           0.594     8.827    u_fibonacci/t1_next0[17]
    SLICE_X6Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.130 r  u_fibonacci/t1_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.130    u_fibonacci/t1_reg[17]_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.586    15.008    u_fibonacci/CLK
    SLICE_X6Y108         FDRE                                         r  u_fibonacci/t1_reg_reg[17]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDRE (Setup_fdre_C_D)        0.081    15.330    u_fibonacci/t1_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 u_fibonacci/t1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fibonacci/t1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.856ns (48.384%)  route 1.980ns (51.616%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_fibonacci/CLK
    SLICE_X6Y103         FDRE                                         r  u_fibonacci/t1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  u_fibonacci/t1_reg_reg[6]/Q
                         net (fo=4, routed)           1.179     6.968    u_fibonacci/t1_reg[6]
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.296     7.264 r  u_fibonacci/t1_next0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.264    u_fibonacci/t1_next0_carry__0_i_2_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.662 r  u_fibonacci/t1_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.662    u_fibonacci/t1_next0_carry__0_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.776 r  u_fibonacci/t1_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.776    u_fibonacci/t1_next0_carry__1_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.015 r  u_fibonacci/t1_next0_carry__2/O[2]
                         net (fo=1, routed)           0.801     8.815    u_fibonacci/t1_next0[14]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.331     9.146 r  u_fibonacci/t1_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.146    u_fibonacci/t1_reg[14]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  u_fibonacci/t1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587    15.009    u_fibonacci/CLK
    SLICE_X6Y106         FDRE                                         r  u_fibonacci/t1_reg_reg[14]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.118    15.368    u_fibonacci/t1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 u_debounce/timer_20ms_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce/timer_20ms_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.704ns (21.256%)  route 2.608ns (78.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.709     5.311    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_debounce/timer_20ms_reg[19]/Q
                         net (fo=2, routed)           1.006     6.773    u_debounce/timer_20ms_reg[19]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.897 f  u_debounce/timer_20ms[0]_i_3/O
                         net (fo=2, routed)           0.936     7.833    u_debounce/timer_20ms[0]_i_3_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  u_debounce/timer_20ms[0]_i_1/O
                         net (fo=21, routed)          0.666     8.623    u_debounce/timer_20ms[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[16]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    u_debounce/timer_20ms_reg[16]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 u_debounce/timer_20ms_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_debounce/timer_20ms_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.704ns (21.256%)  route 2.608ns (78.744%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.709     5.311    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_debounce/timer_20ms_reg[19]/Q
                         net (fo=2, routed)           1.006     6.773    u_debounce/timer_20ms_reg[19]
    SLICE_X2Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.897 f  u_debounce/timer_20ms[0]_i_3/O
                         net (fo=2, routed)           0.936     7.833    u_debounce/timer_20ms[0]_i_3_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.957 r  u_debounce/timer_20ms[0]_i_1/O
                         net (fo=21, routed)          0.666     8.623    u_debounce/timer_20ms[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.589    15.011    u_debounce/CLK
    SLICE_X0Y104         FDRE                                         r  u_debounce/timer_20ms_reg[17]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.847    u_debounce/timer_20ms_reg[17]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bcd_i_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bcd2bin/bcd1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.694%)  route 0.281ns (57.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  bcd_i_reg_reg[4]/Q
                         net (fo=1, routed)           0.281     1.969    u_bcd2bin/bcd1_reg_reg[3]_0[4]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.045     2.014 r  u_bcd2bin/bcd1_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    u_bcd2bin/bcd1_next[0]
    SLICE_X2Y100         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_bcd2bin/CLK
    SLICE_X2Y100         FDRE                                         r  u_bcd2bin/bcd1_reg_reg[0]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.121     1.912    u_bcd2bin/bcd1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_debounce/db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_i_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.228ns (44.173%)  route 0.288ns (55.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_debounce/db_reg/Q
                         net (fo=9, routed)           0.288     1.935    u_debounce/start_db
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.100     2.035 r  u_debounce/bcd_i_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.035    bcd_i_next1_in[5]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131     1.928    bcd_i_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_debounce/db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_i_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.229ns (44.367%)  route 0.287ns (55.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_debounce/db_reg/Q
                         net (fo=9, routed)           0.287     1.934    u_debounce/start_db
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.101     2.035 r  u_debounce/bcd_i_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.035    bcd_i_next1_in[7]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.131     1.928    bcd_i_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_debounce/db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_i_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.227ns (44.151%)  route 0.287ns (55.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_debounce/db_reg/Q
                         net (fo=9, routed)           0.287     1.934    u_debounce/start_db
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.099     2.033 r  u_debounce/bcd_i_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.033    bcd_i_next1_in[6]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    bcd_i_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_debounce/db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd_i_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.227ns (44.065%)  route 0.288ns (55.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_debounce/db_reg/Q
                         net (fo=9, routed)           0.288     1.935    u_debounce/start_db
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.099     2.034 r  u_debounce/bcd_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.034    bcd_i_next1_in[4]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120     1.917    bcd_i_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bcd2bin/bin_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_i_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    u_bcd2bin/CLK
    SLICE_X3Y104         FDRE                                         r  u_bcd2bin/bin_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_bcd2bin/bin_reg_reg[0]/Q
                         net (fo=1, routed)           0.087     1.746    u_bcd2bin/bcd2bin[0]
    SLICE_X2Y104         LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  u_bcd2bin/bin_i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    u_bcd2bin_n_6
    SLICE_X2Y104         FDRE                                         r  bin_i_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  bin_i_reg_reg[0]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120     1.650    bin_i_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_bcd2bin/bin_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_i_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.598     1.517    u_bcd2bin/CLK
    SLICE_X3Y104         FDRE                                         r  u_bcd2bin/bin_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_bcd2bin/bin_reg_reg[3]/Q
                         net (fo=2, routed)           0.101     1.760    u_bcd2bin/bcd2bin[3]
    SLICE_X2Y104         LUT4 (Prop_lut4_I3_O)        0.045     1.805 r  u_bcd2bin/bin_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    u_bcd2bin_n_3
    SLICE_X2Y104         FDRE                                         r  bin_i_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  bin_i_reg_reg[3]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.651    bin_i_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fibo_i_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.834%)  route 0.118ns (36.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  fibo_i_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  fibo_i_reg_reg[11]/Q
                         net (fo=1, routed)           0.118     1.799    u_bin2bcd/Q[11]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  u_bin2bcd/p2s_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.844    u_bin2bcd/p2s_reg[11]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  u_bin2bcd/p2s_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    u_bin2bcd/CLK
    SLICE_X2Y105         FDRE                                         r  u_bin2bcd/p2s_reg_reg[11]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.676    u_bin2bcd/p2s_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fibo_i_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bin2bcd/p2s_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  fibo_i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fibo_i_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     1.754    u_bin2bcd/Q[3]
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  u_bin2bcd/p2s_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    u_bin2bcd/p2s_reg[3]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  u_bin2bcd/p2s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.867     2.033    u_bin2bcd/CLK
    SLICE_X4Y103         FDRE                                         r  u_bin2bcd/p2s_reg_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091     1.620    u_bin2bcd/p2s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bcd_i_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bcd2bin/bcd0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  bcd_i_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  bcd_i_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     1.765    u_bcd2bin/bcd1_reg_reg[3]_0[0]
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  u_bcd2bin/bcd0_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    u_bcd2bin/bcd0_next[0]
    SLICE_X3Y101         FDRE                                         r  u_bcd2bin/bcd0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_bcd2bin/CLK
    SLICE_X3Y101         FDRE                                         r  u_bcd2bin/bcd0_reg_reg[0]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.091     1.622    u_bcd2bin/bcd0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    FSM_sequential_op_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    FSM_sequential_op_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    FSM_sequential_op_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    bcd_i_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    bcd_i_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    bcd_i_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    bcd_i_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     bcd_i_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     bcd_i_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    FSM_sequential_op_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    FSM_sequential_op_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    FSM_sequential_op_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106    FSM_sequential_op_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    FSM_sequential_op_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    bcd_i_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 4.471ns (48.655%)  route 4.719ns (51.345%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.237     1.799    u_hex_sseg_disp/hex[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.152     1.951 r  u_hex_sseg_disp/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.482     5.433    sseg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757     9.190 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.190    sseg[1]
    R10                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 4.263ns (47.359%)  route 4.738ns (52.641%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.237     1.799    u_hex_sseg_disp/hex[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.124     1.923 r  u_hex_sseg_disp/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.502     5.424    sseg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.001 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.001    sseg[0]
    T10                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.483ns (50.811%)  route 4.340ns (49.189%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.236     1.798    u_hex_sseg_disp/hex[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.152     1.950 r  u_hex_sseg_disp/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.104     5.054    sseg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.822 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.822    sseg[5]
    T11                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 4.080ns (49.274%)  route 4.200ns (50.726%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[6]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/an_reg[6]/Q
                         net (fo=1, routed)           4.200     4.762    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.279 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.279    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 4.220ns (52.998%)  route 3.742ns (47.002%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.236     1.798    u_hex_sseg_disp/hex[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.922 r  u_hex_sseg_disp/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.506     4.428    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.962 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.962    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 4.469ns (57.275%)  route 3.334ns (42.725%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.225     1.787    u_hex_sseg_disp/hex[2]
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.154     1.941 r  u_hex_sseg_disp/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.109     4.050    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     7.803 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.803    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 4.205ns (54.132%)  route 3.563ns (45.868%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[2]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/an_reg[2]/Q
                         net (fo=1, routed)           3.563     4.194    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.769 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.769    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.720ns  (logic 4.184ns (54.203%)  route 3.535ns (45.797%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[7]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.631     0.631 r  u_hex_sseg_disp/an_reg[7]/Q
                         net (fo=1, routed)           3.535     4.166    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.720 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.720    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 4.223ns (56.847%)  route 3.206ns (43.153%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[3]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[3]/Q
                         net (fo=7, routed)           1.189     1.751    u_hex_sseg_disp/hex[3]
    SLICE_X1Y100         LUT4 (Prop_lut4_I0_O)        0.124     1.875 r  u_hex_sseg_disp/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.017     3.892    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.429 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.429    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.179ns (59.079%)  route 2.895ns (40.921%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[2]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  u_hex_sseg_disp/hex_reg[2]/Q
                         net (fo=7, routed)           1.225     1.787    u_hex_sseg_disp/hex[2]
    SLICE_X1Y101         LUT4 (Prop_lut4_I3_O)        0.124     1.911 r  u_hex_sseg_disp/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.581    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.074 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.074    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.417ns (78.878%)  route 0.380ns (21.122%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[0]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  u_hex_sseg_disp/an_reg[0]/Q
                         net (fo=1, routed)           0.380     0.561    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.797 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.797    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.399ns (76.877%)  route 0.421ns (23.123%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[1]/Q
                         net (fo=1, routed)           0.421     0.584    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.820 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.820    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.416ns (77.277%)  route 0.416ns (22.723%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[3]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[3]/Q
                         net (fo=1, routed)           0.416     0.579    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.832 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.832    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.402ns (69.270%)  route 0.622ns (30.730%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.297     0.460    u_hex_sseg_disp/hex[1]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.045     0.505 r  u_hex_sseg_disp/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.830    sseg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.024 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.024    sseg[2]
    K16                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.432ns (68.424%)  route 0.661ns (31.576%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[4]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  u_hex_sseg_disp/an_reg[4]/Q
                         net (fo=1, routed)           0.661     0.842    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.092 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.092    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.446ns (65.247%)  route 0.770ns (34.753%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.285     0.448    u_hex_sseg_disp/hex[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.493 r  u_hex_sseg_disp/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.485     0.978    sseg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.216 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.216    sseg[6]
    L18                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.415ns (61.638%)  route 0.881ns (38.362%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[5]/G
    SLICE_X0Y107         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/an_reg[5]/Q
                         net (fo=1, routed)           0.881     1.044    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.296 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.296    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.530ns (64.983%)  route 0.824ns (35.017%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.297     0.460    u_hex_sseg_disp/hex[1]
    SLICE_X1Y101         LUT4 (Prop_lut4_I3_O)        0.051     0.511 r  u_hex_sseg_disp/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.528     1.038    sseg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.316     2.354 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.354    sseg[3]
    K13                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/hex_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.442ns (57.178%)  route 1.080ns (42.822%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         LDCE                         0.000     0.000 r  u_hex_sseg_disp/hex_reg[1]/G
    SLICE_X0Y108         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 f  u_hex_sseg_disp/hex_reg[1]/Q
                         net (fo=7, routed)           0.368     0.531    u_hex_sseg_disp/hex[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.045     0.576 r  u_hex_sseg_disp/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     1.288    sseg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.523 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.523    sseg[4]
    P15                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/an_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.435ns (55.937%)  route 1.130ns (44.063%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         LDCE                         0.000     0.000 r  u_hex_sseg_disp/an_reg[7]/G
    SLICE_X2Y106         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  u_hex_sseg_disp/an_reg[7]/Q
                         net (fo=1, routed)           1.130     1.311    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.565 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.565    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.345ns  (logic 0.704ns (21.045%)  route 2.641ns (78.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          1.195     6.961    u_bin2bcd/p_0_in[0]
    SLICE_X2Y108         LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  u_bin2bcd/hex_reg[1]_i_2/O
                         net (fo=1, routed)           0.807     7.892    u_bin2bcd/hex_reg[1]_i_2_n_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.124     8.016 r  u_bin2bcd/hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.639     8.656    u_hex_sseg_disp/D[1]
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.222ns  (logic 0.732ns (22.722%)  route 2.490ns (77.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  u_bin2bcd/bcd0_reg_reg[3]/Q
                         net (fo=5, routed)           1.004     6.769    u_bin2bcd/bcd0[3]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.124     6.893 r  u_bin2bcd/hex_reg[3]_i_3/O
                         net (fo=1, routed)           0.821     7.715    u_bin2bcd/hex_reg[3]_i_3_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.152     7.867 r  u_bin2bcd/hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.664     8.531    u_hex_sseg_disp/D[3]
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 0.865ns (27.088%)  route 2.328ns (72.912%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.707     5.309    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  u_bin2bcd/bcd1_reg_reg[0]/Q
                         net (fo=5, routed)           1.123     6.851    u_bin2bcd/bcd1[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.296     7.147 r  u_bin2bcd/hex_reg[0]_i_2/O
                         net (fo=1, routed)           0.577     7.725    u_bin2bcd/hex_reg[0]_i_2_n_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.150     7.875 r  u_bin2bcd/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.628     8.503    u_hex_sseg_disp/D[0]
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd3_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.107ns  (logic 0.766ns (24.651%)  route 2.341ns (75.349%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_bin2bcd/CLK
    SLICE_X2Y108         FDRE                                         r  u_bin2bcd/bcd3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  u_bin2bcd/bcd3_reg_reg[2]/Q
                         net (fo=4, routed)           0.901     6.729    u_bin2bcd/bcd3[2]
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  u_bin2bcd/hex_reg[2]_i_2/O
                         net (fo=1, routed)           0.804     7.657    u_bin2bcd/hex_reg[2]_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.124     7.781 r  u_bin2bcd/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.636     8.418    u_hex_sseg_disp/D[2]
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.966ns  (logic 0.580ns (29.508%)  route 1.386ns (70.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          0.831     6.598    u_hex_sseg_disp/counter_reg[17]_0[0]
    SLICE_X0Y108         LUT3 (Prop_lut3_I2_O)        0.124     6.722 r  u_hex_sseg_disp/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.554     7.276    u_hex_sseg_disp/an_reg[1]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.942ns  (logic 0.608ns (31.302%)  route 1.334ns (68.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.857     6.624    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.152     6.776 r  u_hex_sseg_disp/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.477     7.253    u_hex_sseg_disp/an_reg[0]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.919ns  (logic 0.580ns (30.226%)  route 1.339ns (69.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.867     6.634    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.124     6.758 r  u_hex_sseg_disp/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.471     7.229    u_hex_sseg_disp/an_reg[2]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 0.606ns (33.519%)  route 1.202ns (66.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.867     6.634    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.150     6.784 r  u_hex_sseg_disp/an_reg[4]_i_1/O
                         net (fo=1, routed)           0.334     7.118    u_hex_sseg_disp/an_reg[4]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.795ns  (logic 0.580ns (32.314%)  route 1.215ns (67.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=13, routed)          0.830     6.596    u_hex_sseg_disp/counter_reg[17]_0[2]
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.124     6.720 r  u_hex_sseg_disp/an_reg[5]_i_1/O
                         net (fo=1, routed)           0.385     7.105    u_hex_sseg_disp/an_reg[5]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/an_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.777ns  (logic 0.580ns (32.634%)  route 1.197ns (67.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.708     5.310    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.857     6.624    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.124     6.748 r  u_hex_sseg_disp/an_reg[7]_i_1/O
                         net (fo=1, routed)           0.340     7.088    u_hex_sseg_disp/an_reg[7]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.190ns (58.593%)  route 0.134ns (41.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.134     1.792    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.049     1.841 r  u_hex_sseg_disp/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_hex_sseg_disp/an_reg[3]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.885%)  route 0.228ns (55.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.228     1.886    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I2_O)        0.045     1.931 r  u_hex_sseg_disp/an_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u_hex_sseg_disp/an_reg[6]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/an_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.808%)  route 0.333ns (64.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.134     1.792    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  u_hex_sseg_disp/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.199     2.036    u_hex_sseg_disp/an_reg[1]_i_1_n_0
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.186ns (34.686%)  route 0.350ns (65.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_hex_sseg_disp/counter_reg[16]/Q
                         net (fo=13, routed)          0.228     1.886    u_hex_sseg_disp/counter_reg[17]_0[1]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  u_hex_sseg_disp/an_reg[5]_i_1/O
                         net (fo=1, routed)           0.122     2.053    u_hex_sseg_disp/an_reg[5]_i_1_n_0
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/an_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.468%)  route 0.405ns (68.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          0.292     1.950    u_hex_sseg_disp/counter_reg[17]_0[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I2_O)        0.045     1.995 r  u_hex_sseg_disp/an_reg[7]_i_1/O
                         net (fo=1, routed)           0.113     2.108    u_hex_sseg_disp/an_reg[7]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.187ns (31.498%)  route 0.407ns (68.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          0.293     1.951    u_hex_sseg_disp/counter_reg[17]_0[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.046     1.997 r  u_hex_sseg_disp/an_reg[4]_i_1/O
                         net (fo=1, routed)           0.113     2.110    u_hex_sseg_disp/an_reg[4]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.775%)  route 0.439ns (70.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          0.293     1.951    u_hex_sseg_disp/counter_reg[17]_0[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.045     1.996 r  u_hex_sseg_disp/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.145     2.141    u_hex_sseg_disp/an_reg[2]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.188ns (28.918%)  route 0.462ns (71.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y107         FDRE                                         r  u_hex_sseg_disp/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_hex_sseg_disp/counter_reg[15]/Q
                         net (fo=13, routed)          0.292     1.950    u_hex_sseg_disp/counter_reg[17]_0[0]
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.047     1.997 r  u_hex_sseg_disp/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.170     2.167    u_hex_sseg_disp/an_reg[0]_i_1_n_0
    SLICE_X2Y106         LDCE                                         r  u_hex_sseg_disp/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bin2bcd/bcd3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.272ns (34.234%)  route 0.523ns (65.766%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_bin2bcd/CLK
    SLICE_X3Y108         FDRE                                         r  u_bin2bcd/bcd3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  u_bin2bcd/bcd3_reg_reg[0]/Q
                         net (fo=4, routed)           0.101     1.746    u_bin2bcd/bcd3[0]
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.098     1.844 r  u_bin2bcd/hex_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     2.034    u_bin2bcd/hex_reg[0]_i_2_n_0
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.046     2.080 r  u_bin2bcd/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.231     2.311    u_hex_sseg_disp/D[0]
    SLICE_X0Y108         LDCE                                         r  u_hex_sseg_disp/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_hex_sseg_disp/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_hex_sseg_disp/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.186ns (23.157%)  route 0.617ns (76.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.597     1.516    u_hex_sseg_disp/CLK
    SLICE_X1Y108         FDRE                                         r  u_hex_sseg_disp/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  u_hex_sseg_disp/counter_reg[17]/Q
                         net (fo=13, routed)          0.307     1.964    u_bin2bcd/p_0_in[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.009 r  u_bin2bcd/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.310     2.320    u_hex_sseg_disp/D[2]
    SLICE_X0Y107         LDCE                                         r  u_hex_sseg_disp/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           191 Endpoints
Min Delay           191 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd0_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd0_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd0_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd0_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd1_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd1_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd1_reg_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.631ns (22.850%)  route 5.507ns (77.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.999     7.138    u_bin2bcd/SR[0]
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.587     5.009    u_bin2bcd/CLK
    SLICE_X3Y109         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.847ns  (logic 1.631ns (23.820%)  route 5.216ns (76.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.709     6.847    u_bin2bcd/SR[0]
    SLICE_X3Y108         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.588     5.010    u_bin2bcd/CLK
    SLICE_X3Y108         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_bin2bcd/bcd2_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.847ns  (logic 1.631ns (23.820%)  route 5.216ns (76.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.508     4.015    u_fibonacci/rst_n_IBUF
    SLICE_X0Y108         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  u_fibonacci/FSM_sequential_db_state[1]_i_1/O
                         net (fo=160, routed)         2.709     6.847    u_bin2bcd/SR[0]
    SLICE_X3Y108         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.588     5.010    u_bin2bcd/CLK
    SLICE_X3Y108         FDRE                                         r  u_bin2bcd/bcd2_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bcd_i_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.290ns (38.256%)  route 0.469ns (61.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.469     0.714    u_debounce/sw_IBUF[0]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.759 r  u_debounce/bcd_i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.759    bcd_i_next1_in[0]
    SLICE_X2Y101         FDRE                                         r  bcd_i_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  bcd_i_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            bcd_i_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.293ns (35.224%)  route 0.540ns (64.776%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.540     0.787    u_debounce/sw_IBUF[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.046     0.833 r  u_debounce/bcd_i_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bcd_i_next1_in[1]
    SLICE_X2Y101         FDRE                                         r  bcd_i_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  bcd_i_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            bcd_i_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.318ns (35.894%)  route 0.569ns (64.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.569     0.844    u_debounce/sw_IBUF[7]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.043     0.887 r  u_debounce/bcd_i_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.887    bcd_i_next1_in[7]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            bcd_i_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.298ns (32.894%)  route 0.608ns (67.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.608     0.861    u_debounce/sw_IBUF[2]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     0.906 r  u_debounce/bcd_i_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.906    bcd_i_next1_in[2]
    SLICE_X3Y100         FDRE                                         r  bcd_i_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  bcd_i_reg_reg[2]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            u_debounce/FSM_sequential_db_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.289ns (31.540%)  route 0.628ns (68.460%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  start_btn_IBUF_inst/O
                         net (fo=2, routed)           0.628     0.873    u_debounce/start_btn_IBUF
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.045     0.918 r  u_debounce/FSM_sequential_db_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.918    u_debounce/db_next__0[0]
    SLICE_X1Y101         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/FSM_sequential_db_state_reg[0]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            u_debounce/db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.292ns (31.763%)  route 0.628ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_btn_IBUF_inst/O
                         net (fo=2, routed)           0.628     0.873    u_debounce/start_btn_IBUF
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.048     0.921 r  u_debounce/db_i_1/O
                         net (fo=1, routed)           0.000     0.921    u_debounce/db_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    u_debounce/CLK
    SLICE_X1Y101         FDRE                                         r  u_debounce/db_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            bcd_i_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.309ns (30.510%)  route 0.704ns (69.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.704     0.969    u_debounce/sw_IBUF[5]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.044     1.013 r  u_debounce/bcd_i_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.013    bcd_i_next1_in[5]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            bcd_i_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.305ns (28.381%)  route 0.770ns (71.619%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.770     1.031    u_debounce/sw_IBUF[4]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  u_debounce/bcd_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.076    bcd_i_next1_in[4]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bcd_i_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.290ns (24.535%)  route 0.892ns (75.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.892     1.137    u_debounce/sw_IBUF[3]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  u_debounce/bcd_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.182    bcd_i_next1_in[3]
    SLICE_X3Y100         FDRE                                         r  bcd_i_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  bcd_i_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            bcd_i_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.307ns (24.621%)  route 0.939ns (75.379%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.939     1.201    u_debounce/sw_IBUF[6]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.246 r  u_debounce/bcd_i_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.246    bcd_i_next1_in[6]
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  bcd_i_reg_reg[6]/C





