{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531559682372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531559682384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 17:14:42 2018 " "Processing started: Sat Jul 14 17:14:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531559682384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559682384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559682384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531559683185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531559683185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.v" "" { Text "C:/Users/86769/Desktop/CLOCK/TEST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559695990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559695990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp4.v 2 2 " "Found 2 design units, including 2 entities, in source file dp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP4_P " "Found entity 1: DP4_P" {  } { { "DP4.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559695997 ""} { "Info" "ISGN_ENTITY_NAME" "2 DP4_N " "Found entity 2: DP4_N" {  } { { "DP4.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559695997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559695997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp2.v 2 2 " "Found 2 design units, including 2 entities, in source file dp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP2_P " "Found entity 1: DP2_P" {  } { { "DP2.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696003 ""} { "Info" "ISGN_ENTITY_NAME" "2 DP2_N " "Found entity 2: DP2_N" {  } { { "DP2.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP2.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp1.v 2 2 " "Found 2 design units, including 2 entities, in source file dp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP1_P " "Found entity 1: DP1_P" {  } { { "DP1.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696009 ""} { "Info" "ISGN_ENTITY_NAME" "2 DP1_N " "Found entity 2: DP1_N" {  } { { "DP1.v" "" { Text "C:/Users/86769/Desktop/CLOCK/DP1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "C:/Users/86769/Desktop/CLOCK/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDE " "Found entity 1: CLOCK_DIVIDE" {  } { { "CLOCK_DIVIDE.v" "" { Text "C:/Users/86769/Desktop/CLOCK/CLOCK_DIVIDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "an4.v 2 2 " "Found 2 design units, including 2 entities, in source file an4.v" { { "Info" "ISGN_ENTITY_NAME" "1 AN4_P " "Found entity 1: AN4_P" {  } { { "AN4.v" "" { Text "C:/Users/86769/Desktop/CLOCK/AN4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696028 ""} { "Info" "ISGN_ENTITY_NAME" "2 AN4_N " "Found entity 2: AN4_N" {  } { { "AN4.v" "" { Text "C:/Users/86769/Desktop/CLOCK/AN4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "an2.v 1 1 " "Found 1 design units, including 1 entities, in source file an2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AN2 " "Found entity 1: AN2" {  } { { "AN2.v" "" { Text "C:/Users/86769/Desktop/CLOCK/AN2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.v" "" { Text "C:/Users/86769/Desktop/CLOCK/CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531559696037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559696037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK " "Elaborating entity \"CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531559696092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDE CLOCK_DIVIDE:base1 " "Elaborating entity \"CLOCK_DIVIDE\" for hierarchy \"CLOCK_DIVIDE:base1\"" {  } { { "clock.v" "base1" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER CLOCK_DIVIDE:base1\|COUNTER:base_p " "Elaborating entity \"COUNTER\" for hierarchy \"CLOCK_DIVIDE:base1\|COUNTER:base_p\"" {  } { { "clock_divide.v" "base_p" { Text "C:/Users/86769/Desktop/CLOCK/clock_divide.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (17)" {  } { { "counter.v" "" { Text "C:/Users/86769/Desktop/CLOCK/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531559696098 "|CLOCK|CLOCK_DIVIDE:base1|COUNTER:base_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDE CLOCK_DIVIDE:base2 " "Elaborating entity \"CLOCK_DIVIDE\" for hierarchy \"CLOCK_DIVIDE:base2\"" {  } { { "clock.v" "base2" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER CLOCK_DIVIDE:base2\|COUNTER:base_p " "Elaborating entity \"COUNTER\" for hierarchy \"CLOCK_DIVIDE:base2\|COUNTER:base_p\"" {  } { { "clock_divide.v" "base_p" { Text "C:/Users/86769/Desktop/CLOCK/clock_divide.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (11)" {  } { { "counter.v" "" { Text "C:/Users/86769/Desktop/CLOCK/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531559696102 "|CLOCK|CLOCK_DIVIDE:base2|COUNTER:base_p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:MSL " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:MSL\"" {  } { { "clock.v" "MSL" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/86769/Desktop/CLOCK/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531559696104 "|CLOCK|COUNTER:MSL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:SH " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:SH\"" {  } { { "clock.v" "SH" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/86769/Desktop/CLOCK/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531559696106 "|CLOCK|COUNTER:SH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP1_N DP1_N:dp3 " "Elaborating entity \"DP1_N\" for hierarchy \"DP1_N:dp3\"" {  } { { "clock.v" "dp3" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP4_P DP4_P:dp1 " "Elaborating entity \"DP4_P\" for hierarchy \"DP4_P:dp1\"" {  } { { "clock.v" "dp1" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP1_P DP4_P:dp1\|DP1_P:dp1 " "Elaborating entity \"DP1_P\" for hierarchy \"DP4_P:dp1\|DP1_P:dp1\"" {  } { { "DP4.v" "dp1" { Text "C:/Users/86769/Desktop/CLOCK/DP4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AN4_P DP4_P:dp1\|AN4_P:an4 " "Elaborating entity \"AN4_P\" for hierarchy \"DP4_P:dp1\|AN4_P:an4\"" {  } { { "DP4.v" "an4" { Text "C:/Users/86769/Desktop/CLOCK/DP4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559696113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531559696626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig3 GND " "Pin \"dig3\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531559696683 "|CLOCK|dig3"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig2 GND " "Pin \"dig2\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/Users/86769/Desktop/CLOCK/clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531559696683 "|CLOCK|dig2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531559696683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531559696771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531559697132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531559697132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531559697463 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531559697463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531559697463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531559697463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531559697499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 17:14:57 2018 " "Processing ended: Sat Jul 14 17:14:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531559697499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531559697499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531559697499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531559697499 ""}
