#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C_I2C_FF */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR */
ISR__REMOVED EQU 1

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

/* UART_RX_IT */
UART_RX_IT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RX_IT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RX_IT__INTC_MASK EQU 0x01
UART_RX_IT__INTC_NUMBER EQU 0
UART_RX_IT__INTC_PRIOR_NUM EQU 7
UART_RX_IT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RX_IT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RX_IT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Button */
Button__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Button__0__MASK EQU 0x80
Button__0__PC EQU CYREG_PRT0_PC7
Button__0__PORT EQU 0
Button__0__SHIFT EQU 7
Button__AG EQU CYREG_PRT0_AG
Button__AMUX EQU CYREG_PRT0_AMUX
Button__BIE EQU CYREG_PRT0_BIE
Button__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button__BYP EQU CYREG_PRT0_BYP
Button__CTL EQU CYREG_PRT0_CTL
Button__DM0 EQU CYREG_PRT0_DM0
Button__DM1 EQU CYREG_PRT0_DM1
Button__DM2 EQU CYREG_PRT0_DM2
Button__DR EQU CYREG_PRT0_DR
Button__INP_DIS EQU CYREG_PRT0_INP_DIS
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT0_LCD_EN
Button__MASK EQU 0x80
Button__PORT EQU 0
Button__PRT EQU CYREG_PRT0_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 7
Button__SLW EQU CYREG_PRT0_SLW

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

/* i2c_scl */
i2c_scl__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
i2c_scl__0__MASK EQU 0x40
i2c_scl__0__PC EQU CYREG_PRT1_PC6
i2c_scl__0__PORT EQU 1
i2c_scl__0__SHIFT EQU 6
i2c_scl__AG EQU CYREG_PRT1_AG
i2c_scl__AMUX EQU CYREG_PRT1_AMUX
i2c_scl__BIE EQU CYREG_PRT1_BIE
i2c_scl__BIT_MASK EQU CYREG_PRT1_BIT_MASK
i2c_scl__BYP EQU CYREG_PRT1_BYP
i2c_scl__CTL EQU CYREG_PRT1_CTL
i2c_scl__DM0 EQU CYREG_PRT1_DM0
i2c_scl__DM1 EQU CYREG_PRT1_DM1
i2c_scl__DM2 EQU CYREG_PRT1_DM2
i2c_scl__DR EQU CYREG_PRT1_DR
i2c_scl__INP_DIS EQU CYREG_PRT1_INP_DIS
i2c_scl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
i2c_scl__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
i2c_scl__LCD_EN EQU CYREG_PRT1_LCD_EN
i2c_scl__MASK EQU 0x40
i2c_scl__PORT EQU 1
i2c_scl__PRT EQU CYREG_PRT1_PRT
i2c_scl__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
i2c_scl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
i2c_scl__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
i2c_scl__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
i2c_scl__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
i2c_scl__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
i2c_scl__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
i2c_scl__PS EQU CYREG_PRT1_PS
i2c_scl__SHIFT EQU 6
i2c_scl__SLW EQU CYREG_PRT1_SLW

/* i2c_sda */
i2c_sda__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
i2c_sda__0__MASK EQU 0x80
i2c_sda__0__PC EQU CYREG_PRT1_PC7
i2c_sda__0__PORT EQU 1
i2c_sda__0__SHIFT EQU 7
i2c_sda__AG EQU CYREG_PRT1_AG
i2c_sda__AMUX EQU CYREG_PRT1_AMUX
i2c_sda__BIE EQU CYREG_PRT1_BIE
i2c_sda__BIT_MASK EQU CYREG_PRT1_BIT_MASK
i2c_sda__BYP EQU CYREG_PRT1_BYP
i2c_sda__CTL EQU CYREG_PRT1_CTL
i2c_sda__DM0 EQU CYREG_PRT1_DM0
i2c_sda__DM1 EQU CYREG_PRT1_DM1
i2c_sda__DM2 EQU CYREG_PRT1_DM2
i2c_sda__DR EQU CYREG_PRT1_DR
i2c_sda__INP_DIS EQU CYREG_PRT1_INP_DIS
i2c_sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
i2c_sda__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
i2c_sda__LCD_EN EQU CYREG_PRT1_LCD_EN
i2c_sda__MASK EQU 0x80
i2c_sda__PORT EQU 1
i2c_sda__PRT EQU CYREG_PRT1_PRT
i2c_sda__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
i2c_sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
i2c_sda__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
i2c_sda__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
i2c_sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
i2c_sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
i2c_sda__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
i2c_sda__PS EQU CYREG_PRT1_PS
i2c_sda__SHIFT EQU 7
i2c_sda__SLW EQU CYREG_PRT1_SLW

/* via8bits_Ctrl */
via8bits_Ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_Ctrl_Sync_ctrl_reg__0__POS EQU 0
via8bits_Ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_Ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
via8bits_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
via8bits_Ctrl_Sync_ctrl_reg__2__MASK EQU 0x04
via8bits_Ctrl_Sync_ctrl_reg__2__POS EQU 2
via8bits_Ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_Ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
via8bits_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
via8bits_Ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
via8bits_Ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
via8bits_Ctrl_Sync_ctrl_reg__MASK EQU 0x0F
via8bits_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
via8bits_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
via8bits_Ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* via8bits_gnome_clk */
via8bits_gnome_clk_Sync_ctrl_reg__REMOVED EQU 1

/* via8bits_gnome_res */
via8bits_gnome_res_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_gnome_res_Sync_ctrl_reg__0__POS EQU 0
via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
via8bits_gnome_res_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
via8bits_gnome_res_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
via8bits_gnome_res_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
via8bits_gnome_res_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
via8bits_gnome_res_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
via8bits_gnome_res_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
via8bits_gnome_res_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
via8bits_gnome_res_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
via8bits_gnome_res_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
via8bits_gnome_res_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
via8bits_gnome_res_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
via8bits_gnome_res_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
via8bits_gnome_res_Sync_ctrl_reg__MASK EQU 0x01
via8bits_gnome_res_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
via8bits_gnome_res_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
via8bits_gnome_res_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* via8bits_P0_ctrl */
via8bits_P0_ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_P0_ctrl_Sync_ctrl_reg__0__POS EQU 0
via8bits_P0_ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_P0_ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
via8bits_P0_ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
via8bits_P0_ctrl_Sync_ctrl_reg__2__MASK EQU 0x04
via8bits_P0_ctrl_Sync_ctrl_reg__2__POS EQU 2
via8bits_P0_ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_P0_ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_P0_ctrl_Sync_ctrl_reg__4__MASK EQU 0x10
via8bits_P0_ctrl_Sync_ctrl_reg__4__POS EQU 4
via8bits_P0_ctrl_Sync_ctrl_reg__5__MASK EQU 0x20
via8bits_P0_ctrl_Sync_ctrl_reg__5__POS EQU 5
via8bits_P0_ctrl_Sync_ctrl_reg__6__MASK EQU 0x40
via8bits_P0_ctrl_Sync_ctrl_reg__6__POS EQU 6
via8bits_P0_ctrl_Sync_ctrl_reg__7__MASK EQU 0x80
via8bits_P0_ctrl_Sync_ctrl_reg__7__POS EQU 7
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
via8bits_P0_ctrl_Sync_ctrl_reg__MASK EQU 0xFF
via8bits_P0_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
via8bits_P0_ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* via8bits_P0_stat */
via8bits_P0_stat_sts_sts_reg__0__MASK EQU 0x01
via8bits_P0_stat_sts_sts_reg__0__POS EQU 0
via8bits_P0_stat_sts_sts_reg__1__MASK EQU 0x02
via8bits_P0_stat_sts_sts_reg__1__POS EQU 1
via8bits_P0_stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
via8bits_P0_stat_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
via8bits_P0_stat_sts_sts_reg__2__MASK EQU 0x04
via8bits_P0_stat_sts_sts_reg__2__POS EQU 2
via8bits_P0_stat_sts_sts_reg__3__MASK EQU 0x08
via8bits_P0_stat_sts_sts_reg__3__POS EQU 3
via8bits_P0_stat_sts_sts_reg__4__MASK EQU 0x10
via8bits_P0_stat_sts_sts_reg__4__POS EQU 4
via8bits_P0_stat_sts_sts_reg__5__MASK EQU 0x20
via8bits_P0_stat_sts_sts_reg__5__POS EQU 5
via8bits_P0_stat_sts_sts_reg__6__MASK EQU 0x40
via8bits_P0_stat_sts_sts_reg__6__POS EQU 6
via8bits_P0_stat_sts_sts_reg__7__MASK EQU 0x80
via8bits_P0_stat_sts_sts_reg__7__POS EQU 7
via8bits_P0_stat_sts_sts_reg__MASK EQU 0xFF
via8bits_P0_stat_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
via8bits_P0_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
via8bits_P0_stat_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
via8bits_P0_stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
via8bits_P0_stat_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
via8bits_P0_stat_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
via8bits_P0_stat_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* via8bits_P1_ctrl */
via8bits_P1_ctrl_Sync_ctrl_reg__0__MASK EQU 0x01
via8bits_P1_ctrl_Sync_ctrl_reg__0__POS EQU 0
via8bits_P1_ctrl_Sync_ctrl_reg__1__MASK EQU 0x02
via8bits_P1_ctrl_Sync_ctrl_reg__1__POS EQU 1
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
via8bits_P1_ctrl_Sync_ctrl_reg__2__MASK EQU 0x04
via8bits_P1_ctrl_Sync_ctrl_reg__2__POS EQU 2
via8bits_P1_ctrl_Sync_ctrl_reg__3__MASK EQU 0x08
via8bits_P1_ctrl_Sync_ctrl_reg__3__POS EQU 3
via8bits_P1_ctrl_Sync_ctrl_reg__4__MASK EQU 0x10
via8bits_P1_ctrl_Sync_ctrl_reg__4__POS EQU 4
via8bits_P1_ctrl_Sync_ctrl_reg__5__MASK EQU 0x20
via8bits_P1_ctrl_Sync_ctrl_reg__5__POS EQU 5
via8bits_P1_ctrl_Sync_ctrl_reg__6__MASK EQU 0x40
via8bits_P1_ctrl_Sync_ctrl_reg__6__POS EQU 6
via8bits_P1_ctrl_Sync_ctrl_reg__7__MASK EQU 0x80
via8bits_P1_ctrl_Sync_ctrl_reg__7__POS EQU 7
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
via8bits_P1_ctrl_Sync_ctrl_reg__MASK EQU 0xFF
via8bits_P1_ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
via8bits_P1_ctrl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* via8bits_P1_stat */
via8bits_P1_stat_sts_sts_reg__0__MASK EQU 0x01
via8bits_P1_stat_sts_sts_reg__0__POS EQU 0
via8bits_P1_stat_sts_sts_reg__1__MASK EQU 0x02
via8bits_P1_stat_sts_sts_reg__1__POS EQU 1
via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
via8bits_P1_stat_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
via8bits_P1_stat_sts_sts_reg__2__MASK EQU 0x04
via8bits_P1_stat_sts_sts_reg__2__POS EQU 2
via8bits_P1_stat_sts_sts_reg__3__MASK EQU 0x08
via8bits_P1_stat_sts_sts_reg__3__POS EQU 3
via8bits_P1_stat_sts_sts_reg__4__MASK EQU 0x10
via8bits_P1_stat_sts_sts_reg__4__POS EQU 4
via8bits_P1_stat_sts_sts_reg__5__MASK EQU 0x20
via8bits_P1_stat_sts_sts_reg__5__POS EQU 5
via8bits_P1_stat_sts_sts_reg__6__MASK EQU 0x40
via8bits_P1_stat_sts_sts_reg__6__POS EQU 6
via8bits_P1_stat_sts_sts_reg__7__MASK EQU 0x80
via8bits_P1_stat_sts_sts_reg__7__POS EQU 7
via8bits_P1_stat_sts_sts_reg__MASK EQU 0xFF
via8bits_P1_stat_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
via8bits_P1_stat_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
via8bits_P1_stat_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
via8bits_P1_stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
via8bits_P1_stat_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
via8bits_P1_stat_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
via8bits_P1_stat_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* via8bits_Stat */
via8bits_Stat_sts_sts_reg__0__MASK EQU 0x01
via8bits_Stat_sts_sts_reg__0__POS EQU 0
via8bits_Stat_sts_sts_reg__1__MASK EQU 0x02
via8bits_Stat_sts_sts_reg__1__POS EQU 1
via8bits_Stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
via8bits_Stat_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
via8bits_Stat_sts_sts_reg__2__MASK EQU 0x04
via8bits_Stat_sts_sts_reg__2__POS EQU 2
via8bits_Stat_sts_sts_reg__3__MASK EQU 0x08
via8bits_Stat_sts_sts_reg__3__POS EQU 3
via8bits_Stat_sts_sts_reg__MASK EQU 0x0F
via8bits_Stat_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
via8bits_Stat_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
via8bits_Stat_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* LCD_gnome_A_reg */
LCD_gnome_A_reg_sts_sts_reg__0__MASK EQU 0x01
LCD_gnome_A_reg_sts_sts_reg__0__POS EQU 0
LCD_gnome_A_reg_sts_sts_reg__1__MASK EQU 0x02
LCD_gnome_A_reg_sts_sts_reg__1__POS EQU 1
LCD_gnome_A_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LCD_gnome_A_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
LCD_gnome_A_reg_sts_sts_reg__2__MASK EQU 0x04
LCD_gnome_A_reg_sts_sts_reg__2__POS EQU 2
LCD_gnome_A_reg_sts_sts_reg__3__MASK EQU 0x08
LCD_gnome_A_reg_sts_sts_reg__3__POS EQU 3
LCD_gnome_A_reg_sts_sts_reg__4__MASK EQU 0x10
LCD_gnome_A_reg_sts_sts_reg__4__POS EQU 4
LCD_gnome_A_reg_sts_sts_reg__5__MASK EQU 0x20
LCD_gnome_A_reg_sts_sts_reg__5__POS EQU 5
LCD_gnome_A_reg_sts_sts_reg__6__MASK EQU 0x40
LCD_gnome_A_reg_sts_sts_reg__6__POS EQU 6
LCD_gnome_A_reg_sts_sts_reg__7__MASK EQU 0x80
LCD_gnome_A_reg_sts_sts_reg__7__POS EQU 7
LCD_gnome_A_reg_sts_sts_reg__MASK EQU 0xFF
LCD_gnome_A_reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB00_MSK
LCD_gnome_A_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LCD_gnome_A_reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* LCD_gnome_B_reg */
LCD_gnome_B_reg_sts_sts_reg__0__MASK EQU 0x01
LCD_gnome_B_reg_sts_sts_reg__0__POS EQU 0
LCD_gnome_B_reg_sts_sts_reg__1__MASK EQU 0x02
LCD_gnome_B_reg_sts_sts_reg__1__POS EQU 1
LCD_gnome_B_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD_gnome_B_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LCD_gnome_B_reg_sts_sts_reg__2__MASK EQU 0x04
LCD_gnome_B_reg_sts_sts_reg__2__POS EQU 2
LCD_gnome_B_reg_sts_sts_reg__3__MASK EQU 0x08
LCD_gnome_B_reg_sts_sts_reg__3__POS EQU 3
LCD_gnome_B_reg_sts_sts_reg__4__MASK EQU 0x10
LCD_gnome_B_reg_sts_sts_reg__4__POS EQU 4
LCD_gnome_B_reg_sts_sts_reg__5__MASK EQU 0x20
LCD_gnome_B_reg_sts_sts_reg__5__POS EQU 5
LCD_gnome_B_reg_sts_sts_reg__6__MASK EQU 0x40
LCD_gnome_B_reg_sts_sts_reg__6__POS EQU 6
LCD_gnome_B_reg_sts_sts_reg__7__MASK EQU 0x80
LCD_gnome_B_reg_sts_sts_reg__7__POS EQU 7
LCD_gnome_B_reg_sts_sts_reg__MASK EQU 0xFF
LCD_gnome_B_reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
LCD_gnome_B_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD_gnome_B_reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
