--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80192 paths analyzed, 2089 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.236ns.
--------------------------------------------------------------------------------
Slack:                  8.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.074ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.074ns (3.167ns logic, 7.907ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  8.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_15 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.915ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_15 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_15
    SLICE_X3Y47.D2       net (fanout=2)        1.161   left_cond/M_ctr_q[15]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.915ns (3.167ns logic, 7.748ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  8.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.848ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.848ns (3.174ns logic, 7.674ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  9.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_18 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.694ns (Levels of Logic = 10)
  Clock Path Skew:      -0.126ns (0.603 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_18 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.476   left_cond/M_ctr_q[19]
                                                       left_cond/M_ctr_q_18
    SLICE_X3Y47.D1       net (fanout=2)        0.940   left_cond/M_ctr_q[18]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (3.167ns logic, 7.527ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  9.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_15 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.689ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_15 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_15
    SLICE_X3Y47.D2       net (fanout=2)        1.161   left_cond/M_ctr_q[15]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.689ns (3.174ns logic, 7.515ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  9.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.683ns (Levels of Logic = 10)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X13Y32.AX      net (fanout=2)        0.269   cpu16/M_alu16_result[0]
    SLICE_X13Y32.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.683ns (3.167ns logic, 7.516ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  9.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_11 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.644ns (Levels of Logic = 10)
  Clock Path Skew:      -0.128ns (0.603 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_11 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.DQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_11
    SLICE_X3Y47.B1       net (fanout=2)        0.746   left_cond/M_ctr_q[11]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.644ns (3.167ns logic, 7.477ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  9.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_5 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.651ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.603 - 0.669)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_5 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.BQ       Tcko                  0.476   left_cond/M_ctr_q[7]
                                                       left_cond/M_ctr_q_5
    SLICE_X3Y47.C1       net (fanout=2)        0.714   left_cond/M_ctr_q[5]
    SLICE_X3Y47.C        Tilo                  0.259   out1_3
                                                       left_cond/out1
    SLICE_X3Y47.A2       net (fanout=2)        0.549   out_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.651ns (3.167ns logic, 7.484ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  9.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.691 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y40.B2       net (fanout=39)       2.582   M_state_q_FSM_FFd2
    SLICE_X6Y40.B        Tilo                  0.235   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out1021
    SLICE_X6Y40.D1       net (fanout=4)        0.557   cpu16/Mmux_out102
    SLICE_X6Y40.CMUX     Topdc                 0.402   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_F
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (2.932ns logic, 7.766ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_16 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.554ns (Levels of Logic = 10)
  Clock Path Skew:      -0.126ns (0.603 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_16 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.AQ       Tcko                  0.476   left_cond/M_ctr_q[19]
                                                       left_cond/M_ctr_q_16
    SLICE_X3Y47.D3       net (fanout=2)        0.800   left_cond/M_ctr_q[16]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (3.167ns logic, 7.387ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  9.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.545ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y34.B2      net (fanout=2)        0.945   cpu16/alu16/M_add_sum[10]
    SLICE_X13Y34.B       Tilo                  0.259   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X12Y32.B5      net (fanout=1)        0.426   cpu16/alu16/Mmux_result39
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.545ns (3.133ns logic, 7.412ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  9.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.620ns (Levels of Logic = 9)
  Clock Path Skew:      -0.050ns (0.691 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    SLICE_X14Y34.B4      net (fanout=1)        1.215   M_state_q_FSM_FFd2_2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       Mmux_instruction81
    SLICE_X6Y40.C3       net (fanout=19)       1.940   instruction[16]
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.620ns (2.838ns logic, 7.782ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  9.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_2 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.649ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.298 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_2 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.BQ      Tcko                  0.525   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4_2
    SLICE_X14Y34.B2      net (fanout=1)        1.149   M_state_q_FSM_FFd4_2
    SLICE_X14Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3_2
                                                       Mmux_instruction81
    SLICE_X6Y40.C3       net (fanout=19)       1.940   instruction[16]
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.649ns (2.933ns logic, 7.716ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  9.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_15 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.524ns (Levels of Logic = 10)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_15 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_15
    SLICE_X3Y47.D2       net (fanout=2)        1.161   left_cond/M_ctr_q[15]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X13Y32.AX      net (fanout=2)        0.269   cpu16/M_alu16_result[0]
    SLICE_X13Y32.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.524ns (3.167ns logic, 7.357ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  9.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_q_1 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.623ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_q_1 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.430   M_player_q_2
                                                       M_player_q_1
    SLICE_X11Y34.D1      net (fanout=3)        1.429   M_player_q_1
    SLICE_X11Y34.D       Tilo                  0.259   instruction[15]
                                                       Mmux_instruction71
    SLICE_X6Y40.C2       net (fanout=20)       1.705   instruction[15]
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (2.862ns logic, 7.761ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  9.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_18 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.126ns (0.603 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_18 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.CQ       Tcko                  0.476   left_cond/M_ctr_q[19]
                                                       left_cond/M_ctr_q_18
    SLICE_X3Y47.D1       net (fanout=2)        0.940   left_cond/M_ctr_q[18]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.468ns (3.174ns logic, 7.294ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  9.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_10 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.462ns (Levels of Logic = 10)
  Clock Path Skew:      -0.128ns (0.603 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_10 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.CQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_10
    SLICE_X3Y47.B3       net (fanout=2)        0.564   left_cond/M_ctr_q[10]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.462ns (3.167ns logic, 7.295ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  9.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.457ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X13Y32.AX      net (fanout=2)        0.269   cpu16/M_alu16_result[0]
    SLICE_X13Y32.CLK     Tdick                 0.114   M_cpu16_s2[3]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.457ns (3.174ns logic, 7.283ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  9.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_17 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.453ns (Levels of Logic = 10)
  Clock Path Skew:      -0.126ns (0.603 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_17 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.BQ       Tcko                  0.476   left_cond/M_ctr_q[19]
                                                       left_cond/M_ctr_q_17
    SLICE_X3Y47.D4       net (fanout=2)        0.699   left_cond/M_ctr_q[17]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.453ns (3.167ns logic, 7.286ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  9.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.444ns (Levels of Logic = 10)
  Clock Path Skew:      -0.128ns (0.603 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y47.B4       net (fanout=2)        0.546   left_cond/M_ctr_q[9]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.444ns (3.167ns logic, 7.277ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  9.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.428ns (Levels of Logic = 10)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.BX      net (fanout=4)        1.529   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Tbxcy                 0.156   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.428ns (2.840ns logic, 7.588ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  9.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_6 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.489ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.603 - 0.669)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_6 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CQ       Tcko                  0.476   left_cond/M_ctr_q[7]
                                                       left_cond/M_ctr_q_6
    SLICE_X3Y47.C3       net (fanout=2)        0.552   left_cond/M_ctr_q[6]
    SLICE_X3Y47.C        Tilo                  0.259   out1_3
                                                       left_cond/out1
    SLICE_X3Y47.A2       net (fanout=2)        0.549   out_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.489ns (3.167ns logic, 7.322ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  9.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_11 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.418ns (Levels of Logic = 9)
  Clock Path Skew:      -0.128ns (0.603 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_11 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.DQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_11
    SLICE_X3Y47.B1       net (fanout=2)        0.746   left_cond/M_ctr_q[11]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.418ns (3.174ns logic, 7.244ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  9.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_4 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.478ns (Levels of Logic = 10)
  Clock Path Skew:      -0.066ns (0.603 - 0.669)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_4 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.476   left_cond/M_ctr_q[7]
                                                       left_cond/M_ctr_q_4
    SLICE_X3Y47.C2       net (fanout=2)        0.541   left_cond/M_ctr_q[4]
    SLICE_X3Y47.C        Tilo                  0.259   out1_3
                                                       left_cond/out1
    SLICE_X3Y47.A2       net (fanout=2)        0.549   out_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.478ns (3.167ns logic, 7.311ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  9.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_2 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.451ns (Levels of Logic = 10)
  Clock Path Skew:      -0.065ns (0.603 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_2 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.CQ       Tcko                  0.476   left_cond/M_ctr_q[3]
                                                       left_cond/M_ctr_q_2
    SLICE_X3Y47.C4       net (fanout=2)        0.514   left_cond/M_ctr_q[2]
    SLICE_X3Y47.C        Tilo                  0.259   out1_3
                                                       left_cond/out1
    SLICE_X3Y47.A2       net (fanout=2)        0.549   out_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.451ns (3.167ns logic, 7.284ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  9.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.385ns (Levels of Logic = 10)
  Clock Path Skew:      -0.129ns (0.601 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y47.B2       net (fanout=2)        1.176   left_cond/M_ctr_q[13]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.CLK     Tas                   0.339   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.385ns (3.138ns logic, 7.247ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  9.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_15 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.386ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.603 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_15 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.DQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_15
    SLICE_X3Y47.D2       net (fanout=2)        1.161   left_cond/M_ctr_q[15]
    SLICE_X3Y47.D        Tilo                  0.259   out1_3
                                                       left_cond/out2
    SLICE_X3Y47.A3       net (fanout=2)        0.366   out1_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X13Y34.B2      net (fanout=2)        0.945   cpu16/alu16/M_add_sum[10]
    SLICE_X13Y34.B       Tilo                  0.259   cpu16/alu16/Mmux_result39
                                                       cpu16/alu16/Mmux_result38
    SLICE_X12Y32.B5      net (fanout=1)        0.426   cpu16/alu16/Mmux_result39
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.386ns (3.133ns logic, 7.253ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  9.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_5 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.425ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.603 - 0.669)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_5 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.BQ       Tcko                  0.476   left_cond/M_ctr_q[7]
                                                       left_cond/M_ctr_q_5
    SLICE_X3Y47.C1       net (fanout=2)        0.714   left_cond/M_ctr_q[5]
    SLICE_X3Y47.C        Tilo                  0.259   out1_3
                                                       left_cond/out1
    SLICE_X3Y47.A2       net (fanout=2)        0.549   out_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.425ns (3.174ns logic, 7.251ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  9.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.472ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.691 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.DQ      Tcko                  0.525   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y40.B2       net (fanout=39)       2.582   M_state_q_FSM_FFd2
    SLICE_X6Y40.B        Tilo                  0.235   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out1021
    SLICE_X6Y40.D1       net (fanout=4)        0.557   cpu16/Mmux_out102
    SLICE_X6Y40.CMUX     Topdc                 0.402   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_F
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X15Y34.B3      net (fanout=2)        0.605   cpu16/alu16/M_add_sum[11]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.472ns (2.939ns logic, 7.533ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  9.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_8 (FF)
  Destination:          cpu16/r0_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.327ns (Levels of Logic = 10)
  Clock Path Skew:      -0.128ns (0.603 - 0.731)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_8 to cpu16/r0_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.AQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_8
    SLICE_X3Y47.B5       net (fanout=2)        0.429   left_cond/M_ctr_q[8]
    SLICE_X3Y47.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y47.A4       net (fanout=2)        0.510   out2_3
    SLICE_X3Y47.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X6Y40.C1       net (fanout=1)        1.594   M_left_cond_out
    SLICE_X6Y40.CMUX     Tilo                  0.403   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y33.B3      net (fanout=4)        1.848   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y34.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y35.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[11]
    SLICE_X12Y36.AMUX    Tcina                 0.220   cpu16/alu16/M_add_n
                                                       cpu16/alu16/add/Madd_sumI_xor<15>
    SLICE_X15Y34.B4      net (fanout=2)        0.835   cpu16/alu16/M_add_sum[12]
    SLICE_X15Y34.B       Tilo                  0.259   M_state_q_FSM_FFd1_2
                                                       cpu16/alu16/Mmux_result310
    SLICE_X12Y32.B4      net (fanout=1)        1.028   cpu16/alu16/Mmux_result317
    SLICE_X12Y32.B       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X12Y32.A5      net (fanout=1)        0.247   cpu16/alu16/Mmux_result318
    SLICE_X12Y32.A       Tilo                  0.254   M_cpu16_s1[3]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X15Y32.AX      net (fanout=2)        0.660   cpu16/M_alu16_result[0]
    SLICE_X15Y32.CLK     Tdick                 0.114   M_cpu16_out[0]
                                                       cpu16/r0_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.327ns (3.167ns logic, 7.160ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_2/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[3]/CLK
  Logical resource: center_cond/M_ctr_q_3/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_4/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_5/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_6/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[7]/CLK
  Logical resource: center_cond/M_ctr_q_7/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_8/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_9/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_10/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[11]/CLK
  Logical resource: center_cond/M_ctr_q_11/CK
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_12/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_13/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_14/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[15]/CLK
  Logical resource: center_cond/M_ctr_q_15/CK
  Location pin: SLICE_X16Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_16/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_17/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_18/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: center_cond/M_ctr_q[19]/CLK
  Logical resource: center_cond/M_ctr_q_19/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_0/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.236|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 80192 paths, 0 nets, and 1915 connections

Design statistics:
   Minimum period:  11.236ns{1}   (Maximum frequency:  89.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 24 20:02:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



