hmLoadTopic({
hmKeywords:"",
hmTitle:"11.7 SMP Invariants",
hmDescription:"11.7.1 True Symmetry  All CPUs are peers. No CPU has implicit authority. No global CPU lock exists.  Enforced by: ExecutionCoordinator creates identical CPUWorker instances, an",
hmPrevLink:"11_6-exception-and-interrupt-i.html",
hmNextLink:"11_8-device-and-mmio-invariant.html",
hmParentLink:"chapter-11---architectural-inv.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-11---architectural-inv.html\">Chapter 11 - Architectural Invariants<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 11 - Architectural Invariants > 11.7 SMP Invariants",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">11.7 SMP Invariants<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.7.1 True Symmetry<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">All CPUs are peers. No CPU has implicit authority. No global CPU lock exists.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: ExecutionCoordinator creates identical CPUWorker instances, any CPU can be the boot processor (getAlphaBootProcessor()), all coordination is via explicit IPI\/barrier protocols.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.7.2 Per-CPU Independence<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Each CPU has independent pipeline, registers, TLBs, write buffers, reservations, and PAL state. No CPU directly mutates another CPU\'s private state.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: per-CPU AlphaPipeline, per-CPU register files, per-CPU FaultDispatcher via globalFaultDispatcher(cpuId), per-CPU CBox with WriteBufferManager, per-CPU reservation slot in global ReservationManager.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">11.7.3 Shared Memory, Explicit Coordination<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">GuestMemory is shared. Visibility is not immediate. Coordination occurs only through barriers (MB → MemoryBarrierCoordinator → IPIs → acknowledgment), IPIs (IPIManager lock-free atomic slots), and PAL operations (implicit full serialization).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Enforced by: single global GuestMemory instance, WriteBufferManager defers stores per-CPU, MemoryBarrierCoordinator requires explicit IPI-driven acknowledgment from all active CPUs before barrier completes.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter9-smparchitecture.html\" class=\"topiclink\">Chapter 9 - SMP Architecture<\/a>.<\/span><\/p>\n\r"
})
