
HotIron.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1fc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800a308  0800a308  0001a308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a46c  0800a46c  0002019c  2**0
                  CONTENTS
  4 .ARM          00000000  0800a46c  0800a46c  0002019c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a46c  0800a46c  0002019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a46c  0800a46c  0001a46c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a470  0800a470  0001a470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  0800a474  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001348  2000019c  0800a610  0002019c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014e4  0800a610  000214e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acb4  00000000  00000000  000201c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a65  00000000  00000000  0003ae79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e0  00000000  00000000  0003e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001148  00000000  00000000  0003fbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0f2  00000000  00000000  00040d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016797  00000000  00000000  0005bdfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f547  00000000  00000000  00072591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101ad8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d94  00000000  00000000  00101b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000019c 	.word	0x2000019c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800a2f0 	.word	0x0800a2f0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001a0 	.word	0x200001a0
 8000148:	0800a2f0 	.word	0x0800a2f0

0800014c <delay_init>:
#include "main.h"

TIM_HandleTypeDef * htim;

void delay_init(TIM_HandleTypeDef * htim_i)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	htim = htim_i;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <delay_init+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(htim);
 800015a:	4b04      	ldr	r3, [pc, #16]	; (800016c <delay_init+0x20>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	4618      	mov	r0, r3
 8000160:	f004 fcca 	bl	8004af8 <HAL_TIM_Base_Start>
}
 8000164:	bf00      	nop
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000414 	.word	0x20000414

08000170 <delay_us>:

// delays for us count
void delay_us(uint16_t us)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim,0);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <delay_us+0x34>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	2200      	movs	r2, #0
 8000182:	625a      	str	r2, [r3, #36]	; 0x24
	while ((uint16_t)__HAL_TIM_GET_COUNTER(htim) < us);
 8000184:	bf00      	nop
 8000186:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <delay_us+0x34>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018e:	b29b      	uxth	r3, r3
 8000190:	88fa      	ldrh	r2, [r7, #6]
 8000192:	429a      	cmp	r2, r3
 8000194:	d8f7      	bhi.n	8000186 <delay_us+0x16>
}
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	370c      	adds	r7, #12
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	20000414 	.word	0x20000414

080001a8 <lcd_create>:
 */
LCD_HandleTypeDef lcd_create(
		LCD_PortType port[], LCD_PinType pin[],
		LCD_PortType rs_port, LCD_PinType rs_pin,
		LCD_PortType en_port, LCD_PinType en_pin, LCD_ModeTypeDef mode)
{
 80001a8:	b5b0      	push	{r4, r5, r7, lr}
 80001aa:	b08a      	sub	sp, #40	; 0x28
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
 80001b4:	603b      	str	r3, [r7, #0]
	LCD_HandleTypeDef lcd;

	lcd.mode = mode;
 80001b6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80001ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80001be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80001c2:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80001c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001c6:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80001c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80001ca:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 80001cc:	683b      	ldr	r3, [r7, #0]
 80001ce:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	613b      	str	r3, [r7, #16]

	delay_us(20000); // Display needs about 10ms to start, so you should provide delay
 80001d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80001dc:	f7ff ffc8 	bl	8000170 <delay_us>

	lcd_init(&lcd);
 80001e0:	f107 0310 	add.w	r3, r7, #16
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 f80f 	bl	8000208 <lcd_init>

	return lcd;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	461d      	mov	r5, r3
 80001ee:	f107 0410 	add.w	r4, r7, #16
 80001f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001fa:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001fe:	68f8      	ldr	r0, [r7, #12]
 8000200:	3728      	adds	r7, #40	; 0x28
 8000202:	46bd      	mov	sp, r7
 8000204:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000208 <lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void lcd_init(LCD_HandleTypeDef * lcd)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	7d9b      	ldrb	r3, [r3, #22]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d10f      	bne.n	8000238 <lcd_init+0x30>
	{
			lcd_write_command(lcd, 0x33);
 8000218:	2133      	movs	r1, #51	; 0x33
 800021a:	6878      	ldr	r0, [r7, #4]
 800021c:	f000 f8d4 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000220:	2132      	movs	r1, #50	; 0x32
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	f000 f8d0 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000228:	2128      	movs	r1, #40	; 0x28
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8cc 	bl	80003c8 <lcd_write_command>
			lcd_8line_mode = false;
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <lcd_init+0x60>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
 8000236:	e006      	b.n	8000246 <lcd_init+0x3e>
	}
	else
	{
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000238:	2138      	movs	r1, #56	; 0x38
 800023a:	6878      	ldr	r0, [r7, #4]
 800023c:	f000 f8c4 	bl	80003c8 <lcd_write_command>
		lcd_8line_mode = true;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <lcd_init+0x60>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
	}


	lcd_clear(lcd);											// Clear screen
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f000 f88c 	bl	8000364 <lcd_clear>
	lcd_mode(lcd, LCD_ENABLE, CURSOR_DISABLE, NO_BLINK);
 800024c:	2300      	movs	r3, #0
 800024e:	2200      	movs	r2, #0
 8000250:	2101      	movs	r1, #1
 8000252:	6878      	ldr	r0, [r7, #4]
 8000254:	f000 f80a 	bl	800026c <lcd_mode>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000258:	2106      	movs	r1, #6
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f000 f8b4 	bl	80003c8 <lcd_write_command>
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000000 	.word	0x20000000

0800026c <lcd_mode>:

/**
 * Set display & cursor mode
 */
void lcd_mode(LCD_HandleTypeDef * lcd, LCD_ONOFF state, LCD_CURSOR cursor, LCD_BLINK blink)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	4608      	mov	r0, r1
 8000276:	4611      	mov	r1, r2
 8000278:	461a      	mov	r2, r3
 800027a:	4603      	mov	r3, r0
 800027c:	70fb      	strb	r3, [r7, #3]
 800027e:	460b      	mov	r3, r1
 8000280:	70bb      	strb	r3, [r7, #2]
 8000282:	4613      	mov	r3, r2
 8000284:	707b      	strb	r3, [r7, #1]
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
								 (state ?OPT_D:0) |
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <lcd_mode+0x24>
 800028c:	220c      	movs	r2, #12
 800028e:	e000      	b.n	8000292 <lcd_mode+0x26>
 8000290:	2208      	movs	r2, #8
 8000292:	78bb      	ldrb	r3, [r7, #2]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <lcd_mode+0x30>
 8000298:	2302      	movs	r3, #2
 800029a:	e000      	b.n	800029e <lcd_mode+0x32>
 800029c:	2300      	movs	r3, #0
 800029e:	4313      	orrs	r3, r2
 80002a0:	b25a      	sxtb	r2, r3
								 (cursor?OPT_C:0) |
								 (blink ?OPT_B:0));
 80002a2:	787b      	ldrb	r3, [r7, #1]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	b25b      	sxtb	r3, r3
								 (cursor?OPT_C:0) |
 80002b0:	4313      	orrs	r3, r2
 80002b2:	b25b      	sxtb	r3, r3
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	4619      	mov	r1, r3
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f885 	bl	80003c8 <lcd_write_command>
}
 80002be:	bf00      	nop
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}

080002c6 <lcd_out>:

/**
 * Write a string on the current position
 */
void lcd_out(LCD_HandleTypeDef * lcd, uint8_t * arr, uint8_t length)
{
 80002c6:	b580      	push	{r7, lr}
 80002c8:	b086      	sub	sp, #24
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	60f8      	str	r0, [r7, #12]
 80002ce:	60b9      	str	r1, [r7, #8]
 80002d0:	4613      	mov	r3, r2
 80002d2:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < length; i++)
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]
 80002d8:	e00a      	b.n	80002f0 <lcd_out+0x2a>
	{
		lcd_write_data(lcd, arr[i]);
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	68ba      	ldr	r2, [r7, #8]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	4619      	mov	r1, r3
 80002e4:	68f8      	ldr	r0, [r7, #12]
 80002e6:	f000 f8a9 	bl	800043c <lcd_write_data>
	for (int i = 0; i < length; i++)
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	3301      	adds	r3, #1
 80002ee:	617b      	str	r3, [r7, #20]
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	697a      	ldr	r2, [r7, #20]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	dbf0      	blt.n	80002da <lcd_out+0x14>
	}
}
 80002f8:	bf00      	nop
 80002fa:	bf00      	nop
 80002fc:	3718      	adds	r7, #24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}

08000302 <lcd_string>:

/**
 * Write a string on the current position
 */
void lcd_string(LCD_HandleTypeDef * lcd, char * string)
{
 8000302:	b580      	push	{r7, lr}
 8000304:	b082      	sub	sp, #8
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	6039      	str	r1, [r7, #0]
	while (*string)
 800030c:	e007      	b.n	800031e <lcd_string+0x1c>
	{
		lcd_write_data(lcd, (uint8_t)*(string++));
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	1c5a      	adds	r2, r3, #1
 8000312:	603a      	str	r2, [r7, #0]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	4619      	mov	r1, r3
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f000 f88f 	bl	800043c <lcd_write_data>
	while (*string)
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d1f3      	bne.n	800030e <lcd_string+0xc>
	}
}
 8000326:	bf00      	nop
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <lcd_set_xy>:

/**
 * Set the cursor position
 */
void lcd_set_xy(LCD_HandleTypeDef * lcd, uint8_t x, uint8_t y)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[y] + x);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[y] + x);
 8000340:	78bb      	ldrb	r3, [r7, #2]
 8000342:	4a07      	ldr	r2, [pc, #28]	; (8000360 <lcd_set_xy+0x30>)
 8000344:	5cd2      	ldrb	r2, [r2, r3]
 8000346:	78fb      	ldrb	r3, [r7, #3]
 8000348:	4413      	add	r3, r2
 800034a:	b2db      	uxtb	r3, r3
 800034c:	3b80      	subs	r3, #128	; 0x80
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4619      	mov	r1, r3
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f838 	bl	80003c8 <lcd_write_command>
	#endif
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	0800a448 	.word	0x0800a448

08000364 <lcd_clear>:

/**
 * Clear the screen
 */
void lcd_clear(LCD_HandleTypeDef * lcd) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 800036c:	2101      	movs	r1, #1
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f82a 	bl	80003c8 <lcd_write_command>
	delay_us(maxi_delay);
 8000374:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000378:	f7ff fefa 	bl	8000170 <delay_us>
}
 800037c:	bf00      	nop
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcd_define_chars>:
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
}

// load all 8 chars
void lcd_define_chars(LCD_HandleTypeDef * lcd, uint8_t bitmap[]){
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
	lcd_write_command(lcd, SETCGRAM_ADDR);
 800038e:	2140      	movs	r1, #64	; 0x40
 8000390:	6878      	ldr	r0, [r7, #4]
 8000392:	f000 f819 	bl	80003c8 <lcd_write_command>
	for(uint8_t i=0;i<64;++i){
 8000396:	2300      	movs	r3, #0
 8000398:	73fb      	strb	r3, [r7, #15]
 800039a:	e00a      	b.n	80003b2 <lcd_define_chars+0x2e>
		lcd_write_data(lcd, bitmap[i]);
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	683a      	ldr	r2, [r7, #0]
 80003a0:	4413      	add	r3, r2
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f000 f848 	bl	800043c <lcd_write_data>
	for(uint8_t i=0;i<64;++i){
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	3301      	adds	r3, #1
 80003b0:	73fb      	strb	r3, [r7, #15]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	2b3f      	cmp	r3, #63	; 0x3f
 80003b6:	d9f1      	bls.n	800039c <lcd_define_chars+0x18>
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
 80003b8:	2180      	movs	r1, #128	; 0x80
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f000 f804 	bl	80003c8 <lcd_write_command>
}
 80003c0:	bf00      	nop
 80003c2:	3710      	adds	r7, #16
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(LCD_HandleTypeDef * lcd, uint8_t command)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	460b      	mov	r3, r1
 80003d2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	6898      	ldr	r0, [r3, #8]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	899b      	ldrh	r3, [r3, #12]
 80003dc:	2200      	movs	r2, #0
 80003de:	4619      	mov	r1, r3
 80003e0:	f001 fd4f 	bl	8001e82 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	7d9b      	ldrb	r3, [r3, #22]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d118      	bne.n	800041e <lcd_write_command+0x56>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	091b      	lsrs	r3, r3, #4
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2204      	movs	r2, #4
 80003f4:	4619      	mov	r1, r3
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f000 f85a 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 80003fc:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <lcd_write_command+0x70>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <lcd_write_command+0x42>
 8000404:	202a      	movs	r0, #42	; 0x2a
 8000406:	f7ff feb3 	bl	8000170 <delay_us>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f003 030f 	and.w	r3, r3, #15
 8000410:	b2db      	uxtb	r3, r3
 8000412:	2204      	movs	r2, #4
 8000414:	4619      	mov	r1, r3
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f000 f84a 	bl	80004b0 <lcd_write>
 800041c:	e005      	b.n	800042a <lcd_write_command+0x62>
	}
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
 800041e:	78fb      	ldrb	r3, [r7, #3]
 8000420:	2208      	movs	r2, #8
 8000422:	4619      	mov	r1, r3
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f000 f843 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800042a:	202a      	movs	r0, #42	; 0x2a
 800042c:	f7ff fea0 	bl	8000170 <delay_us>
}
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000000 	.word	0x20000000

0800043c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(LCD_HandleTypeDef * lcd, uint8_t data)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	460b      	mov	r3, r1
 8000446:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6898      	ldr	r0, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	899b      	ldrh	r3, [r3, #12]
 8000450:	2201      	movs	r2, #1
 8000452:	4619      	mov	r1, r3
 8000454:	f001 fd15 	bl	8001e82 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	7d9b      	ldrb	r3, [r3, #22]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d118      	bne.n	8000492 <lcd_write_data+0x56>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000460:	78fb      	ldrb	r3, [r7, #3]
 8000462:	091b      	lsrs	r3, r3, #4
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2204      	movs	r2, #4
 8000468:	4619      	mov	r1, r3
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f820 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 8000470:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <lcd_write_data+0x70>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d002      	beq.n	800047e <lcd_write_data+0x42>
 8000478:	202a      	movs	r0, #42	; 0x2a
 800047a:	f7ff fe79 	bl	8000170 <delay_us>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 800047e:	78fb      	ldrb	r3, [r7, #3]
 8000480:	f003 030f 	and.w	r3, r3, #15
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2204      	movs	r2, #4
 8000488:	4619      	mov	r1, r3
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f810 	bl	80004b0 <lcd_write>
 8000490:	e005      	b.n	800049e <lcd_write_data+0x62>
	}
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
 8000492:	78fb      	ldrb	r3, [r7, #3]
 8000494:	2208      	movs	r2, #8
 8000496:	4619      	mov	r1, r3
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f000 f809 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800049e:	202a      	movs	r0, #42	; 0x2a
 80004a0:	f7ff fe66 	bl	8000170 <delay_us>
}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000000 	.word	0x20000000

080004b0 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(LCD_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
 80004bc:	4613      	mov	r3, r2
 80004be:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	73fb      	strb	r3, [r7, #15]
 80004c4:	e019      	b.n	80004fa <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	4413      	add	r3, r2
 80004d0:	6818      	ldr	r0, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	685a      	ldr	r2, [r3, #4]
 80004d6:	7bfb      	ldrb	r3, [r7, #15]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	4413      	add	r3, r2
 80004dc:	8819      	ldrh	r1, [r3, #0]
 80004de:	78fa      	ldrb	r2, [r7, #3]
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	fa42 f303 	asr.w	r3, r2, r3
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	461a      	mov	r2, r3
 80004f0:	f001 fcc7 	bl	8001e82 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	3301      	adds	r3, #1
 80004f8:	73fb      	strb	r3, [r7, #15]
 80004fa:	7bfa      	ldrb	r2, [r7, #15]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d3e1      	bcc.n	80004c6 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6918      	ldr	r0, [r3, #16]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	8a9b      	ldrh	r3, [r3, #20]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	f001 fcb8 	bl	8001e82 <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f7ff fe2c 	bl	8000170 <delay_us>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	6918      	ldr	r0, [r3, #16]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	8a9b      	ldrh	r3, [r3, #20]
 8000520:	2200      	movs	r2, #0
 8000522:	4619      	mov	r1, r3
 8000524:	f001 fcad 	bl	8001e82 <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000528:	2001      	movs	r0, #1
 800052a:	f7ff fe21 	bl	8000170 <delay_us>
}
 800052e:	bf00      	nop
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <int2string>:
	  s3dots,
	  sDOT
};

void int2string(uint32_t digit, uint8_t * buf, uint8_t len)
{
 8000538:	b480      	push	{r7}
 800053a:	b087      	sub	sp, #28
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	4613      	mov	r3, r2
 8000544:	71fb      	strb	r3, [r7, #7]
	for (int i = len - 1; i >= 0; i--)
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	3b01      	subs	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e027      	b.n	800059e <int2string+0x66>
	{
		if (digit || (i == (len-1)))
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d104      	bne.n	800055e <int2string+0x26>
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	3b01      	subs	r3, #1
 8000558:	697a      	ldr	r2, [r7, #20]
 800055a:	429a      	cmp	r2, r3
 800055c:	d117      	bne.n	800058e <int2string+0x56>
		{
			buf[i] = digit % 10 + '0';
 800055e:	68f9      	ldr	r1, [r7, #12]
 8000560:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <int2string+0x78>)
 8000562:	fba3 2301 	umull	r2, r3, r3, r1
 8000566:	08da      	lsrs	r2, r3, #3
 8000568:	4613      	mov	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	4413      	add	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	1aca      	subs	r2, r1, r3
 8000572:	b2d2      	uxtb	r2, r2
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	68b9      	ldr	r1, [r7, #8]
 8000578:	440b      	add	r3, r1
 800057a:	3230      	adds	r2, #48	; 0x30
 800057c:	b2d2      	uxtb	r2, r2
 800057e:	701a      	strb	r2, [r3, #0]
			digit /= 10;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4a0b      	ldr	r2, [pc, #44]	; (80005b0 <int2string+0x78>)
 8000584:	fba2 2303 	umull	r2, r3, r2, r3
 8000588:	08db      	lsrs	r3, r3, #3
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	e004      	b.n	8000598 <int2string+0x60>
		}
		else
			buf[i] = ' ';
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	68ba      	ldr	r2, [r7, #8]
 8000592:	4413      	add	r3, r2
 8000594:	2220      	movs	r2, #32
 8000596:	701a      	strb	r2, [r3, #0]
	for (int i = len - 1; i >= 0; i--)
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	3b01      	subs	r3, #1
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	dad4      	bge.n	800054e <int2string+0x16>
	}
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	371c      	adds	r7, #28
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	cccccccd 	.word	0xcccccccd

080005b4 <init_lcd>:

void init_lcd(void)
{
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b09a      	sub	sp, #104	; 0x68
 80005b8:	af04      	add	r7, sp, #16
	  lcd = lcd_create(ports, pins,
 80005ba:	4c25      	ldr	r4, [pc, #148]	; (8000650 <init_lcd+0x9c>)
 80005bc:	4638      	mov	r0, r7
 80005be:	2300      	movs	r3, #0
 80005c0:	9303      	str	r3, [sp, #12]
 80005c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005c6:	9302      	str	r3, [sp, #8]
 80005c8:	4b22      	ldr	r3, [pc, #136]	; (8000654 <init_lcd+0xa0>)
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	4b20      	ldr	r3, [pc, #128]	; (8000654 <init_lcd+0xa0>)
 80005d4:	4a20      	ldr	r2, [pc, #128]	; (8000658 <init_lcd+0xa4>)
 80005d6:	4921      	ldr	r1, [pc, #132]	; (800065c <init_lcd+0xa8>)
 80005d8:	f7ff fde6 	bl	80001a8 <lcd_create>
 80005dc:	4625      	mov	r5, r4
 80005de:	463c      	mov	r4, r7
 80005e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80005e8:	e885 0003 	stmia.w	r5, {r0, r1}
						hd_E_GPIO_Port, hd_E_Pin,
						LCD_4_BIT_MODE);

	  /* load symbols */

	  uint8_t symbols [] = {
 80005ec:	4b1c      	ldr	r3, [pc, #112]	; (8000660 <init_lcd+0xac>)
 80005ee:	f107 0418 	add.w	r4, r7, #24
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000600:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000604:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//		  	  	  	  	0x0, 0xe, 0x11, 0x15, 0x11, 0xe, 0x0, 0x0, // OFF
	//		  	  	  	  	0x0, 0x4, 0x15, 0x15, 0x11, 0xe, 0x0, 0x0, // ON
	//						0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x15, 0x0,   // ellips
	//						0x0, 0x0, 0xa, 0x1f, 0xe, 0x4, 0x0, 0x0, // heart
	  };
	  lcd_define_chars(&lcd, symbols);
 8000608:	f107 0318 	add.w	r3, r7, #24
 800060c:	4619      	mov	r1, r3
 800060e:	4810      	ldr	r0, [pc, #64]	; (8000650 <init_lcd+0x9c>)
 8000610:	f7ff feb8 	bl	8000384 <lcd_define_chars>
	  lcd_set_xy(&lcd, 0, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	2100      	movs	r1, #0
 8000618:	480d      	ldr	r0, [pc, #52]	; (8000650 <init_lcd+0x9c>)
 800061a:	f7ff fe89 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "Maksim Jeskevic");
 800061e:	4911      	ldr	r1, [pc, #68]	; (8000664 <init_lcd+0xb0>)
 8000620:	480b      	ldr	r0, [pc, #44]	; (8000650 <init_lcd+0x9c>)
 8000622:	f7ff fe6e 	bl	8000302 <lcd_string>
	  lcd_set_xy(&lcd, 0, 1);
 8000626:	2201      	movs	r2, #1
 8000628:	2100      	movs	r1, #0
 800062a:	4809      	ldr	r0, [pc, #36]	; (8000650 <init_lcd+0x9c>)
 800062c:	f7ff fe80 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "         2021 08");
 8000630:	490d      	ldr	r1, [pc, #52]	; (8000668 <init_lcd+0xb4>)
 8000632:	4807      	ldr	r0, [pc, #28]	; (8000650 <init_lcd+0x9c>)
 8000634:	f7ff fe65 	bl	8000302 <lcd_string>
	  HAL_Delay(1500);
 8000638:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800063c:	f001 f954 	bl	80018e8 <HAL_Delay>
	  lcd_clear(&lcd);
 8000640:	4803      	ldr	r0, [pc, #12]	; (8000650 <init_lcd+0x9c>)
 8000642:	f7ff fe8f 	bl	8000364 <lcd_clear>
		  for (uint16_t j = i*32+16; j < i*32+32; j++)
			  lcd_write_data(&lcd, (uint8_t)j);
		  HAL_Delay(2000);
	  }
	  */
}
 8000646:	bf00      	nop
 8000648:	3758      	adds	r7, #88	; 0x58
 800064a:	46bd      	mov	sp, r7
 800064c:	bdb0      	pop	{r4, r5, r7, pc}
 800064e:	bf00      	nop
 8000650:	20000418 	.word	0x20000418
 8000654:	40010c00 	.word	0x40010c00
 8000658:	20000014 	.word	0x20000014
 800065c:	20000004 	.word	0x20000004
 8000660:	0800a32c 	.word	0x0800a32c
 8000664:	0800a308 	.word	0x0800a308
 8000668:	0800a318 	.word	0x0800a318

0800066c <do_button>:

void do_button(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	const uint32_t time_for_long_press = 1000;
 8000672:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000676:	607b      	str	r3, [r7, #4]
	static uint32_t last_time = 0;
	static bool last_button = false;
	static uint32_t but_time = 0;
	if (HAL_GetTick() - last_time < 20)
 8000678:	f001 f92c 	bl	80018d4 <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <do_button+0x90>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	1ad3      	subs	r3, r2, r3
 8000684:	2b13      	cmp	r3, #19
 8000686:	d935      	bls.n	80006f4 <do_button+0x88>
		return;
	button.pressed = !HAL_GPIO_ReadPin(enc_s_GPIO_Port, enc_s_Pin);
 8000688:	2108      	movs	r1, #8
 800068a:	481d      	ldr	r0, [pc, #116]	; (8000700 <do_button+0x94>)
 800068c:	f001 fbe2 	bl	8001e54 <HAL_GPIO_ReadPin>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	bf0c      	ite	eq
 8000696:	2301      	moveq	r3, #1
 8000698:	2300      	movne	r3, #0
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b19      	ldr	r3, [pc, #100]	; (8000704 <do_button+0x98>)
 800069e:	701a      	strb	r2, [r3, #0]
	if (button.pressed)
 80006a0:	4b18      	ldr	r3, [pc, #96]	; (8000704 <do_button+0x98>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d018      	beq.n	80006da <do_button+0x6e>
	{
		if (!last_button)
 80006a8:	4b17      	ldr	r3, [pc, #92]	; (8000708 <do_button+0x9c>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	f083 0301 	eor.w	r3, r3, #1
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d004      	beq.n	80006c0 <do_button+0x54>
			but_time = HAL_GetTick();
 80006b6:	f001 f90d 	bl	80018d4 <HAL_GetTick>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a13      	ldr	r2, [pc, #76]	; (800070c <do_button+0xa0>)
 80006be:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - but_time > time_for_long_press)
 80006c0:	f001 f908 	bl	80018d4 <HAL_GetTick>
 80006c4:	4602      	mov	r2, r0
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <do_button+0xa0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d206      	bcs.n	80006e0 <do_button+0x74>
			button.long_press = true;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <do_button+0x98>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	705a      	strb	r2, [r3, #1]
 80006d8:	e002      	b.n	80006e0 <do_button+0x74>
	}
	else
		button.long_press = false;
 80006da:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <do_button+0x98>)
 80006dc:	2200      	movs	r2, #0
 80006de:	705a      	strb	r2, [r3, #1]
	last_button = button.pressed;
 80006e0:	4b08      	ldr	r3, [pc, #32]	; (8000704 <do_button+0x98>)
 80006e2:	781a      	ldrb	r2, [r3, #0]
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <do_button+0x9c>)
 80006e6:	701a      	strb	r2, [r3, #0]
	last_time = HAL_GetTick();
 80006e8:	f001 f8f4 	bl	80018d4 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a03      	ldr	r2, [pc, #12]	; (80006fc <do_button+0x90>)
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	e000      	b.n	80006f6 <do_button+0x8a>
		return;
 80006f4:	bf00      	nop
}
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200001cc 	.word	0x200001cc
 8000700:	40010c00 	.word	0x40010c00
 8000704:	200001c8 	.word	0x200001c8
 8000708:	200001d0 	.word	0x200001d0
 800070c:	200001d4 	.word	0x200001d4

08000710 <do_blink>:

void do_blink(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 8000714:	f001 f8de 	bl	80018d4 <HAL_GetTick>
 8000718:	4602      	mov	r2, r0
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <do_blink+0x30>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000724:	d30a      	bcc.n	800073c <do_blink+0x2c>
		return;
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000726:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800072a:	4806      	ldr	r0, [pc, #24]	; (8000744 <do_blink+0x34>)
 800072c:	f001 fbc1 	bl	8001eb2 <HAL_GPIO_TogglePin>
	last_time = HAL_GetTick();
 8000730:	f001 f8d0 	bl	80018d4 <HAL_GetTick>
 8000734:	4603      	mov	r3, r0
 8000736:	4a02      	ldr	r2, [pc, #8]	; (8000740 <do_blink+0x30>)
 8000738:	6013      	str	r3, [r2, #0]
 800073a:	e000      	b.n	800073e <do_blink+0x2e>
		return;
 800073c:	bf00      	nop
}
 800073e:	bd80      	pop	{r7, pc}
 8000740:	200001d8 	.word	0x200001d8
 8000744:	40011000 	.word	0x40011000

08000748 <get_max6675>:

void get_max6675(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
	uint16_t data;
	HAL_SPI_Receive(&hspi1, (uint8_t*)(&data), 1, 100);
 800074e:	1db9      	adds	r1, r7, #6
 8000750:	2364      	movs	r3, #100	; 0x64
 8000752:	2201      	movs	r2, #1
 8000754:	4810      	ldr	r0, [pc, #64]	; (8000798 <get_max6675+0x50>)
 8000756:	f003 fdad 	bl	80042b4 <HAL_SPI_Receive>

	MAX6675.data_valid = !(data & 0b110);
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	f003 0306 	and.w	r3, r3, #6
 8000760:	2b00      	cmp	r3, #0
 8000762:	bf0c      	ite	eq
 8000764:	2301      	moveq	r3, #1
 8000766:	2300      	movne	r3, #0
 8000768:	b2da      	uxtb	r2, r3
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <get_max6675+0x54>)
 800076c:	709a      	strb	r2, [r3, #2]
	MAX6675.temperature = data >> 3;
 800076e:	88fb      	ldrh	r3, [r7, #6]
 8000770:	08db      	lsrs	r3, r3, #3
 8000772:	b29a      	uxth	r2, r3
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <get_max6675+0x54>)
 8000776:	801a      	strh	r2, [r3, #0]
	if (!(MAX6675.data_valid))
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <get_max6675+0x54>)
 800077a:	789b      	ldrb	r3, [r3, #2]
 800077c:	f083 0301 	eor.w	r3, r3, #1
 8000780:	b2db      	uxtb	r3, r3
 8000782:	2b00      	cmp	r3, #0
 8000784:	d003      	beq.n	800078e <get_max6675+0x46>
		MAX6675.temperature = 0xfff;
 8000786:	4b05      	ldr	r3, [pc, #20]	; (800079c <get_max6675+0x54>)
 8000788:	f640 72ff 	movw	r2, #4095	; 0xfff
 800078c:	801a      	strh	r2, [r3, #0]
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200004c0 	.word	0x200004c0
 800079c:	200001b8 	.word	0x200001b8

080007a0 <ascii_max6675>:

void ascii_max6675(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
	if (MAX6675.data_valid)
 80007a6:	4b39      	ldr	r3, [pc, #228]	; (800088c <ascii_max6675+0xec>)
 80007a8:	789b      	ldrb	r3, [r3, #2]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d05a      	beq.n	8000864 <ascii_max6675+0xc4>
		{
			uint32_t digit = 25*(MAX6675.temperature&0b11);
 80007ae:	4b37      	ldr	r3, [pc, #220]	; (800088c <ascii_max6675+0xec>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	f003 0203 	and.w	r2, r3, #3
 80007b6:	4613      	mov	r3, r2
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	4413      	add	r3, r2
 80007bc:	009a      	lsls	r2, r3, #2
 80007be:	4413      	add	r3, r2
 80007c0:	60fb      	str	r3, [r7, #12]
			digit += (MAX6675.temperature>>2)*1000;
 80007c2:	4b32      	ldr	r3, [pc, #200]	; (800088c <ascii_max6675+0xec>)
 80007c4:	881b      	ldrh	r3, [r3, #0]
 80007c6:	089b      	lsrs	r3, r3, #2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d0:	fb03 f302 	mul.w	r3, r3, r2
 80007d4:	461a      	mov	r2, r3
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	4413      	add	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
			int8_t i = 6;
 80007dc:	2306      	movs	r3, #6
 80007de:	72fb      	strb	r3, [r7, #11]
			while (digit)
 80007e0:	e01b      	b.n	800081a <ascii_max6675+0x7a>
			{
				MAX6675.ascii[i--] = '0' + digit%10;
 80007e2:	68f9      	ldr	r1, [r7, #12]
 80007e4:	4b2a      	ldr	r3, [pc, #168]	; (8000890 <ascii_max6675+0xf0>)
 80007e6:	fba3 2301 	umull	r2, r3, r3, r1
 80007ea:	08da      	lsrs	r2, r3, #3
 80007ec:	4613      	mov	r3, r2
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	1aca      	subs	r2, r1, r3
 80007f6:	b2d3      	uxtb	r3, r2
 80007f8:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80007fc:	b2ca      	uxtb	r2, r1
 80007fe:	3a01      	subs	r2, #1
 8000800:	b2d2      	uxtb	r2, r2
 8000802:	72fa      	strb	r2, [r7, #11]
 8000804:	3330      	adds	r3, #48	; 0x30
 8000806:	b2da      	uxtb	r2, r3
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <ascii_max6675+0xec>)
 800080a:	440b      	add	r3, r1
 800080c:	70da      	strb	r2, [r3, #3]
				digit /= 10;
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	4a1f      	ldr	r2, [pc, #124]	; (8000890 <ascii_max6675+0xf0>)
 8000812:	fba2 2303 	umull	r2, r3, r2, r3
 8000816:	08db      	lsrs	r3, r3, #3
 8000818:	60fb      	str	r3, [r7, #12]
			while (digit)
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d1e0      	bne.n	80007e2 <ascii_max6675+0x42>
			}
			while (i >= 0)
 8000820:	e018      	b.n	8000854 <ascii_max6675+0xb4>
			{
				if (i > 2)
 8000822:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000826:	2b02      	cmp	r3, #2
 8000828:	dd0a      	ble.n	8000840 <ascii_max6675+0xa0>
					MAX6675.ascii[i--] = '0';
 800082a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800082e:	b2d3      	uxtb	r3, r2
 8000830:	3b01      	subs	r3, #1
 8000832:	b2db      	uxtb	r3, r3
 8000834:	72fb      	strb	r3, [r7, #11]
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <ascii_max6675+0xec>)
 8000838:	4413      	add	r3, r2
 800083a:	2230      	movs	r2, #48	; 0x30
 800083c:	70da      	strb	r2, [r3, #3]
 800083e:	e009      	b.n	8000854 <ascii_max6675+0xb4>
				else
					MAX6675.ascii[i--] = ' ';
 8000840:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000844:	b2d3      	uxtb	r3, r2
 8000846:	3b01      	subs	r3, #1
 8000848:	b2db      	uxtb	r3, r3
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <ascii_max6675+0xec>)
 800084e:	4413      	add	r3, r2
 8000850:	2220      	movs	r2, #32
 8000852:	70da      	strb	r2, [r3, #3]
			while (i >= 0)
 8000854:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000858:	2b00      	cmp	r3, #0
 800085a:	dae2      	bge.n	8000822 <ascii_max6675+0x82>
			}
			MAX6675.ascii[4] = '.';
 800085c:	4b0b      	ldr	r3, [pc, #44]	; (800088c <ascii_max6675+0xec>)
 800085e:	222e      	movs	r2, #46	; 0x2e
 8000860:	71da      	strb	r2, [r3, #7]
		else
		{
			for (int i = 0; i < sizeof(MAX6675); i ++)
				MAX6675.ascii[i] = 'x';
		}
}
 8000862:	e00e      	b.n	8000882 <ascii_max6675+0xe2>
			for (int i = 0; i < sizeof(MAX6675); i ++)
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	e008      	b.n	800087c <ascii_max6675+0xdc>
				MAX6675.ascii[i] = 'x';
 800086a:	4a08      	ldr	r2, [pc, #32]	; (800088c <ascii_max6675+0xec>)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4413      	add	r3, r2
 8000870:	3303      	adds	r3, #3
 8000872:	2278      	movs	r2, #120	; 0x78
 8000874:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(MAX6675); i ++)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	3301      	adds	r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b09      	cmp	r3, #9
 8000880:	d9f3      	bls.n	800086a <ascii_max6675+0xca>
}
 8000882:	bf00      	nop
 8000884:	3714      	adds	r7, #20
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	200001b8 	.word	0x200001b8
 8000890:	cccccccd 	.word	0xcccccccd

08000894 <do_usb>:
	pwm_value = diff>>1; // in %
	TIM2->CCR1 = pwm_value*10;
}

void do_usb(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 250)
 800089a:	f001 f81b 	bl	80018d4 <HAL_GetTick>
 800089e:	4602      	mov	r2, r0
 80008a0:	4b37      	ldr	r3, [pc, #220]	; (8000980 <do_usb+0xec>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	2bf9      	cmp	r3, #249	; 0xf9
 80008a8:	d966      	bls.n	8000978 <do_usb+0xe4>
		return;
	last_time = HAL_GetTick();
 80008aa:	f001 f813 	bl	80018d4 <HAL_GetTick>
 80008ae:	4603      	mov	r3, r0
 80008b0:	4a33      	ldr	r2, [pc, #204]	; (8000980 <do_usb+0xec>)
 80008b2:	6013      	str	r3, [r2, #0]

	uint8_t buf[13];
	int i = 0;
 80008b4:	2300      	movs	r3, #0
 80008b6:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
 80008bc:	e00c      	b.n	80008d8 <do_usb+0x44>
		buf[i] = MAX6675.ascii[i];
 80008be:	4a31      	ldr	r2, [pc, #196]	; (8000984 <do_usb+0xf0>)
 80008c0:	69fb      	ldr	r3, [r7, #28]
 80008c2:	4413      	add	r3, r2
 80008c4:	3303      	adds	r3, #3
 80008c6:	7819      	ldrb	r1, [r3, #0]
 80008c8:	1d3a      	adds	r2, r7, #4
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	4413      	add	r3, r2
 80008ce:	460a      	mov	r2, r1
 80008d0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	3301      	adds	r3, #1
 80008d6:	61fb      	str	r3, [r7, #28]
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	2b06      	cmp	r3, #6
 80008dc:	d9ef      	bls.n	80008be <do_usb+0x2a>
	buf[i++] = ' ';
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	61fa      	str	r2, [r7, #28]
 80008e4:	f107 0220 	add.w	r2, r7, #32
 80008e8:	4413      	add	r3, r2
 80008ea:	2220      	movs	r2, #32
 80008ec:	f803 2c1c 	strb.w	r2, [r3, #-28]

	uint16_t temp = pwm_value;
 80008f0:	4b25      	ldr	r3, [pc, #148]	; (8000988 <do_usb+0xf4>)
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
 80008fa:	e030      	b.n	800095e <do_usb+0xca>
	{
		if ((!temp) && j)
 80008fc:	8b7b      	ldrh	r3, [r7, #26]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d10d      	bne.n	800091e <do_usb+0x8a>
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d00a      	beq.n	800091e <do_usb+0x8a>
		{
			buf[i+2-j] =' ';
 8000908:	69fb      	ldr	r3, [r7, #28]
 800090a:	1c9a      	adds	r2, r3, #2
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	1ad3      	subs	r3, r2, r3
 8000910:	f107 0220 	add.w	r2, r7, #32
 8000914:	4413      	add	r3, r2
 8000916:	2220      	movs	r2, #32
 8000918:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800091c:	e01c      	b.n	8000958 <do_usb+0xc4>
		}
		else
		{
			buf[i+2-j] = temp % 10 + '0';
 800091e:	8b7a      	ldrh	r2, [r7, #26]
 8000920:	4b1a      	ldr	r3, [pc, #104]	; (800098c <do_usb+0xf8>)
 8000922:	fba3 1302 	umull	r1, r3, r3, r2
 8000926:	08d9      	lsrs	r1, r3, #3
 8000928:	460b      	mov	r3, r1
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	440b      	add	r3, r1
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	b29b      	uxth	r3, r3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	1c99      	adds	r1, r3, #2
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	1acb      	subs	r3, r1, r3
 800093e:	3230      	adds	r2, #48	; 0x30
 8000940:	b2d2      	uxtb	r2, r2
 8000942:	f107 0120 	add.w	r1, r7, #32
 8000946:	440b      	add	r3, r1
 8000948:	f803 2c1c 	strb.w	r2, [r3, #-28]
			temp /= 10;
 800094c:	8b7b      	ldrh	r3, [r7, #26]
 800094e:	4a0f      	ldr	r2, [pc, #60]	; (800098c <do_usb+0xf8>)
 8000950:	fba2 2303 	umull	r2, r3, r2, r3
 8000954:	08db      	lsrs	r3, r3, #3
 8000956:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	3301      	adds	r3, #1
 800095c:	617b      	str	r3, [r7, #20]
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	2b02      	cmp	r3, #2
 8000962:	ddcb      	ble.n	80008fc <do_usb+0x68>
		}
	}

	buf[11] = '\r';
 8000964:	230d      	movs	r3, #13
 8000966:	73fb      	strb	r3, [r7, #15]
	buf[12] = '\n';
 8000968:	230a      	movs	r3, #10
 800096a:	743b      	strb	r3, [r7, #16]

	CDC_Transmit_FS(buf, sizeof(buf));
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	210d      	movs	r1, #13
 8000970:	4618      	mov	r0, r3
 8000972:	f009 f8b3 	bl	8009adc <CDC_Transmit_FS>
 8000976:	e000      	b.n	800097a <do_usb+0xe6>
		return;
 8000978:	bf00      	nop
}
 800097a:	3720      	adds	r7, #32
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200001dc 	.word	0x200001dc
 8000984:	200001b8 	.word	0x200001b8
 8000988:	200001c2 	.word	0x200001c2
 800098c:	cccccccd 	.word	0xcccccccd

08000990 <lcd_mini_clear.8498>:
eUISTATE ui_state = START;

void do_interface(void)
{
	void lcd_mini_clear(LCD_HandleTypeDef * lcd)
	{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	f8c7 c000 	str.w	ip, [r7]
		lcd_mode(lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 800099c:	2300      	movs	r3, #0
 800099e:	2200      	movs	r2, #0
 80009a0:	2101      	movs	r1, #1
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff fc62 	bl	800026c <lcd_mode>
		lcd_set_xy(lcd, 0, 0);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2100      	movs	r1, #0
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f7ff fcbf 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 80009b2:	4908      	ldr	r1, [pc, #32]	; (80009d4 <lcd_mini_clear.8498+0x44>)
 80009b4:	6878      	ldr	r0, [r7, #4]
 80009b6:	f7ff fca4 	bl	8000302 <lcd_string>
		lcd_set_xy(lcd, 0, 1);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2100      	movs	r1, #0
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f7ff fcb6 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 80009c4:	4903      	ldr	r1, [pc, #12]	; (80009d4 <lcd_mini_clear.8498+0x44>)
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f7ff fc9b 	bl	8000302 <lcd_string>
	}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800a36c 	.word	0x0800a36c

080009d8 <do_interface>:
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
void do_interface(void)
 80009de:	f107 0310 	add.w	r3, r7, #16
 80009e2:	603b      	str	r3, [r7, #0]
	}

	static uint32_t last_time = 0;
	static uint8_t ticktack = 0;
	static bool last_button = false;
	if (HAL_GetTick() - last_time < 100)
 80009e4:	f000 ff76 	bl	80018d4 <HAL_GetTick>
 80009e8:	4602      	mov	r2, r0
 80009ea:	4bb2      	ldr	r3, [pc, #712]	; (8000cb4 <do_interface+0x2dc>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	2b63      	cmp	r3, #99	; 0x63
 80009f2:	f240 8157 	bls.w	8000ca4 <do_interface+0x2cc>
		return;
	last_time = HAL_GetTick();
 80009f6:	f000 ff6d 	bl	80018d4 <HAL_GetTick>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4aad      	ldr	r2, [pc, #692]	; (8000cb4 <do_interface+0x2dc>)
 80009fe:	6013      	str	r3, [r2, #0]

	/*** Right always visible section ***/

	lcd_set_xy(&lcd, 12, 0);
 8000a00:	2200      	movs	r2, #0
 8000a02:	210c      	movs	r1, #12
 8000a04:	48ac      	ldr	r0, [pc, #688]	; (8000cb8 <do_interface+0x2e0>)
 8000a06:	f7ff fc93 	bl	8000330 <lcd_set_xy>
	if (MAX6675.data_valid)
 8000a0a:	4bac      	ldr	r3, [pc, #688]	; (8000cbc <do_interface+0x2e4>)
 8000a0c:	789b      	ldrb	r3, [r3, #2]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d00a      	beq.n	8000a28 <do_interface+0x50>
	{
		lcd_out(&lcd, MAX6675.ascii+1, 3);
 8000a12:	4bab      	ldr	r3, [pc, #684]	; (8000cc0 <do_interface+0x2e8>)
 8000a14:	2203      	movs	r2, #3
 8000a16:	4619      	mov	r1, r3
 8000a18:	48a7      	ldr	r0, [pc, #668]	; (8000cb8 <do_interface+0x2e0>)
 8000a1a:	f7ff fc54 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, 223);
 8000a1e:	21df      	movs	r1, #223	; 0xdf
 8000a20:	48a5      	ldr	r0, [pc, #660]	; (8000cb8 <do_interface+0x2e0>)
 8000a22:	f7ff fd0b 	bl	800043c <lcd_write_data>
 8000a26:	e006      	b.n	8000a36 <do_interface+0x5e>
	}
	else
	{
		lcd_string(&lcd, "___");
 8000a28:	49a6      	ldr	r1, [pc, #664]	; (8000cc4 <do_interface+0x2ec>)
 8000a2a:	48a3      	ldr	r0, [pc, #652]	; (8000cb8 <do_interface+0x2e0>)
 8000a2c:	f7ff fc69 	bl	8000302 <lcd_string>
		ui_state = MALFUNCTION;
 8000a30:	4ba5      	ldr	r3, [pc, #660]	; (8000cc8 <do_interface+0x2f0>)
 8000a32:	2208      	movs	r2, #8
 8000a34:	701a      	strb	r2, [r3, #0]
	}
	lcd_set_xy(&lcd, 15, 1);
 8000a36:	2201      	movs	r2, #1
 8000a38:	210f      	movs	r1, #15
 8000a3a:	489f      	ldr	r0, [pc, #636]	; (8000cb8 <do_interface+0x2e0>)
 8000a3c:	f7ff fc78 	bl	8000330 <lcd_set_xy>
	if ((MAX6675.temperature > (HOT_TEMP<<2)) || (!MAX6675.data_valid))
 8000a40:	4b9e      	ldr	r3, [pc, #632]	; (8000cbc <do_interface+0x2e4>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2ba0      	cmp	r3, #160	; 0xa0
 8000a46:	d806      	bhi.n	8000a56 <do_interface+0x7e>
 8000a48:	4b9c      	ldr	r3, [pc, #624]	; (8000cbc <do_interface+0x2e4>)
 8000a4a:	789b      	ldrb	r3, [r3, #2]
 8000a4c:	f083 0301 	eor.w	r3, r3, #1
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d00d      	beq.n	8000a72 <do_interface+0x9a>
	{
		if (ticktack < 5)
 8000a56:	4b9d      	ldr	r3, [pc, #628]	; (8000ccc <do_interface+0x2f4>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b04      	cmp	r3, #4
 8000a5c:	d804      	bhi.n	8000a68 <do_interface+0x90>
			lcd_write_data(&lcd, sHOT);
 8000a5e:	2104      	movs	r1, #4
 8000a60:	4895      	ldr	r0, [pc, #596]	; (8000cb8 <do_interface+0x2e0>)
 8000a62:	f7ff fceb 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000a66:	e008      	b.n	8000a7a <do_interface+0xa2>
		else
			lcd_write_data(&lcd, sHOTmirror);
 8000a68:	2105      	movs	r1, #5
 8000a6a:	4893      	ldr	r0, [pc, #588]	; (8000cb8 <do_interface+0x2e0>)
 8000a6c:	f7ff fce6 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000a70:	e003      	b.n	8000a7a <do_interface+0xa2>
	}
	else
	{
		lcd_write_data(&lcd, ' ');
 8000a72:	2120      	movs	r1, #32
 8000a74:	4890      	ldr	r0, [pc, #576]	; (8000cb8 <do_interface+0x2e0>)
 8000a76:	f7ff fce1 	bl	800043c <lcd_write_data>
	}
	if (++ticktack > 9)
 8000a7a:	4b94      	ldr	r3, [pc, #592]	; (8000ccc <do_interface+0x2f4>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	4b92      	ldr	r3, [pc, #584]	; (8000ccc <do_interface+0x2f4>)
 8000a84:	701a      	strb	r2, [r3, #0]
 8000a86:	4b91      	ldr	r3, [pc, #580]	; (8000ccc <do_interface+0x2f4>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b09      	cmp	r3, #9
 8000a8c:	d902      	bls.n	8000a94 <do_interface+0xbc>
		ticktack = 0;
 8000a8e:	4b8f      	ldr	r3, [pc, #572]	; (8000ccc <do_interface+0x2f4>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]

	/************************************/

	uint8_t enc_val = (encoder_value>>1)&0b1;
 8000a94:	4b8e      	ldr	r3, [pc, #568]	; (8000cd0 <do_interface+0x2f8>)
 8000a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a98:	085b      	lsrs	r3, r3, #1
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	71fb      	strb	r3, [r7, #7]


	if (button.long_press)
 8000aa2:	4b8c      	ldr	r3, [pc, #560]	; (8000cd4 <do_interface+0x2fc>)
 8000aa4:	785b      	ldrb	r3, [r3, #1]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d002      	beq.n	8000ab0 <do_interface+0xd8>
	{
		// TODO disable pwm here
		ui_state = START;
 8000aaa:	4b87      	ldr	r3, [pc, #540]	; (8000cc8 <do_interface+0x2f0>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
	}

	switch(ui_state)
 8000ab0:	4b85      	ldr	r3, [pc, #532]	; (8000cc8 <do_interface+0x2f0>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b08      	cmp	r3, #8
 8000ab6:	f200 80f1 	bhi.w	8000c9c <do_interface+0x2c4>
 8000aba:	a201      	add	r2, pc, #4	; (adr r2, 8000ac0 <do_interface+0xe8>)
 8000abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac0:	08000ae5 	.word	0x08000ae5
 8000ac4:	08000b57 	.word	0x08000b57
 8000ac8:	08000bad 	.word	0x08000bad
 8000acc:	08000c0b 	.word	0x08000c0b
 8000ad0:	08000c39 	.word	0x08000c39
 8000ad4:	08000c45 	.word	0x08000c45
 8000ad8:	08000ca9 	.word	0x08000ca9
 8000adc:	08000ca9 	.word	0x08000ca9
 8000ae0:	08000c69 	.word	0x08000c69
	{
	case START:
		lcd_set_xy(&lcd, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4873      	ldr	r0, [pc, #460]	; (8000cb8 <do_interface+0x2e0>)
 8000aea:	f7ff fc21 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Long press  ");
 8000aee:	497a      	ldr	r1, [pc, #488]	; (8000cd8 <do_interface+0x300>)
 8000af0:	4871      	ldr	r0, [pc, #452]	; (8000cb8 <do_interface+0x2e0>)
 8000af2:	f7ff fc06 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000af6:	2201      	movs	r2, #1
 8000af8:	2100      	movs	r1, #0
 8000afa:	486f      	ldr	r0, [pc, #444]	; (8000cb8 <do_interface+0x2e0>)
 8000afc:	f7ff fc18 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "to stop     ");
 8000b00:	4976      	ldr	r1, [pc, #472]	; (8000cdc <do_interface+0x304>)
 8000b02:	486d      	ldr	r0, [pc, #436]	; (8000cb8 <do_interface+0x2e0>)
 8000b04:	f7ff fbfd 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 11, 1);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	210b      	movs	r1, #11
 8000b0c:	486a      	ldr	r0, [pc, #424]	; (8000cb8 <do_interface+0x2e0>)
 8000b0e:	f7ff fc0f 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, sENTER);
 8000b12:	2100      	movs	r1, #0
 8000b14:	4868      	ldr	r0, [pc, #416]	; (8000cb8 <do_interface+0x2e0>)
 8000b16:	f7ff fc91 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 11, 1);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	210b      	movs	r1, #11
 8000b1e:	4866      	ldr	r0, [pc, #408]	; (8000cb8 <do_interface+0x2e0>)
 8000b20:	f7ff fc06 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, CURSOR_ENABLE, NO_BLINK);
 8000b24:	2300      	movs	r3, #0
 8000b26:	2201      	movs	r2, #1
 8000b28:	2101      	movs	r1, #1
 8000b2a:	4863      	ldr	r0, [pc, #396]	; (8000cb8 <do_interface+0x2e0>)
 8000b2c:	f7ff fb9e 	bl	800026c <lcd_mode>
		if (!button.pressed && last_button)
 8000b30:	4b68      	ldr	r3, [pc, #416]	; (8000cd4 <do_interface+0x2fc>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	f083 0301 	eor.w	r3, r3, #1
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d006      	beq.n	8000b4c <do_interface+0x174>
 8000b3e:	4b68      	ldr	r3, [pc, #416]	; (8000ce0 <do_interface+0x308>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d002      	beq.n	8000b4c <do_interface+0x174>
			ui_state = MENU_0;
 8000b46:	4b60      	ldr	r3, [pc, #384]	; (8000cc8 <do_interface+0x2f0>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	701a      	strb	r2, [r3, #0]
		last_button = button.pressed;
 8000b4c:	4b61      	ldr	r3, [pc, #388]	; (8000cd4 <do_interface+0x2fc>)
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	4b63      	ldr	r3, [pc, #396]	; (8000ce0 <do_interface+0x308>)
 8000b52:	701a      	strb	r2, [r3, #0]
		break;
 8000b54:	e0ab      	b.n	8000cae <do_interface+0x2d6>
	case MENU_0:
		lcd_mini_clear(&lcd);
 8000b56:	463b      	mov	r3, r7
 8000b58:	469c      	mov	ip, r3
 8000b5a:	4857      	ldr	r0, [pc, #348]	; (8000cb8 <do_interface+0x2e0>)
 8000b5c:	f7ff ff18 	bl	8000990 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 0);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2100      	movs	r1, #0
 8000b64:	4854      	ldr	r0, [pc, #336]	; (8000cb8 <do_interface+0x2e0>)
 8000b66:	f7ff fbe3 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Profile");
 8000b6a:	495e      	ldr	r1, [pc, #376]	; (8000ce4 <do_interface+0x30c>)
 8000b6c:	4852      	ldr	r0, [pc, #328]	; (8000cb8 <do_interface+0x2e0>)
 8000b6e:	f7ff fbc8 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000b72:	2201      	movs	r2, #1
 8000b74:	2100      	movs	r1, #0
 8000b76:	4850      	ldr	r0, [pc, #320]	; (8000cb8 <do_interface+0x2e0>)
 8000b78:	f7ff fbda 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Heatplate");
 8000b7c:	495a      	ldr	r1, [pc, #360]	; (8000ce8 <do_interface+0x310>)
 8000b7e:	484e      	ldr	r0, [pc, #312]	; (8000cb8 <do_interface+0x2e0>)
 8000b80:	f7ff fbbf 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, (encoder_value>>1)&0b1);
 8000b84:	4b52      	ldr	r3, [pc, #328]	; (8000cd0 <do_interface+0x2f8>)
 8000b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b88:	085b      	lsrs	r3, r3, #1
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	461a      	mov	r2, r3
 8000b94:	2100      	movs	r1, #0
 8000b96:	4848      	ldr	r0, [pc, #288]	; (8000cb8 <do_interface+0x2e0>)
 8000b98:	f7ff fbca 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, 0x7E);
 8000b9c:	217e      	movs	r1, #126	; 0x7e
 8000b9e:	4846      	ldr	r0, [pc, #280]	; (8000cb8 <do_interface+0x2e0>)
 8000ba0:	f7ff fc4c 	bl	800043c <lcd_write_data>
		ui_state = MENU;
 8000ba4:	4b48      	ldr	r3, [pc, #288]	; (8000cc8 <do_interface+0x2f0>)
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	701a      	strb	r2, [r3, #0]
		break;
 8000baa:	e080      	b.n	8000cae <do_interface+0x2d6>
	case MENU:
		lcd_set_xy(&lcd, 0, enc_val);
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	461a      	mov	r2, r3
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4841      	ldr	r0, [pc, #260]	; (8000cb8 <do_interface+0x2e0>)
 8000bb4:	f7ff fbbc 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, 0x7E);
 8000bb8:	217e      	movs	r1, #126	; 0x7e
 8000bba:	483f      	ldr	r0, [pc, #252]	; (8000cb8 <do_interface+0x2e0>)
 8000bbc:	f7ff fc3e 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 0, 1 - enc_val);
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	f1c3 0301 	rsb	r3, r3, #1
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	461a      	mov	r2, r3
 8000bca:	2100      	movs	r1, #0
 8000bcc:	483a      	ldr	r0, [pc, #232]	; (8000cb8 <do_interface+0x2e0>)
 8000bce:	f7ff fbaf 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, ' ');
 8000bd2:	2120      	movs	r1, #32
 8000bd4:	4838      	ldr	r0, [pc, #224]	; (8000cb8 <do_interface+0x2e0>)
 8000bd6:	f7ff fc31 	bl	800043c <lcd_write_data>
		if (!button.pressed && last_button)
 8000bda:	4b3e      	ldr	r3, [pc, #248]	; (8000cd4 <do_interface+0x2fc>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	f083 0301 	eor.w	r3, r3, #1
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d00b      	beq.n	8000c00 <do_interface+0x228>
 8000be8:	4b3d      	ldr	r3, [pc, #244]	; (8000ce0 <do_interface+0x308>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d007      	beq.n	8000c00 <do_interface+0x228>
		{
			ui_state = enc_val?HEATPLATE_0:SETTINGS_0;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <do_interface+0x222>
 8000bf6:	2203      	movs	r2, #3
 8000bf8:	e000      	b.n	8000bfc <do_interface+0x224>
 8000bfa:	2205      	movs	r2, #5
 8000bfc:	4b32      	ldr	r3, [pc, #200]	; (8000cc8 <do_interface+0x2f0>)
 8000bfe:	701a      	strb	r2, [r3, #0]
		}
		last_button = button.pressed;
 8000c00:	4b34      	ldr	r3, [pc, #208]	; (8000cd4 <do_interface+0x2fc>)
 8000c02:	781a      	ldrb	r2, [r3, #0]
 8000c04:	4b36      	ldr	r3, [pc, #216]	; (8000ce0 <do_interface+0x308>)
 8000c06:	701a      	strb	r2, [r3, #0]
		break;
 8000c08:	e051      	b.n	8000cae <do_interface+0x2d6>
	case HEATPLATE_0:
		lcd_mini_clear(&lcd);
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	469c      	mov	ip, r3
 8000c0e:	482a      	ldr	r0, [pc, #168]	; (8000cb8 <do_interface+0x2e0>)
 8000c10:	f7ff febe 	bl	8000990 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 1);
 8000c14:	2201      	movs	r2, #1
 8000c16:	2100      	movs	r1, #0
 8000c18:	4827      	ldr	r0, [pc, #156]	; (8000cb8 <do_interface+0x2e0>)
 8000c1a:	f7ff fb89 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Heatplate");
 8000c1e:	4933      	ldr	r1, [pc, #204]	; (8000cec <do_interface+0x314>)
 8000c20:	4825      	ldr	r0, [pc, #148]	; (8000cb8 <do_interface+0x2e0>)
 8000c22:	f7ff fb6e 	bl	8000302 <lcd_string>
		heatplate(true);
 8000c26:	463b      	mov	r3, r7
 8000c28:	469c      	mov	ip, r3
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f000 f866 	bl	8000cfc <heatplate.8501>
		ui_state = HEATPLATE;
 8000c30:	4b25      	ldr	r3, [pc, #148]	; (8000cc8 <do_interface+0x2f0>)
 8000c32:	2204      	movs	r2, #4
 8000c34:	701a      	strb	r2, [r3, #0]
		break;
 8000c36:	e03a      	b.n	8000cae <do_interface+0x2d6>
	case HEATPLATE:
		heatplate(false);
 8000c38:	463b      	mov	r3, r7
 8000c3a:	469c      	mov	ip, r3
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 f85d 	bl	8000cfc <heatplate.8501>
		break;
 8000c42:	e034      	b.n	8000cae <do_interface+0x2d6>
	case SETTINGS_0:
		lcd_mini_clear(&lcd);
 8000c44:	463b      	mov	r3, r7
 8000c46:	469c      	mov	ip, r3
 8000c48:	481b      	ldr	r0, [pc, #108]	; (8000cb8 <do_interface+0x2e0>)
 8000c4a:	f7ff fea1 	bl	8000990 <lcd_mini_clear.8498>
		lcd_set_xy(&lcd, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	4819      	ldr	r0, [pc, #100]	; (8000cb8 <do_interface+0x2e0>)
 8000c54:	f7ff fb6c 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "SETTINGS");
 8000c58:	4925      	ldr	r1, [pc, #148]	; (8000cf0 <do_interface+0x318>)
 8000c5a:	4817      	ldr	r0, [pc, #92]	; (8000cb8 <do_interface+0x2e0>)
 8000c5c:	f7ff fb51 	bl	8000302 <lcd_string>
		ui_state = SETTINGS;
 8000c60:	4b19      	ldr	r3, [pc, #100]	; (8000cc8 <do_interface+0x2f0>)
 8000c62:	2206      	movs	r2, #6
 8000c64:	701a      	strb	r2, [r3, #0]
		break;
 8000c66:	e022      	b.n	8000cae <do_interface+0x2d6>
	case SETTINGS:
		break;
	case REFLOW:
		break;
	case MALFUNCTION:
		lcd_set_xy(&lcd, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	4812      	ldr	r0, [pc, #72]	; (8000cb8 <do_interface+0x2e0>)
 8000c6e:	f7ff fb5f 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "** Error! **");
 8000c72:	4920      	ldr	r1, [pc, #128]	; (8000cf4 <do_interface+0x31c>)
 8000c74:	4810      	ldr	r0, [pc, #64]	; (8000cb8 <do_interface+0x2e0>)
 8000c76:	f7ff fb44 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	480e      	ldr	r0, [pc, #56]	; (8000cb8 <do_interface+0x2e0>)
 8000c80:	f7ff fb56 	bl	8000330 <lcd_set_xy>
		if (!MAX6675.data_valid)
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <do_interface+0x2e4>)
 8000c86:	789b      	ldrb	r3, [r3, #2]
 8000c88:	f083 0301 	eor.w	r3, r3, #1
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d00c      	beq.n	8000cac <do_interface+0x2d4>
			lcd_string(&lcd, "Temp. Sensor");
 8000c92:	4919      	ldr	r1, [pc, #100]	; (8000cf8 <do_interface+0x320>)
 8000c94:	4808      	ldr	r0, [pc, #32]	; (8000cb8 <do_interface+0x2e0>)
 8000c96:	f7ff fb34 	bl	8000302 <lcd_string>
		break;
 8000c9a:	e007      	b.n	8000cac <do_interface+0x2d4>
	default:
		ui_state = MALFUNCTION;
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	; (8000cc8 <do_interface+0x2f0>)
 8000c9e:	2208      	movs	r2, #8
 8000ca0:	701a      	strb	r2, [r3, #0]
		break;
 8000ca2:	e004      	b.n	8000cae <do_interface+0x2d6>
		return;
 8000ca4:	bf00      	nop
 8000ca6:	e002      	b.n	8000cae <do_interface+0x2d6>
		break;
 8000ca8:	bf00      	nop
 8000caa:	e000      	b.n	8000cae <do_interface+0x2d6>
		break;
 8000cac:	bf00      	nop
	}
}
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	200001e0 	.word	0x200001e0
 8000cb8:	20000418 	.word	0x20000418
 8000cbc:	200001b8 	.word	0x200001b8
 8000cc0:	200001bc 	.word	0x200001bc
 8000cc4:	0800a37c 	.word	0x0800a37c
 8000cc8:	200001ca 	.word	0x200001ca
 8000ccc:	200001e4 	.word	0x200001e4
 8000cd0:	40000400 	.word	0x40000400
 8000cd4:	200001c8 	.word	0x200001c8
 8000cd8:	0800a380 	.word	0x0800a380
 8000cdc:	0800a390 	.word	0x0800a390
 8000ce0:	200001e5 	.word	0x200001e5
 8000ce4:	0800a3a0 	.word	0x0800a3a0
 8000ce8:	0800a3ac 	.word	0x0800a3ac
 8000cec:	0800a3b8 	.word	0x0800a3b8
 8000cf0:	0800a3c4 	.word	0x0800a3c4
 8000cf4:	0800a3d0 	.word	0x0800a3d0
 8000cf8:	0800a3e0 	.word	0x0800a3e0

08000cfc <heatplate.8501>:
	{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
 8000d06:	f8c7 c000 	str.w	ip, [r7]
		if (reset)
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d008      	beq.n	8000d22 <heatplate.8501+0x26>
			last_encoder = encoder_value;
 8000d10:	4b36      	ldr	r3, [pc, #216]	; (8000dec <heatplate.8501+0xf0>)
 8000d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	4b36      	ldr	r3, [pc, #216]	; (8000df0 <heatplate.8501+0xf4>)
 8000d18:	801a      	strh	r2, [r3, #0]
			diff = 0;
 8000d1a:	4b36      	ldr	r3, [pc, #216]	; (8000df4 <heatplate.8501+0xf8>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	801a      	strh	r2, [r3, #0]
 8000d20:	e061      	b.n	8000de6 <heatplate.8501+0xea>
		diff-=(int16_t)(encoder_value - last_encoder);
 8000d22:	4b32      	ldr	r3, [pc, #200]	; (8000dec <heatplate.8501+0xf0>)
 8000d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	4b31      	ldr	r3, [pc, #196]	; (8000df0 <heatplate.8501+0xf4>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	b219      	sxth	r1, r3
 8000d32:	4b30      	ldr	r3, [pc, #192]	; (8000df4 <heatplate.8501+0xf8>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	b28b      	uxth	r3, r1
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	b21a      	sxth	r2, r3
 8000d42:	4b2c      	ldr	r3, [pc, #176]	; (8000df4 <heatplate.8501+0xf8>)
 8000d44:	801a      	strh	r2, [r3, #0]
		last_encoder = encoder_value;
 8000d46:	4b29      	ldr	r3, [pc, #164]	; (8000dec <heatplate.8501+0xf0>)
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <heatplate.8501+0xf4>)
 8000d4e:	801a      	strh	r2, [r3, #0]
		if (diff < 0)
 8000d50:	4b28      	ldr	r3, [pc, #160]	; (8000df4 <heatplate.8501+0xf8>)
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	da02      	bge.n	8000d60 <heatplate.8501+0x64>
			diff = 0;
 8000d5a:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <heatplate.8501+0xf8>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	801a      	strh	r2, [r3, #0]
		if (diff > upper_limit)
 8000d60:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <heatplate.8501+0xf8>)
 8000d62:	881b      	ldrh	r3, [r3, #0]
 8000d64:	b21b      	sxth	r3, r3
 8000d66:	2ba0      	cmp	r3, #160	; 0xa0
 8000d68:	dd02      	ble.n	8000d70 <heatplate.8501+0x74>
			diff = upper_limit; // between 0*2 and MAX_TEMP*2
 8000d6a:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <heatplate.8501+0xf8>)
 8000d6c:	22a0      	movs	r2, #160	; 0xa0
 8000d6e:	801a      	strh	r2, [r3, #0]
		if (button.pressed)
 8000d70:	4b21      	ldr	r3, [pc, #132]	; (8000df8 <heatplate.8501+0xfc>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d002      	beq.n	8000d7e <heatplate.8501+0x82>
			diff = 0;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <heatplate.8501+0xf8>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	801a      	strh	r2, [r3, #0]
		temperature_SP = 5*(diff>>1);
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <heatplate.8501+0xf8>)
 8000d80:	881b      	ldrh	r3, [r3, #0]
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	105b      	asrs	r3, r3, #1
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	0092      	lsls	r2, r2, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <heatplate.8501+0x100>)
 8000d94:	801a      	strh	r2, [r3, #0]
		int2string(temperature_SP, buf, sizeof(buf));
 8000d96:	4b19      	ldr	r3, [pc, #100]	; (8000dfc <heatplate.8501+0x100>)
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f107 030c 	add.w	r3, r7, #12
 8000da0:	2203      	movs	r2, #3
 8000da2:	4619      	mov	r1, r3
 8000da4:	f7ff fbc8 	bl	8000538 <int2string>
		lcd_set_xy(&lcd, 7, 0);
 8000da8:	2200      	movs	r2, #0
 8000daa:	2107      	movs	r1, #7
 8000dac:	4814      	ldr	r0, [pc, #80]	; (8000e00 <heatplate.8501+0x104>)
 8000dae:	f7ff fabf 	bl	8000330 <lcd_set_xy>
		lcd_out(&lcd, buf, sizeof(buf));
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	2203      	movs	r2, #3
 8000db8:	4619      	mov	r1, r3
 8000dba:	4811      	ldr	r0, [pc, #68]	; (8000e00 <heatplate.8501+0x104>)
 8000dbc:	f7ff fa83 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, 223);
 8000dc0:	21df      	movs	r1, #223	; 0xdf
 8000dc2:	480f      	ldr	r0, [pc, #60]	; (8000e00 <heatplate.8501+0x104>)
 8000dc4:	f7ff fb3a 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, 0x7E);
 8000dc8:	217e      	movs	r1, #126	; 0x7e
 8000dca:	480d      	ldr	r0, [pc, #52]	; (8000e00 <heatplate.8501+0x104>)
 8000dcc:	f7ff fb36 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 9, 0);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2109      	movs	r1, #9
 8000dd4:	480a      	ldr	r0, [pc, #40]	; (8000e00 <heatplate.8501+0x104>)
 8000dd6:	f7ff faab 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, CURSOR_ENABLE, NO_BLINK);
 8000dda:	2300      	movs	r3, #0
 8000ddc:	2201      	movs	r2, #1
 8000dde:	2101      	movs	r1, #1
 8000de0:	4807      	ldr	r0, [pc, #28]	; (8000e00 <heatplate.8501+0x104>)
 8000de2:	f7ff fa43 	bl	800026c <lcd_mode>
	}
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40000400 	.word	0x40000400
 8000df0:	200001e6 	.word	0x200001e6
 8000df4:	200001e8 	.word	0x200001e8
 8000df8:	200001c8 	.word	0x200001c8
 8000dfc:	200001c4 	.word	0x200001c4
 8000e00:	20000418 	.word	0x20000418

08000e04 <pid>:
 * PID controller
 * @param PV - process variable, with 1/4 grad resolution
 * @param SP - set point, with 1/4 grad resolution
 */
uint8_t pid(uint16_t PV, uint16_t SP)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	; 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	460a      	mov	r2, r1
 8000e0e:	80fb      	strh	r3, [r7, #6]
 8000e10:	4613      	mov	r3, r2
 8000e12:	80bb      	strh	r3, [r7, #4]
	static const int32_t D=10*32768;
	static const int32_t limit_top=100*4*32768;

	static int32_t integral = 0;
	static int32_t last_PV = -1;
	if (last_PV < PV)
 8000e14:	88fa      	ldrh	r2, [r7, #6]
 8000e16:	4b2c      	ldr	r3, [pc, #176]	; (8000ec8 <pid+0xc4>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	dd02      	ble.n	8000e24 <pid+0x20>
		last_PV = PV; // first time, init this thing to avoid jump
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	4a29      	ldr	r2, [pc, #164]	; (8000ec8 <pid+0xc4>)
 8000e22:	6013      	str	r3, [r2, #0]

	int32_t error = SP-PV;
 8000e24:	88ba      	ldrh	r2, [r7, #4]
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	61bb      	str	r3, [r7, #24]
	int32_t p = error * P;
 8000e2c:	4b27      	ldr	r3, [pc, #156]	; (8000ecc <pid+0xc8>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	fb02 f303 	mul.w	r3, r2, r3
 8000e36:	617b      	str	r3, [r7, #20]
	integral += error;
 8000e38:	4b25      	ldr	r3, [pc, #148]	; (8000ed0 <pid+0xcc>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	4413      	add	r3, r2
 8000e40:	4a23      	ldr	r2, [pc, #140]	; (8000ed0 <pid+0xcc>)
 8000e42:	6013      	str	r3, [r2, #0]
	if (integral > limit_top)
 8000e44:	4b22      	ldr	r3, [pc, #136]	; (8000ed0 <pid+0xcc>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b22      	ldr	r3, [pc, #136]	; (8000ed4 <pid+0xd0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	dd03      	ble.n	8000e58 <pid+0x54>
		integral = limit_top;
 8000e50:	4b20      	ldr	r3, [pc, #128]	; (8000ed4 <pid+0xd0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a1e      	ldr	r2, [pc, #120]	; (8000ed0 <pid+0xcc>)
 8000e56:	6013      	str	r3, [r2, #0]
	if (integral < 0)
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <pid+0xcc>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	da02      	bge.n	8000e66 <pid+0x62>
		integral = 0;
 8000e60:	4b1b      	ldr	r3, [pc, #108]	; (8000ed0 <pid+0xcc>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
	int32_t i = integral * I;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <pid+0xcc>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a1b      	ldr	r2, [pc, #108]	; (8000ed8 <pid+0xd4>)
 8000e6c:	6812      	ldr	r2, [r2, #0]
 8000e6e:	fb02 f303 	mul.w	r3, r2, r3
 8000e72:	613b      	str	r3, [r7, #16]
	int32_t d = (last_PV - PV)*D;
 8000e74:	4b14      	ldr	r3, [pc, #80]	; (8000ec8 <pid+0xc4>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	4a17      	ldr	r2, [pc, #92]	; (8000edc <pid+0xd8>)
 8000e7e:	6812      	ldr	r2, [r2, #0]
 8000e80:	fb02 f303 	mul.w	r3, r2, r3
 8000e84:	60fb      	str	r3, [r7, #12]
	last_PV = PV;
 8000e86:	88fb      	ldrh	r3, [r7, #6]
 8000e88:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <pid+0xc4>)
 8000e8a:	6013      	str	r3, [r2, #0]
	int32_t out = (p+i+d)/4/32768;
 8000e8c:	697a      	ldr	r2, [r7, #20]
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	441a      	add	r2, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	4413      	add	r3, r2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	da03      	bge.n	8000ea2 <pid+0x9e>
 8000e9a:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8000e9e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8000ea2:	145b      	asrs	r3, r3, #17
 8000ea4:	61fb      	str	r3, [r7, #28]
	if (out > 100)
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	2b64      	cmp	r3, #100	; 0x64
 8000eaa:	dd01      	ble.n	8000eb0 <pid+0xac>
		out = 100;
 8000eac:	2364      	movs	r3, #100	; 0x64
 8000eae:	61fb      	str	r3, [r7, #28]
	if (out < 0)
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	da01      	bge.n	8000eba <pid+0xb6>
		out = 0;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
	return out;
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	b2db      	uxtb	r3, r3
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3724      	adds	r7, #36	; 0x24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bc80      	pop	{r7}
 8000ec6:	4770      	bx	lr
 8000ec8:	2000001c 	.word	0x2000001c
 8000ecc:	0800a44c 	.word	0x0800a44c
 8000ed0:	200001ec 	.word	0x200001ec
 8000ed4:	0800a450 	.word	0x0800a450
 8000ed8:	0800a454 	.word	0x0800a454
 8000edc:	0800a458 	.word	0x0800a458

08000ee0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	get_max6675();
 8000ee8:	f7ff fc2e 	bl	8000748 <get_max6675>
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	7f1b      	ldrb	r3, [r3, #28]
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d122      	bne.n	8000f3a <HAL_TIM_OC_DelayElapsedCallback+0x5a>
	{
		if (!(MAX6675.data_valid))
 8000ef4:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 8000ef6:	789b      	ldrb	r3, [r3, #2]
 8000ef8:	f083 0301 	eor.w	r3, r3, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d002      	beq.n	8000f08 <HAL_TIM_OC_DelayElapsedCallback+0x28>
			temperature_SP = 0;
 8000f02:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	801a      	strh	r2, [r3, #0]
		pwm_value = pid(MAX6675.temperature, temperature_SP<<2);
 8000f08:	4b0f      	ldr	r3, [pc, #60]	; (8000f48 <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 8000f0a:	881a      	ldrh	r2, [r3, #0]
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	4619      	mov	r1, r3
 8000f16:	4610      	mov	r0, r2
 8000f18:	f7ff ff74 	bl	8000e04 <pid>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	4b0b      	ldr	r3, [pc, #44]	; (8000f50 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000f22:	801a      	strh	r2, [r3, #0]
		uint16_t val = 10*pwm_value;
 8000f24:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	0092      	lsls	r2, r2, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	81fb      	strh	r3, [r7, #14]
		TIM2->CCR1 = val;
 8000f32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f36:	89fb      	ldrh	r3, [r7, #14]
 8000f38:	6353      	str	r3, [r2, #52]	; 0x34
	}
	ascii_max6675();
 8000f3a:	f7ff fc31 	bl	80007a0 <ascii_max6675>
}
 8000f3e:	bf00      	nop
 8000f40:	3710      	adds	r7, #16
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200001b8 	.word	0x200001b8
 8000f4c:	200001c4 	.word	0x200001c4
 8000f50:	200001c2 	.word	0x200001c2

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f000 fc64 	bl	8001824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f846 	bl	8000fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 fa24 	bl	80013ac <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000f64:	f008 fcfc 	bl	8009960 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8000f68:	f000 f89c 	bl	80010a4 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000f6c:	f000 f8d2 	bl	8001114 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f70:	f000 f92a 	bl	80011c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f74:	f000 f9c6 	bl	8001304 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f7e:	4817      	ldr	r0, [pc, #92]	; (8000fdc <main+0x88>)
 8000f80:	f000 ff7f 	bl	8001e82 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000f84:	2100      	movs	r1, #0
 8000f86:	4816      	ldr	r0, [pc, #88]	; (8000fe0 <main+0x8c>)
 8000f88:	f003 ff02 	bl	8004d90 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f8c:	213c      	movs	r1, #60	; 0x3c
 8000f8e:	4815      	ldr	r0, [pc, #84]	; (8000fe4 <main+0x90>)
 8000f90:	f004 f842 	bl	8005018 <HAL_TIM_Encoder_Start>
  TIM2->CCR2 = 998; // timer for PID interrupt + temperature update
 8000f94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f98:	f240 32e6 	movw	r2, #998	; 0x3e6
 8000f9c:	639a      	str	r2, [r3, #56]	; 0x38
  TIM2->CCR3 = 499; // timer for temperature update
 8000f9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fa2:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000fa6:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM2->DIER |= TIM_DIER_CC2IE|TIM_DIER_CC3IE;
 8000fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb2:	f043 030c 	orr.w	r3, r3, #12
 8000fb6:	60d3      	str	r3, [r2, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 8000fb8:	4809      	ldr	r0, [pc, #36]	; (8000fe0 <main+0x8c>)
 8000fba:	f003 fde7 	bl	8004b8c <HAL_TIM_Base_Start_IT>
  delay_init(&htim1);
 8000fbe:	480a      	ldr	r0, [pc, #40]	; (8000fe8 <main+0x94>)
 8000fc0:	f7ff f8c4 	bl	800014c <delay_init>
  init_lcd();
 8000fc4:	f7ff faf6 	bl	80005b4 <init_lcd>
#endif


  while (1)
  {
	  do_button();
 8000fc8:	f7ff fb50 	bl	800066c <do_button>
	  do_blink();
 8000fcc:	f7ff fba0 	bl	8000710 <do_blink>
	  //do_max6675();
	  //do_pwm();
	  do_usb();
 8000fd0:	f7ff fc60 	bl	8000894 <do_usb>
	  //do_lcd();
	  do_interface();
 8000fd4:	f7ff fd00 	bl	80009d8 <do_interface>
	  do_button();
 8000fd8:	e7f6      	b.n	8000fc8 <main+0x74>
 8000fda:	bf00      	nop
 8000fdc:	40010800 	.word	0x40010800
 8000fe0:	20000518 	.word	0x20000518
 8000fe4:	20000430 	.word	0x20000430
 8000fe8:	20000478 	.word	0x20000478

08000fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	; 0x50
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ff6:	2228      	movs	r2, #40	; 0x28
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f009 f970 	bl	800a2e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800101c:	2301      	movs	r3, #1
 800101e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001020:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001024:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800102a:	2301      	movs	r3, #1
 800102c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102e:	2302      	movs	r3, #2
 8001030:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001036:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001038:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800103c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001042:	4618      	mov	r0, r3
 8001044:	f002 fc14 	bl	8003870 <HAL_RCC_OscConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800104e:	f000 fa45 	bl	80014dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
 8001054:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800105e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001062:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2101      	movs	r1, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f002 fe7e 	bl	8003d70 <HAL_RCC_ClockConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800107a:	f000 fa2f 	bl	80014dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800107e:	2310      	movs	r3, #16
 8001080:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001082:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001086:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	4618      	mov	r0, r3
 800108c:	f002 ffd8 	bl	8004040 <HAL_RCCEx_PeriphCLKConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001096:	f000 fa21 	bl	80014dc <Error_Handler>
  }
}
 800109a:	bf00      	nop
 800109c:	3750      	adds	r7, #80	; 0x50
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010a8:	4b18      	ldr	r3, [pc, #96]	; (800110c <MX_SPI1_Init+0x68>)
 80010aa:	4a19      	ldr	r2, [pc, #100]	; (8001110 <MX_SPI1_Init+0x6c>)
 80010ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010ae:	4b17      	ldr	r3, [pc, #92]	; (800110c <MX_SPI1_Init+0x68>)
 80010b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <MX_SPI1_Init+0x68>)
 80010b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010bc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <MX_SPI1_Init+0x68>)
 80010c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010c6:	4b11      	ldr	r3, [pc, #68]	; (800110c <MX_SPI1_Init+0x68>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <MX_SPI1_Init+0x68>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	; (800110c <MX_SPI1_Init+0x68>)
 80010d4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <MX_SPI1_Init+0x68>)
 80010dc:	2230      	movs	r2, #48	; 0x30
 80010de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010e0:	4b0a      	ldr	r3, [pc, #40]	; (800110c <MX_SPI1_Init+0x68>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <MX_SPI1_Init+0x68>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010ec:	4b07      	ldr	r3, [pc, #28]	; (800110c <MX_SPI1_Init+0x68>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <MX_SPI1_Init+0x68>)
 80010f4:	220a      	movs	r2, #10
 80010f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010f8:	4804      	ldr	r0, [pc, #16]	; (800110c <MX_SPI1_Init+0x68>)
 80010fa:	f003 f857 	bl	80041ac <HAL_SPI_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001104:	f000 f9ea 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200004c0 	.word	0x200004c0
 8001110:	40013000 	.word	0x40013000

08001114 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001130:	4b22      	ldr	r3, [pc, #136]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001132:	4a23      	ldr	r2, [pc, #140]	; (80011c0 <MX_TIM1_Init+0xac>)
 8001134:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000000-1;
 8001136:	f002 ff05 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 800113a:	4603      	mov	r3, r0
 800113c:	4a21      	ldr	r2, [pc, #132]	; (80011c4 <MX_TIM1_Init+0xb0>)
 800113e:	fba2 2303 	umull	r2, r3, r2, r3
 8001142:	0c9b      	lsrs	r3, r3, #18
 8001144:	3b01      	subs	r3, #1
 8001146:	4a1d      	ldr	r2, [pc, #116]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001148:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <MX_TIM1_Init+0xa8>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001152:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001156:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001158:	4b18      	ldr	r3, [pc, #96]	; (80011bc <MX_TIM1_Init+0xa8>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800115e:	4b17      	ldr	r3, [pc, #92]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800116a:	4814      	ldr	r0, [pc, #80]	; (80011bc <MX_TIM1_Init+0xa8>)
 800116c:	f003 fc74 	bl	8004a58 <HAL_TIM_Base_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001176:	f000 f9b1 	bl	80014dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800117a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800117e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001180:	f107 0308 	add.w	r3, r7, #8
 8001184:	4619      	mov	r1, r3
 8001186:	480d      	ldr	r0, [pc, #52]	; (80011bc <MX_TIM1_Init+0xa8>)
 8001188:	f004 f9f2 	bl	8005570 <HAL_TIM_ConfigClockSource>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001192:	f000 f9a3 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800119e:	463b      	mov	r3, r7
 80011a0:	4619      	mov	r1, r3
 80011a2:	4806      	ldr	r0, [pc, #24]	; (80011bc <MX_TIM1_Init+0xa8>)
 80011a4:	f004 fd70 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80011ae:	f000 f995 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000478 	.word	0x20000478
 80011c0:	40012c00 	.word	0x40012c00
 80011c4:	431bde83 	.word	0x431bde83

080011c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08e      	sub	sp, #56	; 0x38
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011dc:	f107 0320 	add.w	r3, r7, #32
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
 80011f4:	615a      	str	r2, [r3, #20]
 80011f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011f8:	4b40      	ldr	r3, [pc, #256]	; (80012fc <MX_TIM2_Init+0x134>)
 80011fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000-1;
 8001200:	f002 fea0 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8001204:	4603      	mov	r3, r0
 8001206:	4a3e      	ldr	r2, [pc, #248]	; (8001300 <MX_TIM2_Init+0x138>)
 8001208:	fba2 2303 	umull	r2, r3, r2, r3
 800120c:	099b      	lsrs	r3, r3, #6
 800120e:	3b01      	subs	r3, #1
 8001210:	4a3a      	ldr	r2, [pc, #232]	; (80012fc <MX_TIM2_Init+0x134>)
 8001212:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001214:	4b39      	ldr	r3, [pc, #228]	; (80012fc <MX_TIM2_Init+0x134>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800121a:	4b38      	ldr	r3, [pc, #224]	; (80012fc <MX_TIM2_Init+0x134>)
 800121c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001220:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001222:	4b36      	ldr	r3, [pc, #216]	; (80012fc <MX_TIM2_Init+0x134>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001228:	4b34      	ldr	r3, [pc, #208]	; (80012fc <MX_TIM2_Init+0x134>)
 800122a:	2280      	movs	r2, #128	; 0x80
 800122c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800122e:	4833      	ldr	r0, [pc, #204]	; (80012fc <MX_TIM2_Init+0x134>)
 8001230:	f003 fc12 	bl	8004a58 <HAL_TIM_Base_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800123a:	f000 f94f 	bl	80014dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001244:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001248:	4619      	mov	r1, r3
 800124a:	482c      	ldr	r0, [pc, #176]	; (80012fc <MX_TIM2_Init+0x134>)
 800124c:	f004 f990 	bl	8005570 <HAL_TIM_ConfigClockSource>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001256:	f000 f941 	bl	80014dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800125a:	4828      	ldr	r0, [pc, #160]	; (80012fc <MX_TIM2_Init+0x134>)
 800125c:	f003 fd40 	bl	8004ce0 <HAL_TIM_PWM_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001266:	f000 f939 	bl	80014dc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800126a:	4824      	ldr	r0, [pc, #144]	; (80012fc <MX_TIM2_Init+0x134>)
 800126c:	f003 fce0 	bl	8004c30 <HAL_TIM_OC_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001276:	f000 f931 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001282:	f107 0320 	add.w	r3, r7, #32
 8001286:	4619      	mov	r1, r3
 8001288:	481c      	ldr	r0, [pc, #112]	; (80012fc <MX_TIM2_Init+0x134>)
 800128a:	f004 fcfd 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001294:	f000 f922 	bl	80014dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001298:	2360      	movs	r3, #96	; 0x60
 800129a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	4619      	mov	r1, r3
 80012ae:	4813      	ldr	r0, [pc, #76]	; (80012fc <MX_TIM2_Init+0x134>)
 80012b0:	f004 f8a0 	bl	80053f4 <HAL_TIM_PWM_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 80012ba:	f000 f90f 	bl	80014dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2204      	movs	r2, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	480c      	ldr	r0, [pc, #48]	; (80012fc <MX_TIM2_Init+0x134>)
 80012ca:	f004 f83b 	bl	8005344 <HAL_TIM_OC_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 80012d4:	f000 f902 	bl	80014dc <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	2208      	movs	r2, #8
 80012dc:	4619      	mov	r1, r3
 80012de:	4807      	ldr	r0, [pc, #28]	; (80012fc <MX_TIM2_Init+0x134>)
 80012e0:	f004 f830 	bl	8005344 <HAL_TIM_OC_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0x126>
  {
    Error_Handler();
 80012ea:	f000 f8f7 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ee:	4803      	ldr	r0, [pc, #12]	; (80012fc <MX_TIM2_Init+0x134>)
 80012f0:	f000 fa00 	bl	80016f4 <HAL_TIM_MspPostInit>

}
 80012f4:	bf00      	nop
 80012f6:	3738      	adds	r7, #56	; 0x38
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000518 	.word	0x20000518
 8001300:	10624dd3 	.word	0x10624dd3

08001304 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08c      	sub	sp, #48	; 0x30
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	2224      	movs	r2, #36	; 0x24
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f008 ffe4 	bl	800a2e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001320:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <MX_TIM3_Init+0xa0>)
 8001322:	4a21      	ldr	r2, [pc, #132]	; (80013a8 <MX_TIM3_Init+0xa4>)
 8001324:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001326:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <MX_TIM3_Init+0xa0>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b1d      	ldr	r3, [pc, #116]	; (80013a4 <MX_TIM3_Init+0xa0>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001332:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <MX_TIM3_Init+0xa0>)
 8001334:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001338:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <MX_TIM3_Init+0xa0>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001340:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <MX_TIM3_Init+0xa0>)
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001346:	2301      	movs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800134e:	2301      	movs	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001356:	230a      	movs	r3, #10
 8001358:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800135e:	2301      	movs	r3, #1
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001366:	230a      	movs	r3, #10
 8001368:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	4619      	mov	r1, r3
 8001370:	480c      	ldr	r0, [pc, #48]	; (80013a4 <MX_TIM3_Init+0xa0>)
 8001372:	f003 fdaf 	bl	8004ed4 <HAL_TIM_Encoder_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800137c:	f000 f8ae 	bl	80014dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	4619      	mov	r1, r3
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <MX_TIM3_Init+0xa0>)
 800138e:	f004 fc7b 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001398:	f000 f8a0 	bl	80014dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	3730      	adds	r7, #48	; 0x30
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000430 	.word	0x20000430
 80013a8:	40000400 	.word	0x40000400

080013ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c0:	4b42      	ldr	r3, [pc, #264]	; (80014cc <MX_GPIO_Init+0x120>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a41      	ldr	r2, [pc, #260]	; (80014cc <MX_GPIO_Init+0x120>)
 80013c6:	f043 0310 	orr.w	r3, r3, #16
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b3f      	ldr	r3, [pc, #252]	; (80014cc <MX_GPIO_Init+0x120>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013d8:	4b3c      	ldr	r3, [pc, #240]	; (80014cc <MX_GPIO_Init+0x120>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a3b      	ldr	r2, [pc, #236]	; (80014cc <MX_GPIO_Init+0x120>)
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b39      	ldr	r3, [pc, #228]	; (80014cc <MX_GPIO_Init+0x120>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0320 	and.w	r3, r3, #32
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b36      	ldr	r3, [pc, #216]	; (80014cc <MX_GPIO_Init+0x120>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a35      	ldr	r2, [pc, #212]	; (80014cc <MX_GPIO_Init+0x120>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b33      	ldr	r3, [pc, #204]	; (80014cc <MX_GPIO_Init+0x120>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	607b      	str	r3, [r7, #4]
 8001406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001408:	4b30      	ldr	r3, [pc, #192]	; (80014cc <MX_GPIO_Init+0x120>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a2f      	ldr	r2, [pc, #188]	; (80014cc <MX_GPIO_Init+0x120>)
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b2d      	ldr	r3, [pc, #180]	; (80014cc <MX_GPIO_Init+0x120>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	603b      	str	r3, [r7, #0]
 800141e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001426:	482a      	ldr	r0, [pc, #168]	; (80014d0 <MX_GPIO_Init+0x124>)
 8001428:	f000 fd2b 	bl	8001e82 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 800142c:	2201      	movs	r2, #1
 800142e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001432:	4828      	ldr	r0, [pc, #160]	; (80014d4 <MX_GPIO_Init+0x128>)
 8001434:	f000 fd25 	bl	8001e82 <HAL_GPIO_WritePin>
                          |hd_4_Pin|hd_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800143e:	4826      	ldr	r0, [pc, #152]	; (80014d8 <MX_GPIO_Init+0x12c>)
 8001440:	f000 fd1f 	bl	8001e82 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, debug_a_Pin|debug_b_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 7140 	mov.w	r1, #768	; 0x300
 800144a:	4822      	ldr	r0, [pc, #136]	; (80014d4 <MX_GPIO_Init+0x128>)
 800144c:	f000 fd19 	bl	8001e82 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001450:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2302      	movs	r3, #2
 8001460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001462:	f107 0310 	add.w	r3, r7, #16
 8001466:	4619      	mov	r1, r3
 8001468:	4819      	ldr	r0, [pc, #100]	; (80014d0 <MX_GPIO_Init+0x124>)
 800146a:	f000 fb6f 	bl	8001b4c <HAL_GPIO_Init>

  /*Configure GPIO pins : hd_7_Pin hd_6_Pin hd_RS_Pin hd_E_Pin
                           hd_4_Pin hd_5_Pin debug_a_Pin debug_b_Pin */
  GPIO_InitStruct.Pin = hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 800146e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001472:	613b      	str	r3, [r7, #16]
                          |hd_4_Pin|hd_5_Pin|debug_a_Pin|debug_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001474:	2301      	movs	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147c:	2302      	movs	r3, #2
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	4619      	mov	r1, r3
 8001486:	4813      	ldr	r0, [pc, #76]	; (80014d4 <MX_GPIO_Init+0x128>)
 8001488:	f000 fb60 	bl	8001b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_EN_Pin */
  GPIO_InitStruct.Pin = USB_EN_Pin;
 800148c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001490:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2302      	movs	r3, #2
 800149c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_EN_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0310 	add.w	r3, r7, #16
 80014a2:	4619      	mov	r1, r3
 80014a4:	480c      	ldr	r0, [pc, #48]	; (80014d8 <MX_GPIO_Init+0x12c>)
 80014a6:	f000 fb51 	bl	8001b4c <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_s_Pin */
  GPIO_InitStruct.Pin = enc_s_Pin;
 80014aa:	2308      	movs	r3, #8
 80014ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(enc_s_GPIO_Port, &GPIO_InitStruct);
 80014b6:	f107 0310 	add.w	r3, r7, #16
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_GPIO_Init+0x128>)
 80014be:	f000 fb45 	bl	8001b4c <HAL_GPIO_Init>

}
 80014c2:	bf00      	nop
 80014c4:	3720      	adds	r7, #32
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40011000 	.word	0x40011000
 80014d4:	40010c00 	.word	0x40010c00
 80014d8:	40010800 	.word	0x40010800

080014dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
}
 80014e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <Error_Handler+0x8>
	...

080014e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <HAL_MspInit+0x5c>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	4a14      	ldr	r2, [pc, #80]	; (8001544 <HAL_MspInit+0x5c>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6193      	str	r3, [r2, #24]
 80014fa:	4b12      	ldr	r3, [pc, #72]	; (8001544 <HAL_MspInit+0x5c>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <HAL_MspInit+0x5c>)
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <HAL_MspInit+0x5c>)
 800150c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001510:	61d3      	str	r3, [r2, #28]
 8001512:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <HAL_MspInit+0x5c>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_MspInit+0x60>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	4a04      	ldr	r2, [pc, #16]	; (8001548 <HAL_MspInit+0x60>)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	40021000 	.word	0x40021000
 8001548:	40010000 	.word	0x40010000

0800154c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0310 	add.w	r3, r7, #16
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a1b      	ldr	r2, [pc, #108]	; (80015d4 <HAL_SPI_MspInit+0x88>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d12f      	bne.n	80015cc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800156c:	4b1a      	ldr	r3, [pc, #104]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a19      	ldr	r2, [pc, #100]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 8001572:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a13      	ldr	r2, [pc, #76]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 800158a:	f043 0304 	orr.w	r3, r3, #4
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_SPI_MspInit+0x8c>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800159c:	2330      	movs	r3, #48	; 0x30
 800159e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a0:	2302      	movs	r3, #2
 80015a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a4:	2303      	movs	r3, #3
 80015a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	4619      	mov	r1, r3
 80015ae:	480b      	ldr	r0, [pc, #44]	; (80015dc <HAL_SPI_MspInit+0x90>)
 80015b0:	f000 facc 	bl	8001b4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015b4:	2340      	movs	r3, #64	; 0x40
 80015b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015bc:	2301      	movs	r3, #1
 80015be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f107 0310 	add.w	r3, r7, #16
 80015c4:	4619      	mov	r1, r3
 80015c6:	4805      	ldr	r0, [pc, #20]	; (80015dc <HAL_SPI_MspInit+0x90>)
 80015c8:	f000 fac0 	bl	8001b4c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015cc:	bf00      	nop
 80015ce:	3720      	adds	r7, #32
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40013000 	.word	0x40013000
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010800 	.word	0x40010800

080015e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a16      	ldr	r2, [pc, #88]	; (8001648 <HAL_TIM_Base_MspInit+0x68>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d10c      	bne.n	800160c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015f2:	4b16      	ldr	r3, [pc, #88]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	4a15      	ldr	r2, [pc, #84]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 80015f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015fc:	6193      	str	r3, [r2, #24]
 80015fe:	4b13      	ldr	r3, [pc, #76]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800160a:	e018      	b.n	800163e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001614:	d113      	bne.n	800163e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001616:	4b0d      	ldr	r3, [pc, #52]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4a0c      	ldr	r2, [pc, #48]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	61d3      	str	r3, [r2, #28]
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_TIM_Base_MspInit+0x6c>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2100      	movs	r1, #0
 8001632:	201c      	movs	r0, #28
 8001634:	f000 fa53 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001638:	201c      	movs	r0, #28
 800163a:	f000 fa6c 	bl	8001b16 <HAL_NVIC_EnableIRQ>
}
 800163e:	bf00      	nop
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40012c00 	.word	0x40012c00
 800164c:	40021000 	.word	0x40021000

08001650 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	; 0x28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a1e      	ldr	r2, [pc, #120]	; (80016e4 <HAL_TIM_Encoder_MspInit+0x94>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d135      	bne.n	80016dc <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001670:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	4a1c      	ldr	r2, [pc, #112]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 8001676:	f043 0302 	orr.w	r3, r3, #2
 800167a:	61d3      	str	r3, [r2, #28]
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	613b      	str	r3, [r7, #16]
 8001686:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a16      	ldr	r2, [pc, #88]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 800168e:	f043 0308 	orr.w	r3, r3, #8
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <HAL_TIM_Encoder_MspInit+0x98>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0308 	and.w	r3, r3, #8
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 80016a0:	2330      	movs	r3, #48	; 0x30
 80016a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	4619      	mov	r1, r3
 80016b2:	480e      	ldr	r0, [pc, #56]	; (80016ec <HAL_TIM_Encoder_MspInit+0x9c>)
 80016b4:	f000 fa4a 	bl	8001b4c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80016b8:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_TIM_Encoder_MspInit+0xa0>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80016c4:	627b      	str	r3, [r7, #36]	; 0x24
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80016cc:	627b      	str	r3, [r7, #36]	; 0x24
 80016ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
 80016d6:	4a06      	ldr	r2, [pc, #24]	; (80016f0 <HAL_TIM_Encoder_MspInit+0xa0>)
 80016d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016da:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016dc:	bf00      	nop
 80016de:	3728      	adds	r7, #40	; 0x28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40000400 	.word	0x40000400
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010c00 	.word	0x40010c00
 80016f0:	40010000 	.word	0x40010000

080016f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001712:	d117      	bne.n	8001744 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	4b0d      	ldr	r3, [pc, #52]	; (800174c <HAL_TIM_MspPostInit+0x58>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	4a0c      	ldr	r2, [pc, #48]	; (800174c <HAL_TIM_MspPostInit+0x58>)
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	6193      	str	r3, [r2, #24]
 8001720:	4b0a      	ldr	r3, [pc, #40]	; (800174c <HAL_TIM_MspPostInit+0x58>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	f003 0304 	and.w	r3, r3, #4
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800172c:	2301      	movs	r3, #1
 800172e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001730:	2302      	movs	r3, #2
 8001732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2302      	movs	r3, #2
 8001736:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	4619      	mov	r1, r3
 800173e:	4804      	ldr	r0, [pc, #16]	; (8001750 <HAL_TIM_MspPostInit+0x5c>)
 8001740:	f000 fa04 	bl	8001b4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001744:	bf00      	nop
 8001746:	3720      	adds	r7, #32
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40021000 	.word	0x40021000
 8001750:	40010800 	.word	0x40010800

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <NMI_Handler+0x4>

0800175a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175e:	e7fe      	b.n	800175e <HardFault_Handler+0x4>

08001760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <MemManage_Handler+0x4>

08001766 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800176a:	e7fe      	b.n	800176a <BusFault_Handler+0x4>

0800176c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001770:	e7fe      	b.n	8001770 <UsageFault_Handler+0x4>

08001772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179a:	f000 f889 	bl	80018b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80017aa:	f000 fccc 	bl	8002146 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200011f8 	.word	0x200011f8

080017b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <TIM2_IRQHandler+0x10>)
 80017be:	f003 fcb9 	bl	8005134 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000518 	.word	0x20000518

080017cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017dc:	4a0d      	ldr	r2, [pc, #52]	; (8001814 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e0:	e002      	b.n	80017e8 <LoopCopyDataInit>

080017e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e6:	3304      	adds	r3, #4

080017e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ec:	d3f9      	bcc.n	80017e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017f0:	4c0a      	ldr	r4, [pc, #40]	; (800181c <LoopFillZerobss+0x22>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f4:	e001      	b.n	80017fa <LoopFillZerobss>

080017f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f8:	3204      	adds	r2, #4

080017fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017fc:	d3fb      	bcc.n	80017f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017fe:	f7ff ffe5 	bl	80017cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001802:	f008 fd49 	bl	800a298 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001806:	f7ff fba5 	bl	8000f54 <main>
  bx lr
 800180a:	4770      	bx	lr
  ldr r0, =_sdata
 800180c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001810:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8001814:	0800a474 	.word	0x0800a474
  ldr r2, =_sbss
 8001818:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 800181c:	200014e4 	.word	0x200014e4

08001820 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001820:	e7fe      	b.n	8001820 <ADC1_2_IRQHandler>
	...

08001824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001828:	4b08      	ldr	r3, [pc, #32]	; (800184c <HAL_Init+0x28>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <HAL_Init+0x28>)
 800182e:	f043 0310 	orr.w	r3, r3, #16
 8001832:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001834:	2003      	movs	r0, #3
 8001836:	f000 f947 	bl	8001ac8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800183a:	2000      	movs	r0, #0
 800183c:	f000 f808 	bl	8001850 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001840:	f7ff fe52 	bl	80014e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40022000 	.word	0x40022000

08001850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <HAL_InitTick+0x54>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_InitTick+0x58>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001866:	fbb3 f3f1 	udiv	r3, r3, r1
 800186a:	fbb2 f3f3 	udiv	r3, r2, r3
 800186e:	4618      	mov	r0, r3
 8001870:	f000 f95f 	bl	8001b32 <HAL_SYSTICK_Config>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e00e      	b.n	800189c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d80a      	bhi.n	800189a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001884:	2200      	movs	r2, #0
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	f04f 30ff 	mov.w	r0, #4294967295
 800188c:	f000 f927 	bl	8001ade <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001890:	4a06      	ldr	r2, [pc, #24]	; (80018ac <HAL_InitTick+0x5c>)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000020 	.word	0x20000020
 80018a8:	20000028 	.word	0x20000028
 80018ac:	20000024 	.word	0x20000024

080018b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <HAL_IncTick+0x1c>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <HAL_IncTick+0x20>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	4a03      	ldr	r2, [pc, #12]	; (80018d0 <HAL_IncTick+0x20>)
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr
 80018cc:	20000028 	.word	0x20000028
 80018d0:	20000560 	.word	0x20000560

080018d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  return uwTick;
 80018d8:	4b02      	ldr	r3, [pc, #8]	; (80018e4 <HAL_GetTick+0x10>)
 80018da:	681b      	ldr	r3, [r3, #0]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr
 80018e4:	20000560 	.word	0x20000560

080018e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f0:	f7ff fff0 	bl	80018d4 <HAL_GetTick>
 80018f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001900:	d005      	beq.n	800190e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001902:	4b0a      	ldr	r3, [pc, #40]	; (800192c <HAL_Delay+0x44>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	461a      	mov	r2, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4413      	add	r3, r2
 800190c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800190e:	bf00      	nop
 8001910:	f7ff ffe0 	bl	80018d4 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	429a      	cmp	r2, r3
 800191e:	d8f7      	bhi.n	8001910 <HAL_Delay+0x28>
  {
  }
}
 8001920:	bf00      	nop
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000028 	.word	0x20000028

08001930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b480      	push	{r7}
 8001932:	b085      	sub	sp, #20
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800194c:	4013      	ands	r3, r2
 800194e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001958:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001962:	4a04      	ldr	r2, [pc, #16]	; (8001974 <__NVIC_SetPriorityGrouping+0x44>)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	60d3      	str	r3, [r2, #12]
}
 8001968:	bf00      	nop
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800197c:	4b04      	ldr	r3, [pc, #16]	; (8001990 <__NVIC_GetPriorityGrouping+0x18>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	0a1b      	lsrs	r3, r3, #8
 8001982:	f003 0307 	and.w	r3, r3, #7
}
 8001986:	4618      	mov	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	db0b      	blt.n	80019be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	f003 021f 	and.w	r2, r3, #31
 80019ac:	4906      	ldr	r1, [pc, #24]	; (80019c8 <__NVIC_EnableIRQ+0x34>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	095b      	lsrs	r3, r3, #5
 80019b4:	2001      	movs	r0, #1
 80019b6:	fa00 f202 	lsl.w	r2, r0, r2
 80019ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	e000e100 	.word	0xe000e100

080019cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	db0a      	blt.n	80019f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	490c      	ldr	r1, [pc, #48]	; (8001a18 <__NVIC_SetPriority+0x4c>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	440b      	add	r3, r1
 80019f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f4:	e00a      	b.n	8001a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	4908      	ldr	r1, [pc, #32]	; (8001a1c <__NVIC_SetPriority+0x50>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	3b04      	subs	r3, #4
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	440b      	add	r3, r1
 8001a0a:	761a      	strb	r2, [r3, #24]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000e100 	.word	0xe000e100
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 0307 	and.w	r3, r3, #7
 8001a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f1c3 0307 	rsb	r3, r3, #7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	bf28      	it	cs
 8001a3e:	2304      	movcs	r3, #4
 8001a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	3304      	adds	r3, #4
 8001a46:	2b06      	cmp	r3, #6
 8001a48:	d902      	bls.n	8001a50 <NVIC_EncodePriority+0x30>
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3b03      	subs	r3, #3
 8001a4e:	e000      	b.n	8001a52 <NVIC_EncodePriority+0x32>
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a54:	f04f 32ff 	mov.w	r2, #4294967295
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43da      	mvns	r2, r3
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	401a      	ands	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a68:	f04f 31ff 	mov.w	r1, #4294967295
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a72:	43d9      	mvns	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a78:	4313      	orrs	r3, r2
         );
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3724      	adds	r7, #36	; 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a94:	d301      	bcc.n	8001a9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00f      	b.n	8001aba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9a:	4a0a      	ldr	r2, [pc, #40]	; (8001ac4 <SysTick_Config+0x40>)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa2:	210f      	movs	r1, #15
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa8:	f7ff ff90 	bl	80019cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <SysTick_Config+0x40>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab2:	4b04      	ldr	r3, [pc, #16]	; (8001ac4 <SysTick_Config+0x40>)
 8001ab4:	2207      	movs	r2, #7
 8001ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	e000e010 	.word	0xe000e010

08001ac8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ff2d 	bl	8001930 <__NVIC_SetPriorityGrouping>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b086      	sub	sp, #24
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	60b9      	str	r1, [r7, #8]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001af0:	f7ff ff42 	bl	8001978 <__NVIC_GetPriorityGrouping>
 8001af4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	68b9      	ldr	r1, [r7, #8]
 8001afa:	6978      	ldr	r0, [r7, #20]
 8001afc:	f7ff ff90 	bl	8001a20 <NVIC_EncodePriority>
 8001b00:	4602      	mov	r2, r0
 8001b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff5f 	bl	80019cc <__NVIC_SetPriority>
}
 8001b0e:	bf00      	nop
 8001b10:	3718      	adds	r7, #24
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff ff35 	bl	8001994 <__NVIC_EnableIRQ>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff ffa2 	bl	8001a84 <SysTick_Config>
 8001b40:	4603      	mov	r3, r0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b08b      	sub	sp, #44	; 0x2c
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b5e:	e169      	b.n	8001e34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b60:	2201      	movs	r2, #1
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	69fa      	ldr	r2, [r7, #28]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	f040 8158 	bne.w	8001e2e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4a9a      	ldr	r2, [pc, #616]	; (8001dec <HAL_GPIO_Init+0x2a0>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d05e      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
 8001b88:	4a98      	ldr	r2, [pc, #608]	; (8001dec <HAL_GPIO_Init+0x2a0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d875      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001b8e:	4a98      	ldr	r2, [pc, #608]	; (8001df0 <HAL_GPIO_Init+0x2a4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d058      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
 8001b94:	4a96      	ldr	r2, [pc, #600]	; (8001df0 <HAL_GPIO_Init+0x2a4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d86f      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001b9a:	4a96      	ldr	r2, [pc, #600]	; (8001df4 <HAL_GPIO_Init+0x2a8>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d052      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
 8001ba0:	4a94      	ldr	r2, [pc, #592]	; (8001df4 <HAL_GPIO_Init+0x2a8>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d869      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001ba6:	4a94      	ldr	r2, [pc, #592]	; (8001df8 <HAL_GPIO_Init+0x2ac>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d04c      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
 8001bac:	4a92      	ldr	r2, [pc, #584]	; (8001df8 <HAL_GPIO_Init+0x2ac>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d863      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001bb2:	4a92      	ldr	r2, [pc, #584]	; (8001dfc <HAL_GPIO_Init+0x2b0>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d046      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
 8001bb8:	4a90      	ldr	r2, [pc, #576]	; (8001dfc <HAL_GPIO_Init+0x2b0>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d85d      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001bbe:	2b12      	cmp	r3, #18
 8001bc0:	d82a      	bhi.n	8001c18 <HAL_GPIO_Init+0xcc>
 8001bc2:	2b12      	cmp	r3, #18
 8001bc4:	d859      	bhi.n	8001c7a <HAL_GPIO_Init+0x12e>
 8001bc6:	a201      	add	r2, pc, #4	; (adr r2, 8001bcc <HAL_GPIO_Init+0x80>)
 8001bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bcc:	08001c47 	.word	0x08001c47
 8001bd0:	08001c21 	.word	0x08001c21
 8001bd4:	08001c33 	.word	0x08001c33
 8001bd8:	08001c75 	.word	0x08001c75
 8001bdc:	08001c7b 	.word	0x08001c7b
 8001be0:	08001c7b 	.word	0x08001c7b
 8001be4:	08001c7b 	.word	0x08001c7b
 8001be8:	08001c7b 	.word	0x08001c7b
 8001bec:	08001c7b 	.word	0x08001c7b
 8001bf0:	08001c7b 	.word	0x08001c7b
 8001bf4:	08001c7b 	.word	0x08001c7b
 8001bf8:	08001c7b 	.word	0x08001c7b
 8001bfc:	08001c7b 	.word	0x08001c7b
 8001c00:	08001c7b 	.word	0x08001c7b
 8001c04:	08001c7b 	.word	0x08001c7b
 8001c08:	08001c7b 	.word	0x08001c7b
 8001c0c:	08001c7b 	.word	0x08001c7b
 8001c10:	08001c29 	.word	0x08001c29
 8001c14:	08001c3d 	.word	0x08001c3d
 8001c18:	4a79      	ldr	r2, [pc, #484]	; (8001e00 <HAL_GPIO_Init+0x2b4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d013      	beq.n	8001c46 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c1e:	e02c      	b.n	8001c7a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	623b      	str	r3, [r7, #32]
          break;
 8001c26:	e029      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	623b      	str	r3, [r7, #32]
          break;
 8001c30:	e024      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	3308      	adds	r3, #8
 8001c38:	623b      	str	r3, [r7, #32]
          break;
 8001c3a:	e01f      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	330c      	adds	r3, #12
 8001c42:	623b      	str	r3, [r7, #32]
          break;
 8001c44:	e01a      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d102      	bne.n	8001c54 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c4e:	2304      	movs	r3, #4
 8001c50:	623b      	str	r3, [r7, #32]
          break;
 8001c52:	e013      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d105      	bne.n	8001c68 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	611a      	str	r2, [r3, #16]
          break;
 8001c66:	e009      	b.n	8001c7c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c68:	2308      	movs	r3, #8
 8001c6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	69fa      	ldr	r2, [r7, #28]
 8001c70:	615a      	str	r2, [r3, #20]
          break;
 8001c72:	e003      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c74:	2300      	movs	r3, #0
 8001c76:	623b      	str	r3, [r7, #32]
          break;
 8001c78:	e000      	b.n	8001c7c <HAL_GPIO_Init+0x130>
          break;
 8001c7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	2bff      	cmp	r3, #255	; 0xff
 8001c80:	d801      	bhi.n	8001c86 <HAL_GPIO_Init+0x13a>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	e001      	b.n	8001c8a <HAL_GPIO_Init+0x13e>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	3304      	adds	r3, #4
 8001c8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2bff      	cmp	r3, #255	; 0xff
 8001c90:	d802      	bhi.n	8001c98 <HAL_GPIO_Init+0x14c>
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	e002      	b.n	8001c9e <HAL_GPIO_Init+0x152>
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	3b08      	subs	r3, #8
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	210f      	movs	r1, #15
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cac:	43db      	mvns	r3, r3
 8001cae:	401a      	ands	r2, r3
 8001cb0:	6a39      	ldr	r1, [r7, #32]
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 80b1 	beq.w	8001e2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ccc:	4b4d      	ldr	r3, [pc, #308]	; (8001e04 <HAL_GPIO_Init+0x2b8>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a4c      	ldr	r2, [pc, #304]	; (8001e04 <HAL_GPIO_Init+0x2b8>)
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b4a      	ldr	r3, [pc, #296]	; (8001e04 <HAL_GPIO_Init+0x2b8>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ce4:	4a48      	ldr	r2, [pc, #288]	; (8001e08 <HAL_GPIO_Init+0x2bc>)
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	3302      	adds	r3, #2
 8001cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	f003 0303 	and.w	r3, r3, #3
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	220f      	movs	r2, #15
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	4013      	ands	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a40      	ldr	r2, [pc, #256]	; (8001e0c <HAL_GPIO_Init+0x2c0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d013      	beq.n	8001d38 <HAL_GPIO_Init+0x1ec>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a3f      	ldr	r2, [pc, #252]	; (8001e10 <HAL_GPIO_Init+0x2c4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d00d      	beq.n	8001d34 <HAL_GPIO_Init+0x1e8>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a3e      	ldr	r2, [pc, #248]	; (8001e14 <HAL_GPIO_Init+0x2c8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d007      	beq.n	8001d30 <HAL_GPIO_Init+0x1e4>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a3d      	ldr	r2, [pc, #244]	; (8001e18 <HAL_GPIO_Init+0x2cc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d101      	bne.n	8001d2c <HAL_GPIO_Init+0x1e0>
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e006      	b.n	8001d3a <HAL_GPIO_Init+0x1ee>
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	e004      	b.n	8001d3a <HAL_GPIO_Init+0x1ee>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e002      	b.n	8001d3a <HAL_GPIO_Init+0x1ee>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <HAL_GPIO_Init+0x1ee>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d3c:	f002 0203 	and.w	r2, r2, #3
 8001d40:	0092      	lsls	r2, r2, #2
 8001d42:	4093      	lsls	r3, r2
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d4a:	492f      	ldr	r1, [pc, #188]	; (8001e08 <HAL_GPIO_Init+0x2bc>)
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4e:	089b      	lsrs	r3, r3, #2
 8001d50:	3302      	adds	r3, #2
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d006      	beq.n	8001d72 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d64:	4b2d      	ldr	r3, [pc, #180]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	492c      	ldr	r1, [pc, #176]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	600b      	str	r3, [r1, #0]
 8001d70:	e006      	b.n	8001d80 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d72:	4b2a      	ldr	r3, [pc, #168]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	4928      	ldr	r1, [pc, #160]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d006      	beq.n	8001d9a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d8c:	4b23      	ldr	r3, [pc, #140]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	4922      	ldr	r1, [pc, #136]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
 8001d98:	e006      	b.n	8001da8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d9a:	4b20      	ldr	r3, [pc, #128]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001d9c:	685a      	ldr	r2, [r3, #4]
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	43db      	mvns	r3, r3
 8001da2:	491e      	ldr	r1, [pc, #120]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d006      	beq.n	8001dc2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001db4:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	4918      	ldr	r1, [pc, #96]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	608b      	str	r3, [r1, #8]
 8001dc0:	e006      	b.n	8001dd0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dc2:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	43db      	mvns	r3, r3
 8001dca:	4914      	ldr	r1, [pc, #80]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d021      	beq.n	8001e20 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	490e      	ldr	r1, [pc, #56]	; (8001e1c <HAL_GPIO_Init+0x2d0>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	60cb      	str	r3, [r1, #12]
 8001de8:	e021      	b.n	8001e2e <HAL_GPIO_Init+0x2e2>
 8001dea:	bf00      	nop
 8001dec:	10320000 	.word	0x10320000
 8001df0:	10310000 	.word	0x10310000
 8001df4:	10220000 	.word	0x10220000
 8001df8:	10210000 	.word	0x10210000
 8001dfc:	10120000 	.word	0x10120000
 8001e00:	10110000 	.word	0x10110000
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40010000 	.word	0x40010000
 8001e0c:	40010800 	.word	0x40010800
 8001e10:	40010c00 	.word	0x40010c00
 8001e14:	40011000 	.word	0x40011000
 8001e18:	40011400 	.word	0x40011400
 8001e1c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e20:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_GPIO_Init+0x304>)
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	43db      	mvns	r3, r3
 8001e28:	4909      	ldr	r1, [pc, #36]	; (8001e50 <HAL_GPIO_Init+0x304>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e30:	3301      	adds	r3, #1
 8001e32:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f47f ae8e 	bne.w	8001b60 <HAL_GPIO_Init+0x14>
  }
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	372c      	adds	r7, #44	; 0x2c
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr
 8001e50:	40010400 	.word	0x40010400

08001e54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	887b      	ldrh	r3, [r7, #2]
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d002      	beq.n	8001e72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	73fb      	strb	r3, [r7, #15]
 8001e70:	e001      	b.n	8001e76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	807b      	strh	r3, [r7, #2]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e92:	787b      	ldrb	r3, [r7, #1]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e98:	887a      	ldrh	r2, [r7, #2]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e9e:	e003      	b.n	8001ea8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ea0:	887b      	ldrh	r3, [r7, #2]
 8001ea2:	041a      	lsls	r2, r3, #16
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	611a      	str	r2, [r3, #16]
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr

08001eb2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b085      	sub	sp, #20
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	460b      	mov	r3, r1
 8001ebc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68db      	ldr	r3, [r3, #12]
 8001ec2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ec4:	887a      	ldrh	r2, [r7, #2]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	041a      	lsls	r2, r3, #16
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	43d9      	mvns	r1, r3
 8001ed0:	887b      	ldrh	r3, [r7, #2]
 8001ed2:	400b      	ands	r3, r1
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	611a      	str	r2, [r3, #16]
}
 8001eda:	bf00      	nop
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ee6:	b08b      	sub	sp, #44	; 0x2c
 8001ee8:	af06      	add	r7, sp, #24
 8001eea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e0fd      	b.n	80020f2 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f007 ff1a 	bl	8009d44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2203      	movs	r2, #3
 8001f14:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f003 ff49 	bl	8005db4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	687e      	ldr	r6, [r7, #4]
 8001f2a:	466d      	mov	r5, sp
 8001f2c:	f106 0410 	add.w	r4, r6, #16
 8001f30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	602b      	str	r3, [r5, #0]
 8001f38:	1d33      	adds	r3, r6, #4
 8001f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f3c:	6838      	ldr	r0, [r7, #0]
 8001f3e:	f003 ff13 	bl	8005d68 <USB_CoreInit>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0ce      	b.n	80020f2 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2100      	movs	r1, #0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f003 ff44 	bl	8005de8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f60:	2300      	movs	r3, #0
 8001f62:	73fb      	strb	r3, [r7, #15]
 8001f64:	e04c      	b.n	8002000 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	00db      	lsls	r3, r3, #3
 8001f74:	440b      	add	r3, r1
 8001f76:	3301      	adds	r3, #1
 8001f78:	2201      	movs	r2, #1
 8001f7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
 8001f7e:	6879      	ldr	r1, [r7, #4]
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	4613      	mov	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f90:	7bfa      	ldrb	r2, [r7, #15]
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	b298      	uxth	r0, r3
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4413      	add	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3336      	adds	r3, #54	; 0x36
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	440b      	add	r3, r1
 8001fb8:	3303      	adds	r3, #3
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fbe:	7bfa      	ldrb	r2, [r7, #15]
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	440b      	add	r3, r1
 8001fcc:	3338      	adds	r3, #56	; 0x38
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fd2:	7bfa      	ldrb	r2, [r7, #15]
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	440b      	add	r3, r1
 8001fe0:	333c      	adds	r3, #60	; 0x3c
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	440b      	add	r3, r1
 8001ff4:	3340      	adds	r3, #64	; 0x40
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]
 8002000:	7bfa      	ldrb	r2, [r7, #15]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	429a      	cmp	r2, r3
 8002008:	d3ad      	bcc.n	8001f66 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]
 800200e:	e044      	b.n	800209a <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002010:	7bfa      	ldrb	r2, [r7, #15]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	4613      	mov	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	440b      	add	r3, r1
 800201e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002022:	2200      	movs	r2, #0
 8002024:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002026:	7bfa      	ldrb	r2, [r7, #15]
 8002028:	6879      	ldr	r1, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	00db      	lsls	r3, r3, #3
 8002032:	440b      	add	r3, r1
 8002034:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002038:	7bfa      	ldrb	r2, [r7, #15]
 800203a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800203c:	7bfa      	ldrb	r2, [r7, #15]
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	440b      	add	r3, r1
 800204a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800204e:	2200      	movs	r2, #0
 8002050:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002052:	7bfa      	ldrb	r2, [r7, #15]
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	4613      	mov	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4413      	add	r3, r2
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	440b      	add	r3, r1
 8002060:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800207e:	7bfa      	ldrb	r2, [r7, #15]
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	4613      	mov	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	3301      	adds	r3, #1
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d3b5      	bcc.n	8002010 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	603b      	str	r3, [r7, #0]
 80020aa:	687e      	ldr	r6, [r7, #4]
 80020ac:	466d      	mov	r5, sp
 80020ae:	f106 0410 	add.w	r4, r6, #16
 80020b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020b6:	6823      	ldr	r3, [r4, #0]
 80020b8:	602b      	str	r3, [r5, #0]
 80020ba:	1d33      	adds	r3, r6, #4
 80020bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020be:	6838      	ldr	r0, [r7, #0]
 80020c0:	f003 fe9e 	bl	8005e00 <USB_DevInit>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d005      	beq.n	80020d6 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2202      	movs	r2, #2
 80020ce:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00d      	b.n	80020f2 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f006 f80f 	bl	800810e <USB_DevDisconnect>

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020fa <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_PCD_Start+0x16>
 800210c:	2302      	movs	r3, #2
 800210e:	e016      	b.n	800213e <HAL_PCD_Start+0x44>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f003 fe33 	bl	8005d88 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002122:	2101      	movs	r1, #1
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f008 f880 	bl	800a22a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f005 ffe3 	bl	80080fa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b088      	sub	sp, #32
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f005 ffe5 	bl	8008122 <USB_ReadInterrupts>
 8002158:	4603      	mov	r3, r0
 800215a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800215e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002162:	d102      	bne.n	800216a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 fb61 	bl	800282c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f005 ffd7 	bl	8008122 <USB_ReadInterrupts>
 8002174:	4603      	mov	r3, r0
 8002176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800217e:	d112      	bne.n	80021a6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002188:	b29a      	uxth	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002192:	b292      	uxth	r2, r2
 8002194:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f007 fe4e 	bl	8009e3a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800219e:	2100      	movs	r1, #0
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f925 	bl	80023f0 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f005 ffb9 	bl	8008122 <USB_ReadInterrupts>
 80021b0:	4603      	mov	r3, r0
 80021b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021ba:	d10b      	bne.n	80021d4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80021ce:	b292      	uxth	r2, r2
 80021d0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f005 ffa2 	bl	8008122 <USB_ReadInterrupts>
 80021de:	4603      	mov	r3, r0
 80021e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021e8:	d10b      	bne.n	8002202 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021fc:	b292      	uxth	r2, r2
 80021fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f005 ff8b 	bl	8008122 <USB_ReadInterrupts>
 800220c:	4603      	mov	r3, r0
 800220e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002212:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002216:	d126      	bne.n	8002266 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002220:	b29a      	uxth	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0204 	bic.w	r2, r2, #4
 800222a:	b292      	uxth	r2, r2
 800222c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002238:	b29a      	uxth	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f022 0208 	bic.w	r2, r2, #8
 8002242:	b292      	uxth	r2, r2
 8002244:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f007 fe2f 	bl	8009eac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002256:	b29a      	uxth	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002260:	b292      	uxth	r2, r2
 8002262:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f005 ff59 	bl	8008122 <USB_ReadInterrupts>
 8002270:	4603      	mov	r3, r0
 8002272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002276:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800227a:	f040 8084 	bne.w	8002386 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 800227e:	2300      	movs	r3, #0
 8002280:	77fb      	strb	r3, [r7, #31]
 8002282:	e011      	b.n	80022a8 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	7ffb      	ldrb	r3, [r7, #31]
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	441a      	add	r2, r3
 8002290:	7ffb      	ldrb	r3, [r7, #31]
 8002292:	8812      	ldrh	r2, [r2, #0]
 8002294:	b292      	uxth	r2, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	f107 0120 	add.w	r1, r7, #32
 800229c:	440b      	add	r3, r1
 800229e:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80022a2:	7ffb      	ldrb	r3, [r7, #31]
 80022a4:	3301      	adds	r3, #1
 80022a6:	77fb      	strb	r3, [r7, #31]
 80022a8:	7ffb      	ldrb	r3, [r7, #31]
 80022aa:	2b07      	cmp	r3, #7
 80022ac:	d9ea      	bls.n	8002284 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f042 0201 	orr.w	r2, r2, #1
 80022c0:	b292      	uxth	r2, r2
 80022c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 0201 	bic.w	r2, r2, #1
 80022d8:	b292      	uxth	r2, r2
 80022da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80022de:	bf00      	nop
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f6      	beq.n	80022e0 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002304:	b292      	uxth	r2, r2
 8002306:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800230a:	2300      	movs	r3, #0
 800230c:	77fb      	strb	r3, [r7, #31]
 800230e:	e010      	b.n	8002332 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002310:	7ffb      	ldrb	r3, [r7, #31]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	4611      	mov	r1, r2
 8002318:	7ffa      	ldrb	r2, [r7, #31]
 800231a:	0092      	lsls	r2, r2, #2
 800231c:	440a      	add	r2, r1
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	f107 0120 	add.w	r1, r7, #32
 8002324:	440b      	add	r3, r1
 8002326:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800232a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800232c:	7ffb      	ldrb	r3, [r7, #31]
 800232e:	3301      	adds	r3, #1
 8002330:	77fb      	strb	r3, [r7, #31]
 8002332:	7ffb      	ldrb	r3, [r7, #31]
 8002334:	2b07      	cmp	r3, #7
 8002336:	d9eb      	bls.n	8002310 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002340:	b29a      	uxth	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0208 	orr.w	r2, r2, #8
 800234a:	b292      	uxth	r2, r2
 800234c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002358:	b29a      	uxth	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002362:	b292      	uxth	r2, r2
 8002364:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002370:	b29a      	uxth	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0204 	orr.w	r2, r2, #4
 800237a:	b292      	uxth	r2, r2
 800237c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f007 fd79 	bl	8009e78 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f005 fec9 	bl	8008122 <USB_ReadInterrupts>
 8002390:	4603      	mov	r3, r0
 8002392:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002396:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800239a:	d10e      	bne.n	80023ba <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023ae:	b292      	uxth	r2, r2
 80023b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f007 fd32 	bl	8009e1e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f005 feaf 	bl	8008122 <USB_ReadInterrupts>
 80023c4:	4603      	mov	r3, r0
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023ce:	d10b      	bne.n	80023e8 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023d8:	b29a      	uxth	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023e2:	b292      	uxth	r2, r2
 80023e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80023e8:	bf00      	nop
 80023ea:	3720      	adds	r7, #32
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_PCD_SetAddress+0x1a>
 8002406:	2302      	movs	r3, #2
 8002408:	e013      	b.n	8002432 <HAL_PCD_SetAddress+0x42>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	78fa      	ldrb	r2, [r7, #3]
 8002416:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	78fa      	ldrb	r2, [r7, #3]
 8002420:	4611      	mov	r1, r2
 8002422:	4618      	mov	r0, r3
 8002424:	f005 fe56 	bl	80080d4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b084      	sub	sp, #16
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	4608      	mov	r0, r1
 8002444:	4611      	mov	r1, r2
 8002446:	461a      	mov	r2, r3
 8002448:	4603      	mov	r3, r0
 800244a:	70fb      	strb	r3, [r7, #3]
 800244c:	460b      	mov	r3, r1
 800244e:	803b      	strh	r3, [r7, #0]
 8002450:	4613      	mov	r3, r2
 8002452:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002458:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800245c:	2b00      	cmp	r3, #0
 800245e:	da0e      	bge.n	800247e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	1c5a      	adds	r2, r3, #1
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	4413      	add	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2201      	movs	r2, #1
 800247a:	705a      	strb	r2, [r3, #1]
 800247c:	e00e      	b.n	800249c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	f003 0207 	and.w	r2, r3, #7
 8002484:	4613      	mov	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4413      	add	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	4413      	add	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800249c:	78fb      	ldrb	r3, [r7, #3]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80024a8:	883a      	ldrh	r2, [r7, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	78ba      	ldrb	r2, [r7, #2]
 80024b2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	785b      	ldrb	r3, [r3, #1]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d004      	beq.n	80024c6 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80024c6:	78bb      	ldrb	r3, [r7, #2]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d102      	bne.n	80024d2 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d101      	bne.n	80024e0 <HAL_PCD_EP_Open+0xa6>
 80024dc:	2302      	movs	r3, #2
 80024de:	e00e      	b.n	80024fe <HAL_PCD_EP_Open+0xc4>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68f9      	ldr	r1, [r7, #12]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f003 fca6 	bl	8005e40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80024fc:	7afb      	ldrb	r3, [r7, #11]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b084      	sub	sp, #16
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
 800250e:	460b      	mov	r3, r1
 8002510:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002512:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002516:	2b00      	cmp	r3, #0
 8002518:	da0e      	bge.n	8002538 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	1c5a      	adds	r2, r3, #1
 8002522:	4613      	mov	r3, r2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	4413      	add	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2201      	movs	r2, #1
 8002534:	705a      	strb	r2, [r3, #1]
 8002536:	e00e      	b.n	8002556 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002538:	78fb      	ldrb	r3, [r7, #3]
 800253a:	f003 0207 	and.w	r2, r3, #7
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	4413      	add	r3, r2
 800254e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002556:	78fb      	ldrb	r3, [r7, #3]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_PCD_EP_Close+0x6a>
 800256c:	2302      	movs	r3, #2
 800256e:	e00e      	b.n	800258e <HAL_PCD_EP_Close+0x88>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68f9      	ldr	r1, [r7, #12]
 800257e:	4618      	mov	r0, r3
 8002580:	f003 ffc8 	bl	8006514 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af00      	add	r7, sp, #0
 800259c:	60f8      	str	r0, [r7, #12]
 800259e:	607a      	str	r2, [r7, #4]
 80025a0:	603b      	str	r3, [r7, #0]
 80025a2:	460b      	mov	r3, r1
 80025a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025a6:	7afb      	ldrb	r3, [r7, #11]
 80025a8:	f003 0207 	and.w	r2, r3, #7
 80025ac:	4613      	mov	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	4413      	add	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	683a      	ldr	r2, [r7, #0]
 80025c8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	2200      	movs	r2, #0
 80025ce:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	2200      	movs	r2, #0
 80025d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025d6:	7afb      	ldrb	r3, [r7, #11]
 80025d8:	f003 0307 	and.w	r3, r3, #7
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80025e2:	7afb      	ldrb	r3, [r7, #11]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d106      	bne.n	80025fa <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6979      	ldr	r1, [r7, #20]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f004 f97a 	bl	80068ec <USB_EPStartXfer>
 80025f8:	e005      	b.n	8002606 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6979      	ldr	r1, [r7, #20]
 8002600:	4618      	mov	r0, r3
 8002602:	f004 f973 	bl	80068ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	460b      	mov	r3, r1
 800261a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800261c:	78fb      	ldrb	r3, [r7, #3]
 800261e:	f003 0207 	and.w	r2, r3, #7
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	440b      	add	r3, r1
 800262e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002632:	681b      	ldr	r3, [r3, #0]
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr

0800263e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	b086      	sub	sp, #24
 8002642:	af00      	add	r7, sp, #0
 8002644:	60f8      	str	r0, [r7, #12]
 8002646:	607a      	str	r2, [r7, #4]
 8002648:	603b      	str	r3, [r7, #0]
 800264a:	460b      	mov	r3, r1
 800264c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800264e:	7afb      	ldrb	r3, [r7, #11]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	4413      	add	r3, r2
 8002662:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	683a      	ldr	r2, [r7, #0]
 800266e:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	2200      	movs	r2, #0
 8002682:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	2201      	movs	r2, #1
 8002688:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800268a:	7afb      	ldrb	r3, [r7, #11]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	b2da      	uxtb	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002696:	7afb      	ldrb	r3, [r7, #11]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	2b00      	cmp	r3, #0
 800269e:	d106      	bne.n	80026ae <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6979      	ldr	r1, [r7, #20]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 f920 	bl	80068ec <USB_EPStartXfer>
 80026ac:	e005      	b.n	80026ba <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6979      	ldr	r1, [r7, #20]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f004 f919 	bl	80068ec <USB_EPStartXfer>
  }

  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	f003 0207 	and.w	r2, r3, #7
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	429a      	cmp	r2, r3
 80026dc:	d901      	bls.n	80026e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e04c      	b.n	800277c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	da0e      	bge.n	8002708 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026ea:	78fb      	ldrb	r3, [r7, #3]
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	1c5a      	adds	r2, r3, #1
 80026f2:	4613      	mov	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	4413      	add	r3, r2
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2201      	movs	r2, #1
 8002704:	705a      	strb	r2, [r3, #1]
 8002706:	e00c      	b.n	8002722 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	4413      	add	r3, r2
 800271a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2201      	movs	r2, #1
 8002726:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	b2da      	uxtb	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800273a:	2b01      	cmp	r3, #1
 800273c:	d101      	bne.n	8002742 <HAL_PCD_EP_SetStall+0x7e>
 800273e:	2302      	movs	r3, #2
 8002740:	e01c      	b.n	800277c <HAL_PCD_EP_SetStall+0xb8>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68f9      	ldr	r1, [r7, #12]
 8002750:	4618      	mov	r0, r3
 8002752:	f005 fbc2 	bl	8007eda <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	2b00      	cmp	r3, #0
 800275e:	d108      	bne.n	8002772 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f005 fce7 	bl	8008140 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002790:	78fb      	ldrb	r3, [r7, #3]
 8002792:	f003 020f 	and.w	r2, r3, #15
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	429a      	cmp	r2, r3
 800279c:	d901      	bls.n	80027a2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e040      	b.n	8002824 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80027a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	da0e      	bge.n	80027c8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027aa:	78fb      	ldrb	r3, [r7, #3]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	4613      	mov	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	4413      	add	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	705a      	strb	r2, [r3, #1]
 80027c6:	e00e      	b.n	80027e6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	f003 0207 	and.w	r2, r3, #7
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	4413      	add	r3, r2
 80027de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2200      	movs	r2, #0
 80027ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_PCD_EP_ClrStall+0x82>
 8002802:	2302      	movs	r3, #2
 8002804:	e00e      	b.n	8002824 <HAL_PCD_EP_ClrStall+0xa0>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68f9      	ldr	r1, [r7, #12]
 8002814:	4618      	mov	r0, r3
 8002816:	f005 fbb0 	bl	8007f7a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08e      	sub	sp, #56	; 0x38
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002834:	e2ec      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800283e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002840:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002842:	b2db      	uxtb	r3, r3
 8002844:	f003 030f 	and.w	r3, r3, #15
 8002848:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 800284c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002850:	2b00      	cmp	r3, #0
 8002852:	f040 8161 	bne.w	8002b18 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002856:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002858:	f003 0310 	and.w	r3, r3, #16
 800285c:	2b00      	cmp	r3, #0
 800285e:	d152      	bne.n	8002906 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	b29b      	uxth	r3, r3
 8002868:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800286c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002870:	81fb      	strh	r3, [r7, #14]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	89fb      	ldrh	r3, [r7, #14]
 8002878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800287c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002880:	b29b      	uxth	r3, r3
 8002882:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3328      	adds	r3, #40	; 0x28
 8002888:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002892:	b29b      	uxth	r3, r3
 8002894:	461a      	mov	r2, r3
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	3302      	adds	r3, #2
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	695a      	ldr	r2, [r3, #20]
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	441a      	add	r2, r3
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80028c4:	2100      	movs	r1, #0
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f007 fa8f 	bl	8009dea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 829b 	beq.w	8002e10 <PCD_EP_ISR_Handler+0x5e4>
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f040 8296 	bne.w	8002e10 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	b292      	uxth	r2, r2
 80028f8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002904:	e284      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002916:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002918:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800291c:	2b00      	cmp	r3, #0
 800291e:	d034      	beq.n	800298a <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002928:	b29b      	uxth	r3, r3
 800292a:	461a      	mov	r2, r3
 800292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	4413      	add	r3, r2
 8002934:	3306      	adds	r3, #6
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	4413      	add	r3, r2
 800293e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002942:	881b      	ldrh	r3, [r3, #0]
 8002944:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002958:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800295e:	b29b      	uxth	r3, r3
 8002960:	f005 fc3e 	bl	80081e0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	b29a      	uxth	r2, r3
 800296c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002970:	4013      	ands	r3, r2
 8002972:	823b      	strh	r3, [r7, #16]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	8a3a      	ldrh	r2, [r7, #16]
 800297a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800297e:	b292      	uxth	r2, r2
 8002980:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f007 fa04 	bl	8009d90 <HAL_PCD_SetupStageCallback>
 8002988:	e242      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800298a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800298e:	2b00      	cmp	r3, #0
 8002990:	f280 823e 	bge.w	8002e10 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	b29a      	uxth	r2, r3
 800299c:	f640 738f 	movw	r3, #3983	; 0xf8f
 80029a0:	4013      	ands	r3, r2
 80029a2:	83bb      	strh	r3, [r7, #28]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	8bba      	ldrh	r2, [r7, #28]
 80029aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029ae:	b292      	uxth	r2, r2
 80029b0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	461a      	mov	r2, r3
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	4413      	add	r3, r2
 80029c6:	3306      	adds	r3, #6
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6812      	ldr	r2, [r2, #0]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80029de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d019      	beq.n	8002a1a <PCD_EP_ISR_Handler+0x1ee>
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d015      	beq.n	8002a1a <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f4:	6959      	ldr	r1, [r3, #20]
 80029f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	f005 fbee 	bl	80081e0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a06:	695a      	ldr	r2, [r3, #20]
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	441a      	add	r2, r3
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002a12:	2100      	movs	r1, #0
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f007 f9cd 	bl	8009db4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f040 81f2 	bne.w	8002e10 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61bb      	str	r3, [r7, #24]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	4413      	add	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d112      	bne.n	8002a7a <PCD_EP_ISR_Handler+0x24e>
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	801a      	strh	r2, [r3, #0]
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	881b      	ldrh	r3, [r3, #0]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	801a      	strh	r2, [r3, #0]
 8002a78:	e02f      	b.n	8002ada <PCD_EP_ISR_Handler+0x2ae>
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	2b3e      	cmp	r3, #62	; 0x3e
 8002a80:	d813      	bhi.n	8002aaa <PCD_EP_ISR_Handler+0x27e>
 8002a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	085b      	lsrs	r3, r3, #1
 8002a88:	633b      	str	r3, [r7, #48]	; 0x30
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <PCD_EP_ISR_Handler+0x270>
 8002a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a98:	3301      	adds	r3, #1
 8002a9a:	633b      	str	r3, [r7, #48]	; 0x30
 8002a9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	029b      	lsls	r3, r3, #10
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	801a      	strh	r2, [r3, #0]
 8002aa8:	e017      	b.n	8002ada <PCD_EP_ISR_Handler+0x2ae>
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	f003 031f 	and.w	r3, r3, #31
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d102      	bne.n	8002ac4 <PCD_EP_ISR_Handler+0x298>
 8002abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	633b      	str	r3, [r7, #48]	; 0x30
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	029b      	lsls	r3, r3, #10
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ad0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aea:	827b      	strh	r3, [r7, #18]
 8002aec:	8a7b      	ldrh	r3, [r7, #18]
 8002aee:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002af2:	827b      	strh	r3, [r7, #18]
 8002af4:	8a7b      	ldrh	r3, [r7, #18]
 8002af6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002afa:	827b      	strh	r3, [r7, #18]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	8a7b      	ldrh	r3, [r7, #18]
 8002b02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	8013      	strh	r3, [r2, #0]
 8002b16:	e17b      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4413      	add	r3, r2
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002b2a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f280 80ea 	bge.w	8002d08 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	853b      	strh	r3, [r7, #40]	; 0x28
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	461a      	mov	r2, r3
 8002b54:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b62:	b292      	uxth	r2, r2
 8002b64:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002b66:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	4413      	add	r3, r2
 8002b7a:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	7b1b      	ldrb	r3, [r3, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d122      	bne.n	8002bca <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	4413      	add	r3, r2
 8002b98:	3306      	adds	r3, #6
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6812      	ldr	r2, [r2, #0]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bac:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002bae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 8087 	beq.w	8002cc4 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbc:	6959      	ldr	r1, [r3, #20]
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc0:	88da      	ldrh	r2, [r3, #6]
 8002bc2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002bc4:	f005 fb0c 	bl	80081e0 <USB_ReadPMA>
 8002bc8:	e07c      	b.n	8002cc4 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	78db      	ldrb	r3, [r3, #3]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d108      	bne.n	8002be4 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002bd2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f927 	bl	8002e2c <HAL_PCD_EP_DB_Receive>
 8002bde:	4603      	mov	r3, r0
 8002be0:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002be2:	e06f      	b.n	8002cc4 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	461a      	mov	r2, r3
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bfe:	847b      	strh	r3, [r7, #34]	; 0x22
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	461a      	mov	r2, r3
 8002c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	441a      	add	r2, r3
 8002c0e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002c10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c1c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d021      	beq.n	8002c82 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	461a      	mov	r2, r3
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	4413      	add	r3, r2
 8002c52:	3302      	adds	r3, #2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6812      	ldr	r2, [r2, #0]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c60:	881b      	ldrh	r3, [r3, #0]
 8002c62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c66:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002c68:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d02a      	beq.n	8002cc4 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6818      	ldr	r0, [r3, #0]
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	6959      	ldr	r1, [r3, #20]
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	891a      	ldrh	r2, [r3, #8]
 8002c7a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c7c:	f005 fab0 	bl	80081e0 <USB_ReadPMA>
 8002c80:	e020      	b.n	8002cc4 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	00db      	lsls	r3, r3, #3
 8002c94:	4413      	add	r3, r2
 8002c96:	3306      	adds	r3, #6
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002caa:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002cac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d008      	beq.n	8002cc4 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6818      	ldr	r0, [r3, #0]
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb8:	6959      	ldr	r1, [r3, #20]
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	895a      	ldrh	r2, [r3, #10]
 8002cbe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cc0:	f005 fa8e 	bl	80081e0 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	69da      	ldr	r2, [r3, #28]
 8002cc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cca:	441a      	add	r2, r3
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cce:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd2:	695a      	ldr	r2, [r3, #20]
 8002cd4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002cd6:	441a      	add	r2, r3
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cda:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d004      	beq.n	8002cee <PCD_EP_ISR_Handler+0x4c2>
 8002ce4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d206      	bcs.n	8002cfc <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f007 f85d 	bl	8009db4 <HAL_PCD_DataOutStageCallback>
 8002cfa:	e005      	b.n	8002d08 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d02:	4618      	mov	r0, r3
 8002d04:	f003 fdf2 	bl	80068ec <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002d08:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d07e      	beq.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8002d12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	4413      	add	r3, r2
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002d3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d40:	843b      	strh	r3, [r7, #32]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	461a      	mov	r2, r3
 8002d48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	441a      	add	r2, r3
 8002d50:	8c3b      	ldrh	r3, [r7, #32]
 8002d52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	78db      	ldrb	r3, [r3, #3]
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d00c      	beq.n	8002d80 <PCD_EP_ISR_Handler+0x554>
 8002d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d68:	78db      	ldrb	r3, [r3, #3]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d008      	beq.n	8002d80 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d146      	bne.n	8002e04 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002d76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d141      	bne.n	8002e04 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	4413      	add	r3, r2
 8002d94:	3302      	adds	r3, #2
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002da2:	881b      	ldrh	r3, [r3, #0]
 8002da4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002da8:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	699a      	ldr	r2, [r3, #24]
 8002dae:	8bfb      	ldrh	r3, [r7, #30]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d906      	bls.n	8002dc2 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	699a      	ldr	r2, [r3, #24]
 8002db8:	8bfb      	ldrh	r3, [r7, #30]
 8002dba:	1ad2      	subs	r2, r2, r3
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	619a      	str	r2, [r3, #24]
 8002dc0:	e002      	b.n	8002dc8 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d106      	bne.n	8002dde <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f007 f807 	bl	8009dea <HAL_PCD_DataInStageCallback>
 8002ddc:	e018      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	8bfb      	ldrh	r3, [r7, #30]
 8002de4:	441a      	add	r2, r3
 8002de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de8:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	8bfb      	ldrh	r3, [r7, #30]
 8002df0:	441a      	add	r2, r3
 8002df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df4:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f003 fd75 	bl	80068ec <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002e02:	e005      	b.n	8002e10 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002e04:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002e06:	461a      	mov	r2, r3
 8002e08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f91b 	bl	8003046 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	b21b      	sxth	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f6ff ad0a 	blt.w	8002836 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3738      	adds	r7, #56	; 0x38
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	4613      	mov	r3, r2
 8002e38:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e3a:	88fb      	ldrh	r3, [r7, #6]
 8002e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d07e      	beq.n	8002f42 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	461a      	mov	r2, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	4413      	add	r3, r2
 8002e58:	3302      	adds	r3, #2
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	4413      	add	r3, r2
 8002e62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e6c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	8b7b      	ldrh	r3, [r7, #26]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d306      	bcc.n	8002e86 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	699a      	ldr	r2, [r3, #24]
 8002e7c:	8b7b      	ldrh	r3, [r7, #26]
 8002e7e:	1ad2      	subs	r2, r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	619a      	str	r2, [r3, #24]
 8002e84:	e002      	b.n	8002e8c <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d123      	bne.n	8002edc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eae:	833b      	strh	r3, [r7, #24]
 8002eb0:	8b3b      	ldrh	r3, [r7, #24]
 8002eb2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002eb6:	833b      	strh	r3, [r7, #24]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	441a      	add	r2, r3
 8002ec6:	8b3b      	ldrh	r3, [r7, #24]
 8002ec8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ecc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002ed0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002edc:	88fb      	ldrh	r3, [r7, #6]
 8002ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d01f      	beq.n	8002f26 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002efc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f00:	82fb      	strh	r3, [r7, #22]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	461a      	mov	r2, r3
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	441a      	add	r2, r3
 8002f10:	8afb      	ldrh	r3, [r7, #22]
 8002f12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f1e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002f26:	8b7b      	ldrh	r3, [r7, #26]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 8087 	beq.w	800303c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6818      	ldr	r0, [r3, #0]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	6959      	ldr	r1, [r3, #20]
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	891a      	ldrh	r2, [r3, #8]
 8002f3a:	8b7b      	ldrh	r3, [r7, #26]
 8002f3c:	f005 f950 	bl	80081e0 <USB_ReadPMA>
 8002f40:	e07c      	b.n	800303c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	3306      	adds	r3, #6
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6812      	ldr	r2, [r2, #0]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f6a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	699a      	ldr	r2, [r3, #24]
 8002f70:	8b7b      	ldrh	r3, [r7, #26]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d306      	bcc.n	8002f84 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	699a      	ldr	r2, [r3, #24]
 8002f7a:	8b7b      	ldrh	r3, [r7, #26]
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	619a      	str	r2, [r3, #24]
 8002f82:	e002      	b.n	8002f8a <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	2200      	movs	r2, #0
 8002f88:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d123      	bne.n	8002fda <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fac:	83fb      	strh	r3, [r7, #30]
 8002fae:	8bfb      	ldrh	r3, [r7, #30]
 8002fb0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002fb4:	83fb      	strh	r3, [r7, #30]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	441a      	add	r2, r3
 8002fc4:	8bfb      	ldrh	r3, [r7, #30]
 8002fc6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002fda:	88fb      	ldrh	r3, [r7, #6]
 8002fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d11f      	bne.n	8003024 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	4413      	add	r3, r2
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ffe:	83bb      	strh	r3, [r7, #28]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	441a      	add	r2, r3
 800300e:	8bbb      	ldrh	r3, [r7, #28]
 8003010:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003014:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003018:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800301c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003020:	b29b      	uxth	r3, r3
 8003022:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003024:	8b7b      	ldrh	r3, [r7, #26]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d008      	beq.n	800303c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6818      	ldr	r0, [r3, #0]
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	6959      	ldr	r1, [r3, #20]
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	895a      	ldrh	r2, [r3, #10]
 8003036:	8b7b      	ldrh	r3, [r7, #26]
 8003038:	f005 f8d2 	bl	80081e0 <USB_ReadPMA>
    }
  }

  return count;
 800303c:	8b7b      	ldrh	r3, [r7, #26]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3720      	adds	r7, #32
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b0a2      	sub	sp, #136	; 0x88
 800304a:	af00      	add	r7, sp, #0
 800304c:	60f8      	str	r0, [r7, #12]
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	4613      	mov	r3, r2
 8003052:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 81c7 	beq.w	80033ee <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003068:	b29b      	uxth	r3, r3
 800306a:	461a      	mov	r2, r3
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4413      	add	r3, r2
 8003074:	3302      	adds	r3, #2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	4413      	add	r3, r2
 800307e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003088:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	699a      	ldr	r2, [r3, #24]
 8003090:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003094:	429a      	cmp	r2, r3
 8003096:	d907      	bls.n	80030a8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	699a      	ldr	r2, [r3, #24]
 800309c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80030a0:	1ad2      	subs	r2, r2, r3
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	619a      	str	r2, [r3, #24]
 80030a6:	e002      	b.n	80030ae <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2200      	movs	r2, #0
 80030ac:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f040 80b9 	bne.w	800322a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	785b      	ldrb	r3, [r3, #1]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d126      	bne.n	800310e <HAL_PCD_EP_DB_Transmit+0xc8>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d4:	4413      	add	r3, r2
 80030d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	011a      	lsls	r2, r3, #4
 80030de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e0:	4413      	add	r3, r2
 80030e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
 80030e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	801a      	strh	r2, [r3, #0]
 80030f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fa:	881b      	ldrh	r3, [r3, #0]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003106:	b29a      	uxth	r2, r3
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	801a      	strh	r2, [r3, #0]
 800310c:	e01a      	b.n	8003144 <HAL_PCD_EP_DB_Transmit+0xfe>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	785b      	ldrb	r3, [r3, #1]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d116      	bne.n	8003144 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	633b      	str	r3, [r7, #48]	; 0x30
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003124:	b29b      	uxth	r3, r3
 8003126:	461a      	mov	r2, r3
 8003128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312a:	4413      	add	r3, r2
 800312c:	633b      	str	r3, [r7, #48]	; 0x30
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	011a      	lsls	r2, r3, #4
 8003134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003136:	4413      	add	r3, r2
 8003138:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800313c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800313e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003140:	2200      	movs	r2, #0
 8003142:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	623b      	str	r3, [r7, #32]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	785b      	ldrb	r3, [r3, #1]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d126      	bne.n	80031a0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	61bb      	str	r3, [r7, #24]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003160:	b29b      	uxth	r3, r3
 8003162:	461a      	mov	r2, r3
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	4413      	add	r3, r2
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	011a      	lsls	r2, r3, #4
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	4413      	add	r3, r2
 8003174:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003178:	617b      	str	r3, [r7, #20]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	881b      	ldrh	r3, [r3, #0]
 800317e:	b29b      	uxth	r3, r3
 8003180:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003184:	b29a      	uxth	r2, r3
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	801a      	strh	r2, [r3, #0]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	b29b      	uxth	r3, r3
 8003190:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003194:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003198:	b29a      	uxth	r2, r3
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	801a      	strh	r2, [r3, #0]
 800319e:	e017      	b.n	80031d0 <HAL_PCD_EP_DB_Transmit+0x18a>
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	785b      	ldrb	r3, [r3, #1]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d113      	bne.n	80031d0 <HAL_PCD_EP_DB_Transmit+0x18a>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	4413      	add	r3, r2
 80031b8:	623b      	str	r3, [r7, #32]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	011a      	lsls	r2, r3, #4
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	4413      	add	r3, r2
 80031c4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	2200      	movs	r2, #0
 80031ce:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	4619      	mov	r1, r3
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f006 fe07 	bl	8009dea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80031dc:	88fb      	ldrh	r3, [r7, #6]
 80031de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 82d4 	beq.w	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	461a      	mov	r2, r3
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003202:	827b      	strh	r3, [r7, #18]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	441a      	add	r2, r3
 8003212:	8a7b      	ldrh	r3, [r7, #18]
 8003214:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003218:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800321c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003224:	b29b      	uxth	r3, r3
 8003226:	8013      	strh	r3, [r2, #0]
 8003228:	e2b2      	b.n	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800322a:	88fb      	ldrh	r3, [r7, #6]
 800322c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d021      	beq.n	8003278 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	461a      	mov	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4413      	add	r3, r2
 8003242:	881b      	ldrh	r3, [r3, #0]
 8003244:	b29b      	uxth	r3, r3
 8003246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800324a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800324e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	441a      	add	r2, r3
 8003260:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003264:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003268:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800326c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003274:	b29b      	uxth	r3, r3
 8003276:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800327e:	2b01      	cmp	r3, #1
 8003280:	f040 8286 	bne.w	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	695a      	ldr	r2, [r3, #20]
 8003288:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800328c:	441a      	add	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	69da      	ldr	r2, [r3, #28]
 8003296:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800329a:	441a      	add	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	6a1a      	ldr	r2, [r3, #32]
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d309      	bcc.n	80032c0 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	6a1a      	ldr	r2, [r3, #32]
 80032b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032b8:	1ad2      	subs	r2, r2, r3
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	621a      	str	r2, [r3, #32]
 80032be:	e015      	b.n	80032ec <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d107      	bne.n	80032d8 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80032c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80032cc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80032d6:	e009      	b.n	80032ec <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2200      	movs	r2, #0
 80032ea:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	785b      	ldrb	r3, [r3, #1]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d155      	bne.n	80033a0 <HAL_PCD_EP_DB_Transmit+0x35a>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003308:	4413      	add	r3, r2
 800330a:	63bb      	str	r3, [r7, #56]	; 0x38
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	011a      	lsls	r2, r3, #4
 8003312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003314:	4413      	add	r3, r2
 8003316:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800331a:	637b      	str	r3, [r7, #52]	; 0x34
 800331c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800331e:	2b00      	cmp	r3, #0
 8003320:	d112      	bne.n	8003348 <HAL_PCD_EP_DB_Transmit+0x302>
 8003322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003324:	881b      	ldrh	r3, [r3, #0]
 8003326:	b29b      	uxth	r3, r3
 8003328:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800332c:	b29a      	uxth	r2, r3
 800332e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003330:	801a      	strh	r2, [r3, #0]
 8003332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003334:	881b      	ldrh	r3, [r3, #0]
 8003336:	b29b      	uxth	r3, r3
 8003338:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800333c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003340:	b29a      	uxth	r2, r3
 8003342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003344:	801a      	strh	r2, [r3, #0]
 8003346:	e047      	b.n	80033d8 <HAL_PCD_EP_DB_Transmit+0x392>
 8003348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800334a:	2b3e      	cmp	r3, #62	; 0x3e
 800334c:	d811      	bhi.n	8003372 <HAL_PCD_EP_DB_Transmit+0x32c>
 800334e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003350:	085b      	lsrs	r3, r3, #1
 8003352:	64bb      	str	r3, [r7, #72]	; 0x48
 8003354:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_PCD_EP_DB_Transmit+0x31e>
 800335e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003360:	3301      	adds	r3, #1
 8003362:	64bb      	str	r3, [r7, #72]	; 0x48
 8003364:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003366:	b29b      	uxth	r3, r3
 8003368:	029b      	lsls	r3, r3, #10
 800336a:	b29a      	uxth	r2, r3
 800336c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800336e:	801a      	strh	r2, [r3, #0]
 8003370:	e032      	b.n	80033d8 <HAL_PCD_EP_DB_Transmit+0x392>
 8003372:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003374:	095b      	lsrs	r3, r3, #5
 8003376:	64bb      	str	r3, [r7, #72]	; 0x48
 8003378:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <HAL_PCD_EP_DB_Transmit+0x342>
 8003382:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003384:	3b01      	subs	r3, #1
 8003386:	64bb      	str	r3, [r7, #72]	; 0x48
 8003388:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800338a:	b29b      	uxth	r3, r3
 800338c:	029b      	lsls	r3, r3, #10
 800338e:	b29b      	uxth	r3, r3
 8003390:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003394:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003398:	b29a      	uxth	r2, r3
 800339a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800339c:	801a      	strh	r2, [r3, #0]
 800339e:	e01b      	b.n	80033d8 <HAL_PCD_EP_DB_Transmit+0x392>
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	785b      	ldrb	r3, [r3, #1]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d117      	bne.n	80033d8 <HAL_PCD_EP_DB_Transmit+0x392>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	643b      	str	r3, [r7, #64]	; 0x40
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	461a      	mov	r2, r3
 80033ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033bc:	4413      	add	r3, r2
 80033be:	643b      	str	r3, [r7, #64]	; 0x40
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	011a      	lsls	r2, r3, #4
 80033c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033c8:	4413      	add	r3, r2
 80033ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80033ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033d6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6818      	ldr	r0, [r3, #0]
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	6959      	ldr	r1, [r3, #20]
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	891a      	ldrh	r2, [r3, #8]
 80033e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	f004 feb5 	bl	8008156 <USB_WritePMA>
 80033ec:	e1d0      	b.n	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	4413      	add	r3, r2
 8003402:	3306      	adds	r3, #6
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	4413      	add	r3, r2
 800340c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003416:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	699a      	ldr	r2, [r3, #24]
 800341e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003422:	429a      	cmp	r2, r3
 8003424:	d307      	bcc.n	8003436 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	699a      	ldr	r2, [r3, #24]
 800342a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800342e:	1ad2      	subs	r2, r2, r3
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	619a      	str	r2, [r3, #24]
 8003434:	e002      	b.n	800343c <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	2200      	movs	r2, #0
 800343a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	f040 80c4 	bne.w	80035ce <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	785b      	ldrb	r3, [r3, #1]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d126      	bne.n	800349c <HAL_PCD_EP_DB_Transmit+0x456>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800345c:	b29b      	uxth	r3, r3
 800345e:	461a      	mov	r2, r3
 8003460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003462:	4413      	add	r3, r2
 8003464:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	011a      	lsls	r2, r3, #4
 800346c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800346e:	4413      	add	r3, r2
 8003470:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003474:	66bb      	str	r3, [r7, #104]	; 0x68
 8003476:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	b29b      	uxth	r3, r3
 800347c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003480:	b29a      	uxth	r2, r3
 8003482:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003484:	801a      	strh	r2, [r3, #0]
 8003486:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	b29b      	uxth	r3, r3
 800348c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003494:	b29a      	uxth	r2, r3
 8003496:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003498:	801a      	strh	r2, [r3, #0]
 800349a:	e01a      	b.n	80034d2 <HAL_PCD_EP_DB_Transmit+0x48c>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	785b      	ldrb	r3, [r3, #1]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d116      	bne.n	80034d2 <HAL_PCD_EP_DB_Transmit+0x48c>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	677b      	str	r3, [r7, #116]	; 0x74
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034b8:	4413      	add	r3, r2
 80034ba:	677b      	str	r3, [r7, #116]	; 0x74
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	011a      	lsls	r2, r3, #4
 80034c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034c4:	4413      	add	r3, r2
 80034c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80034ca:	673b      	str	r3, [r7, #112]	; 0x70
 80034cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034ce:	2200      	movs	r2, #0
 80034d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	67bb      	str	r3, [r7, #120]	; 0x78
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	785b      	ldrb	r3, [r3, #1]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d12f      	bne.n	8003540 <HAL_PCD_EP_DB_Transmit+0x4fa>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	461a      	mov	r2, r3
 80034f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80034f8:	4413      	add	r3, r2
 80034fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	011a      	lsls	r2, r3, #4
 8003504:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003508:	4413      	add	r3, r2
 800350a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800350e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003512:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	b29b      	uxth	r3, r3
 800351a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800351e:	b29a      	uxth	r2, r3
 8003520:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003524:	801a      	strh	r2, [r3, #0]
 8003526:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	b29b      	uxth	r3, r3
 800352e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003532:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003536:	b29a      	uxth	r2, r3
 8003538:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800353c:	801a      	strh	r2, [r3, #0]
 800353e:	e017      	b.n	8003570 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	785b      	ldrb	r3, [r3, #1]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d113      	bne.n	8003570 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003550:	b29b      	uxth	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003556:	4413      	add	r3, r2
 8003558:	67bb      	str	r3, [r7, #120]	; 0x78
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	011a      	lsls	r2, r3, #4
 8003560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003562:	4413      	add	r3, r2
 8003564:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003568:	67fb      	str	r3, [r7, #124]	; 0x7c
 800356a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800356c:	2200      	movs	r2, #0
 800356e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	4619      	mov	r1, r3
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f006 fc37 	bl	8009dea <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003582:	2b00      	cmp	r3, #0
 8003584:	f040 8104 	bne.w	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	461a      	mov	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	881b      	ldrh	r3, [r3, #0]
 8003598:	b29b      	uxth	r3, r3
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800359e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035a2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	441a      	add	r2, r3
 80035b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80035b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	8013      	strh	r3, [r2, #0]
 80035cc:	e0e0      	b.n	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d121      	bne.n	800361c <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	461a      	mov	r2, r3
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	881b      	ldrh	r3, [r3, #0]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035f2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	441a      	add	r2, r3
 8003604:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003608:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800360c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003610:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003618:	b29b      	uxth	r3, r3
 800361a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003622:	2b01      	cmp	r3, #1
 8003624:	f040 80b4 	bne.w	8003790 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003630:	441a      	add	r2, r3
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	69da      	ldr	r2, [r3, #28]
 800363a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800363e:	441a      	add	r2, r3
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	6a1a      	ldr	r2, [r3, #32]
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	429a      	cmp	r2, r3
 800364e:	d309      	bcc.n	8003664 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	6a1a      	ldr	r2, [r3, #32]
 800365a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800365c:	1ad2      	subs	r2, r2, r3
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	621a      	str	r2, [r3, #32]
 8003662:	e015      	b.n	8003690 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d107      	bne.n	800367c <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 800366c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003670:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800367a:	e009      	b.n	8003690 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2200      	movs	r2, #0
 8003686:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	667b      	str	r3, [r7, #100]	; 0x64
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	785b      	ldrb	r3, [r3, #1]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d155      	bne.n	800374a <HAL_PCD_EP_DB_Transmit+0x704>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036b2:	4413      	add	r3, r2
 80036b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	011a      	lsls	r2, r3, #4
 80036bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036be:	4413      	add	r3, r2
 80036c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80036c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80036c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d112      	bne.n	80036f2 <HAL_PCD_EP_DB_Transmit+0x6ac>
 80036cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036da:	801a      	strh	r2, [r3, #0]
 80036dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ee:	801a      	strh	r2, [r3, #0]
 80036f0:	e044      	b.n	800377c <HAL_PCD_EP_DB_Transmit+0x736>
 80036f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036f4:	2b3e      	cmp	r3, #62	; 0x3e
 80036f6:	d811      	bhi.n	800371c <HAL_PCD_EP_DB_Transmit+0x6d6>
 80036f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036fa:	085b      	lsrs	r3, r3, #1
 80036fc:	657b      	str	r3, [r7, #84]	; 0x54
 80036fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003708:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800370a:	3301      	adds	r3, #1
 800370c:	657b      	str	r3, [r7, #84]	; 0x54
 800370e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003710:	b29b      	uxth	r3, r3
 8003712:	029b      	lsls	r3, r3, #10
 8003714:	b29a      	uxth	r2, r3
 8003716:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003718:	801a      	strh	r2, [r3, #0]
 800371a:	e02f      	b.n	800377c <HAL_PCD_EP_DB_Transmit+0x736>
 800371c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	657b      	str	r3, [r7, #84]	; 0x54
 8003722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	2b00      	cmp	r3, #0
 800372a:	d102      	bne.n	8003732 <HAL_PCD_EP_DB_Transmit+0x6ec>
 800372c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800372e:	3b01      	subs	r3, #1
 8003730:	657b      	str	r3, [r7, #84]	; 0x54
 8003732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003734:	b29b      	uxth	r3, r3
 8003736:	029b      	lsls	r3, r3, #10
 8003738:	b29b      	uxth	r3, r3
 800373a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800373e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003742:	b29a      	uxth	r2, r3
 8003744:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003746:	801a      	strh	r2, [r3, #0]
 8003748:	e018      	b.n	800377c <HAL_PCD_EP_DB_Transmit+0x736>
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	785b      	ldrb	r3, [r3, #1]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d114      	bne.n	800377c <HAL_PCD_EP_DB_Transmit+0x736>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800375a:	b29b      	uxth	r3, r3
 800375c:	461a      	mov	r2, r3
 800375e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003760:	4413      	add	r3, r2
 8003762:	667b      	str	r3, [r7, #100]	; 0x64
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	011a      	lsls	r2, r3, #4
 800376a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800376c:	4413      	add	r3, r2
 800376e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003772:	663b      	str	r3, [r7, #96]	; 0x60
 8003774:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003776:	b29a      	uxth	r2, r3
 8003778:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800377a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6818      	ldr	r0, [r3, #0]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	6959      	ldr	r1, [r3, #20]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	895a      	ldrh	r2, [r3, #10]
 8003788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800378a:	b29b      	uxth	r3, r3
 800378c:	f004 fce3 	bl	8008156 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	461a      	mov	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	4413      	add	r3, r2
 800379e:	881b      	ldrh	r3, [r3, #0]
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037aa:	823b      	strh	r3, [r7, #16]
 80037ac:	8a3b      	ldrh	r3, [r7, #16]
 80037ae:	f083 0310 	eor.w	r3, r3, #16
 80037b2:	823b      	strh	r3, [r7, #16]
 80037b4:	8a3b      	ldrh	r3, [r7, #16]
 80037b6:	f083 0320 	eor.w	r3, r3, #32
 80037ba:	823b      	strh	r3, [r7, #16]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	461a      	mov	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	441a      	add	r2, r3
 80037ca:	8a3b      	ldrh	r3, [r7, #16]
 80037cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80037d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80037d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037dc:	b29b      	uxth	r3, r3
 80037de:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3788      	adds	r7, #136	; 0x88
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b087      	sub	sp, #28
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	607b      	str	r3, [r7, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	817b      	strh	r3, [r7, #10]
 80037f8:	4613      	mov	r3, r2
 80037fa:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80037fc:	897b      	ldrh	r3, [r7, #10]
 80037fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00b      	beq.n	8003820 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003808:	897b      	ldrh	r3, [r7, #10]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	4613      	mov	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	4413      	add	r3, r2
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4413      	add	r3, r2
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	e009      	b.n	8003834 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003820:	897a      	ldrh	r2, [r7, #10]
 8003822:	4613      	mov	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4413      	add	r3, r2
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	4413      	add	r3, r2
 8003832:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003834:	893b      	ldrh	r3, [r7, #8]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d107      	bne.n	800384a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2200      	movs	r2, #0
 800383e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	b29a      	uxth	r2, r3
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	80da      	strh	r2, [r3, #6]
 8003848:	e00b      	b.n	8003862 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2201      	movs	r2, #1
 800384e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	b29a      	uxth	r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	0c1b      	lsrs	r3, r3, #16
 800385c:	b29a      	uxth	r2, r3
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	371c      	adds	r7, #28
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr
	...

08003870 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e26c      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8087 	beq.w	800399e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003890:	4b92      	ldr	r3, [pc, #584]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 030c 	and.w	r3, r3, #12
 8003898:	2b04      	cmp	r3, #4
 800389a:	d00c      	beq.n	80038b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800389c:	4b8f      	ldr	r3, [pc, #572]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f003 030c 	and.w	r3, r3, #12
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d112      	bne.n	80038ce <HAL_RCC_OscConfig+0x5e>
 80038a8:	4b8c      	ldr	r3, [pc, #560]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b4:	d10b      	bne.n	80038ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b6:	4b89      	ldr	r3, [pc, #548]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d06c      	beq.n	800399c <HAL_RCC_OscConfig+0x12c>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d168      	bne.n	800399c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e246      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038d6:	d106      	bne.n	80038e6 <HAL_RCC_OscConfig+0x76>
 80038d8:	4b80      	ldr	r3, [pc, #512]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a7f      	ldr	r2, [pc, #508]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	e02e      	b.n	8003944 <HAL_RCC_OscConfig+0xd4>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10c      	bne.n	8003908 <HAL_RCC_OscConfig+0x98>
 80038ee:	4b7b      	ldr	r3, [pc, #492]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a7a      	ldr	r2, [pc, #488]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	4b78      	ldr	r3, [pc, #480]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a77      	ldr	r2, [pc, #476]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003900:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003904:	6013      	str	r3, [r2, #0]
 8003906:	e01d      	b.n	8003944 <HAL_RCC_OscConfig+0xd4>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003910:	d10c      	bne.n	800392c <HAL_RCC_OscConfig+0xbc>
 8003912:	4b72      	ldr	r3, [pc, #456]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a71      	ldr	r2, [pc, #452]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	4b6f      	ldr	r3, [pc, #444]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a6e      	ldr	r2, [pc, #440]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	e00b      	b.n	8003944 <HAL_RCC_OscConfig+0xd4>
 800392c:	4b6b      	ldr	r3, [pc, #428]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a6a      	ldr	r2, [pc, #424]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003936:	6013      	str	r3, [r2, #0]
 8003938:	4b68      	ldr	r3, [pc, #416]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a67      	ldr	r2, [pc, #412]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 800393e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003942:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d013      	beq.n	8003974 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7fd ffc2 	bl	80018d4 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003954:	f7fd ffbe 	bl	80018d4 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b64      	cmp	r3, #100	; 0x64
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e1fa      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003966:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0f0      	beq.n	8003954 <HAL_RCC_OscConfig+0xe4>
 8003972:	e014      	b.n	800399e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003974:	f7fd ffae 	bl	80018d4 <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800397c:	f7fd ffaa 	bl	80018d4 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b64      	cmp	r3, #100	; 0x64
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e1e6      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800398e:	4b53      	ldr	r3, [pc, #332]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d1f0      	bne.n	800397c <HAL_RCC_OscConfig+0x10c>
 800399a:	e000      	b.n	800399e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d063      	beq.n	8003a72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039aa:	4b4c      	ldr	r3, [pc, #304]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f003 030c 	and.w	r3, r3, #12
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00b      	beq.n	80039ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039b6:	4b49      	ldr	r3, [pc, #292]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d11c      	bne.n	80039fc <HAL_RCC_OscConfig+0x18c>
 80039c2:	4b46      	ldr	r3, [pc, #280]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d116      	bne.n	80039fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ce:	4b43      	ldr	r3, [pc, #268]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d005      	beq.n	80039e6 <HAL_RCC_OscConfig+0x176>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d001      	beq.n	80039e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e1ba      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e6:	4b3d      	ldr	r3, [pc, #244]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4939      	ldr	r1, [pc, #228]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fa:	e03a      	b.n	8003a72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d020      	beq.n	8003a46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a04:	4b36      	ldr	r3, [pc, #216]	; (8003ae0 <HAL_RCC_OscConfig+0x270>)
 8003a06:	2201      	movs	r2, #1
 8003a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a0a:	f7fd ff63 	bl	80018d4 <HAL_GetTick>
 8003a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a10:	e008      	b.n	8003a24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a12:	f7fd ff5f 	bl	80018d4 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d901      	bls.n	8003a24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a20:	2303      	movs	r3, #3
 8003a22:	e19b      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a24:	4b2d      	ldr	r3, [pc, #180]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d0f0      	beq.n	8003a12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a30:	4b2a      	ldr	r3, [pc, #168]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	4927      	ldr	r1, [pc, #156]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	600b      	str	r3, [r1, #0]
 8003a44:	e015      	b.n	8003a72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a46:	4b26      	ldr	r3, [pc, #152]	; (8003ae0 <HAL_RCC_OscConfig+0x270>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4c:	f7fd ff42 	bl	80018d4 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a54:	f7fd ff3e 	bl	80018d4 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e17a      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a66:	4b1d      	ldr	r3, [pc, #116]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0308 	and.w	r3, r3, #8
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d03a      	beq.n	8003af4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d019      	beq.n	8003aba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a86:	4b17      	ldr	r3, [pc, #92]	; (8003ae4 <HAL_RCC_OscConfig+0x274>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a8c:	f7fd ff22 	bl	80018d4 <HAL_GetTick>
 8003a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a92:	e008      	b.n	8003aa6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a94:	f7fd ff1e 	bl	80018d4 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d901      	bls.n	8003aa6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e15a      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d0f0      	beq.n	8003a94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	f000 faa6 	bl	8004004 <RCC_Delay>
 8003ab8:	e01c      	b.n	8003af4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aba:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <HAL_RCC_OscConfig+0x274>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac0:	f7fd ff08 	bl	80018d4 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac6:	e00f      	b.n	8003ae8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac8:	f7fd ff04 	bl	80018d4 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d908      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e140      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
 8003ada:	bf00      	nop
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	42420000 	.word	0x42420000
 8003ae4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae8:	4b9e      	ldr	r3, [pc, #632]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1e9      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 80a6 	beq.w	8003c4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b02:	2300      	movs	r3, #0
 8003b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b06:	4b97      	ldr	r3, [pc, #604]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10d      	bne.n	8003b2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b12:	4b94      	ldr	r3, [pc, #592]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	4a93      	ldr	r2, [pc, #588]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b1c:	61d3      	str	r3, [r2, #28]
 8003b1e:	4b91      	ldr	r3, [pc, #580]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b26:	60bb      	str	r3, [r7, #8]
 8003b28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2e:	4b8e      	ldr	r3, [pc, #568]	; (8003d68 <HAL_RCC_OscConfig+0x4f8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d118      	bne.n	8003b6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3a:	4b8b      	ldr	r3, [pc, #556]	; (8003d68 <HAL_RCC_OscConfig+0x4f8>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a8a      	ldr	r2, [pc, #552]	; (8003d68 <HAL_RCC_OscConfig+0x4f8>)
 8003b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b46:	f7fd fec5 	bl	80018d4 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4e:	f7fd fec1 	bl	80018d4 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b64      	cmp	r3, #100	; 0x64
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e0fd      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	4b81      	ldr	r3, [pc, #516]	; (8003d68 <HAL_RCC_OscConfig+0x4f8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d106      	bne.n	8003b82 <HAL_RCC_OscConfig+0x312>
 8003b74:	4b7b      	ldr	r3, [pc, #492]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	4a7a      	ldr	r2, [pc, #488]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6213      	str	r3, [r2, #32]
 8003b80:	e02d      	b.n	8003bde <HAL_RCC_OscConfig+0x36e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x334>
 8003b8a:	4b76      	ldr	r3, [pc, #472]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b8c:	6a1b      	ldr	r3, [r3, #32]
 8003b8e:	4a75      	ldr	r2, [pc, #468]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	6213      	str	r3, [r2, #32]
 8003b96:	4b73      	ldr	r3, [pc, #460]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	4a72      	ldr	r2, [pc, #456]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	6213      	str	r3, [r2, #32]
 8003ba2:	e01c      	b.n	8003bde <HAL_RCC_OscConfig+0x36e>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	2b05      	cmp	r3, #5
 8003baa:	d10c      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x356>
 8003bac:	4b6d      	ldr	r3, [pc, #436]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	4a6c      	ldr	r2, [pc, #432]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bb2:	f043 0304 	orr.w	r3, r3, #4
 8003bb6:	6213      	str	r3, [r2, #32]
 8003bb8:	4b6a      	ldr	r3, [pc, #424]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	4a69      	ldr	r2, [pc, #420]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	6213      	str	r3, [r2, #32]
 8003bc4:	e00b      	b.n	8003bde <HAL_RCC_OscConfig+0x36e>
 8003bc6:	4b67      	ldr	r3, [pc, #412]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	4a66      	ldr	r2, [pc, #408]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bcc:	f023 0301 	bic.w	r3, r3, #1
 8003bd0:	6213      	str	r3, [r2, #32]
 8003bd2:	4b64      	ldr	r3, [pc, #400]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	4a63      	ldr	r2, [pc, #396]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003bd8:	f023 0304 	bic.w	r3, r3, #4
 8003bdc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d015      	beq.n	8003c12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be6:	f7fd fe75 	bl	80018d4 <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bee:	f7fd fe71 	bl	80018d4 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e0ab      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c04:	4b57      	ldr	r3, [pc, #348]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0ee      	beq.n	8003bee <HAL_RCC_OscConfig+0x37e>
 8003c10:	e014      	b.n	8003c3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c12:	f7fd fe5f 	bl	80018d4 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c18:	e00a      	b.n	8003c30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c1a:	f7fd fe5b 	bl	80018d4 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e095      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c30:	4b4c      	ldr	r3, [pc, #304]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1ee      	bne.n	8003c1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c3c:	7dfb      	ldrb	r3, [r7, #23]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d105      	bne.n	8003c4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c42:	4b48      	ldr	r3, [pc, #288]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	4a47      	ldr	r2, [pc, #284]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 8081 	beq.w	8003d5a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c58:	4b42      	ldr	r3, [pc, #264]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 030c 	and.w	r3, r3, #12
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d061      	beq.n	8003d28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	69db      	ldr	r3, [r3, #28]
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d146      	bne.n	8003cfa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6c:	4b3f      	ldr	r3, [pc, #252]	; (8003d6c <HAL_RCC_OscConfig+0x4fc>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fd fe2f 	bl	80018d4 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7a:	f7fd fe2b 	bl	80018d4 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e067      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c8c:	4b35      	ldr	r3, [pc, #212]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1f0      	bne.n	8003c7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca0:	d108      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ca2:	4b30      	ldr	r3, [pc, #192]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	492d      	ldr	r1, [pc, #180]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cb4:	4b2b      	ldr	r3, [pc, #172]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a19      	ldr	r1, [r3, #32]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc4:	430b      	orrs	r3, r1
 8003cc6:	4927      	ldr	r1, [pc, #156]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ccc:	4b27      	ldr	r3, [pc, #156]	; (8003d6c <HAL_RCC_OscConfig+0x4fc>)
 8003cce:	2201      	movs	r2, #1
 8003cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd2:	f7fd fdff 	bl	80018d4 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cda:	f7fd fdfb 	bl	80018d4 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e037      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cec:	4b1d      	ldr	r3, [pc, #116]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x46a>
 8003cf8:	e02f      	b.n	8003d5a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfa:	4b1c      	ldr	r3, [pc, #112]	; (8003d6c <HAL_RCC_OscConfig+0x4fc>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d00:	f7fd fde8 	bl	80018d4 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d08:	f7fd fde4 	bl	80018d4 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e020      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d1a:	4b12      	ldr	r3, [pc, #72]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1f0      	bne.n	8003d08 <HAL_RCC_OscConfig+0x498>
 8003d26:	e018      	b.n	8003d5a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e013      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d34:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <HAL_RCC_OscConfig+0x4f4>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d106      	bne.n	8003d56 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d001      	beq.n	8003d5a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3718      	adds	r7, #24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000
 8003d68:	40007000 	.word	0x40007000
 8003d6c:	42420060 	.word	0x42420060

08003d70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e0d0      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d84:	4b6a      	ldr	r3, [pc, #424]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d910      	bls.n	8003db4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b67      	ldr	r3, [pc, #412]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f023 0207 	bic.w	r2, r3, #7
 8003d9a:	4965      	ldr	r1, [pc, #404]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da2:	4b63      	ldr	r3, [pc, #396]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d001      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e0b8      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d020      	beq.n	8003e02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0304 	and.w	r3, r3, #4
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dcc:	4b59      	ldr	r3, [pc, #356]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	4a58      	ldr	r2, [pc, #352]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003de4:	4b53      	ldr	r3, [pc, #332]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	4a52      	ldr	r2, [pc, #328]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003dea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003dee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df0:	4b50      	ldr	r3, [pc, #320]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	494d      	ldr	r1, [pc, #308]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d040      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d107      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e16:	4b47      	ldr	r3, [pc, #284]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d115      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e07f      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e2e:	4b41      	ldr	r3, [pc, #260]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e073      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3e:	4b3d      	ldr	r3, [pc, #244]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e06b      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e4e:	4b39      	ldr	r3, [pc, #228]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f023 0203 	bic.w	r2, r3, #3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4936      	ldr	r1, [pc, #216]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e60:	f7fd fd38 	bl	80018d4 <HAL_GetTick>
 8003e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e68:	f7fd fd34 	bl	80018d4 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e053      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	4b2d      	ldr	r3, [pc, #180]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f003 020c 	and.w	r2, r3, #12
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d1eb      	bne.n	8003e68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e90:	4b27      	ldr	r3, [pc, #156]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d210      	bcs.n	8003ec0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9e:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f023 0207 	bic.w	r2, r3, #7
 8003ea6:	4922      	ldr	r1, [pc, #136]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eae:	4b20      	ldr	r3, [pc, #128]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d001      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e032      	b.n	8003f26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d008      	beq.n	8003ede <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ecc:	4b19      	ldr	r3, [pc, #100]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	4916      	ldr	r1, [pc, #88]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d009      	beq.n	8003efe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003eea:	4b12      	ldr	r3, [pc, #72]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	490e      	ldr	r1, [pc, #56]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003efe:	f000 f821 	bl	8003f44 <HAL_RCC_GetSysClockFreq>
 8003f02:	4602      	mov	r2, r0
 8003f04:	4b0b      	ldr	r3, [pc, #44]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	091b      	lsrs	r3, r3, #4
 8003f0a:	f003 030f 	and.w	r3, r3, #15
 8003f0e:	490a      	ldr	r1, [pc, #40]	; (8003f38 <HAL_RCC_ClockConfig+0x1c8>)
 8003f10:	5ccb      	ldrb	r3, [r1, r3]
 8003f12:	fa22 f303 	lsr.w	r3, r2, r3
 8003f16:	4a09      	ldr	r2, [pc, #36]	; (8003f3c <HAL_RCC_ClockConfig+0x1cc>)
 8003f18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f1a:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <HAL_RCC_ClockConfig+0x1d0>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fd fc96 	bl	8001850 <HAL_InitTick>

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	40022000 	.word	0x40022000
 8003f34:	40021000 	.word	0x40021000
 8003f38:	0800a45c 	.word	0x0800a45c
 8003f3c:	20000020 	.word	0x20000020
 8003f40:	20000024 	.word	0x20000024

08003f44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f44:	b490      	push	{r4, r7}
 8003f46:	b08a      	sub	sp, #40	; 0x28
 8003f48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f4a:	4b2a      	ldr	r3, [pc, #168]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f4c:	1d3c      	adds	r4, r7, #4
 8003f4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f54:	f240 2301 	movw	r3, #513	; 0x201
 8003f58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	61fb      	str	r3, [r7, #28]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61bb      	str	r3, [r7, #24]
 8003f62:	2300      	movs	r3, #0
 8003f64:	627b      	str	r3, [r7, #36]	; 0x24
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f6e:	4b22      	ldr	r3, [pc, #136]	; (8003ff8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d002      	beq.n	8003f84 <HAL_RCC_GetSysClockFreq+0x40>
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d003      	beq.n	8003f8a <HAL_RCC_GetSysClockFreq+0x46>
 8003f82:	e02d      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f84:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f86:	623b      	str	r3, [r7, #32]
      break;
 8003f88:	e02d      	b.n	8003fe6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	0c9b      	lsrs	r3, r3, #18
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f96:	4413      	add	r3, r2
 8003f98:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f9c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d013      	beq.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fa8:	4b13      	ldr	r3, [pc, #76]	; (8003ff8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	0c5b      	lsrs	r3, r3, #17
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fbc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	4a0e      	ldr	r2, [pc, #56]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fc2:	fb02 f203 	mul.w	r2, r2, r3
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8003fce:	e004      	b.n	8003fda <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	4a0b      	ldr	r2, [pc, #44]	; (8004000 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fd4:	fb02 f303 	mul.w	r3, r2, r3
 8003fd8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	623b      	str	r3, [r7, #32]
      break;
 8003fde:	e002      	b.n	8003fe6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003fe0:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fe2:	623b      	str	r3, [r7, #32]
      break;
 8003fe4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3728      	adds	r7, #40	; 0x28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bc90      	pop	{r4, r7}
 8003ff0:	4770      	bx	lr
 8003ff2:	bf00      	nop
 8003ff4:	0800a3f0 	.word	0x0800a3f0
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	007a1200 	.word	0x007a1200
 8004000:	003d0900 	.word	0x003d0900

08004004 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800400c:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <RCC_Delay+0x34>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a0a      	ldr	r2, [pc, #40]	; (800403c <RCC_Delay+0x38>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	0a5b      	lsrs	r3, r3, #9
 8004018:	687a      	ldr	r2, [r7, #4]
 800401a:	fb02 f303 	mul.w	r3, r2, r3
 800401e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004020:	bf00      	nop
  }
  while (Delay --);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	1e5a      	subs	r2, r3, #1
 8004026:	60fa      	str	r2, [r7, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1f9      	bne.n	8004020 <RCC_Delay+0x1c>
}
 800402c:	bf00      	nop
 800402e:	bf00      	nop
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr
 8004038:	20000020 	.word	0x20000020
 800403c:	10624dd3 	.word	0x10624dd3

08004040 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b086      	sub	sp, #24
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	613b      	str	r3, [r7, #16]
 800404c:	2300      	movs	r3, #0
 800404e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d07d      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800405c:	2300      	movs	r3, #0
 800405e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004060:	4b4f      	ldr	r3, [pc, #316]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004062:	69db      	ldr	r3, [r3, #28]
 8004064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10d      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800406c:	4b4c      	ldr	r3, [pc, #304]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800406e:	69db      	ldr	r3, [r3, #28]
 8004070:	4a4b      	ldr	r2, [pc, #300]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004076:	61d3      	str	r3, [r2, #28]
 8004078:	4b49      	ldr	r3, [pc, #292]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004084:	2301      	movs	r3, #1
 8004086:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004088:	4b46      	ldr	r3, [pc, #280]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004090:	2b00      	cmp	r3, #0
 8004092:	d118      	bne.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004094:	4b43      	ldr	r3, [pc, #268]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a42      	ldr	r2, [pc, #264]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800409a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040a0:	f7fd fc18 	bl	80018d4 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a6:	e008      	b.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a8:	f7fd fc14 	bl	80018d4 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b64      	cmp	r3, #100	; 0x64
 80040b4:	d901      	bls.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e06d      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ba:	4b3a      	ldr	r3, [pc, #232]	; (80041a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0f0      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040c6:	4b36      	ldr	r3, [pc, #216]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d02e      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d027      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040e4:	4b2e      	ldr	r3, [pc, #184]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ee:	4b2e      	ldr	r3, [pc, #184]	; (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040f0:	2201      	movs	r2, #1
 80040f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040f4:	4b2c      	ldr	r3, [pc, #176]	; (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040fa:	4a29      	ldr	r2, [pc, #164]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d014      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800410a:	f7fd fbe3 	bl	80018d4 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004110:	e00a      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004112:	f7fd fbdf 	bl	80018d4 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004120:	4293      	cmp	r3, r2
 8004122:	d901      	bls.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e036      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004128:	4b1d      	ldr	r3, [pc, #116]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0ee      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	4917      	ldr	r1, [pc, #92]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004142:	4313      	orrs	r3, r2
 8004144:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004146:	7dfb      	ldrb	r3, [r7, #23]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d105      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800414c:	4b14      	ldr	r3, [pc, #80]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	4a13      	ldr	r2, [pc, #76]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004152:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004156:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d008      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004164:	4b0e      	ldr	r3, [pc, #56]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	490b      	ldr	r1, [pc, #44]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004172:	4313      	orrs	r3, r2
 8004174:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0310 	and.w	r3, r3, #16
 800417e:	2b00      	cmp	r3, #0
 8004180:	d008      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004182:	4b07      	ldr	r3, [pc, #28]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	4904      	ldr	r1, [pc, #16]	; (80041a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004190:	4313      	orrs	r3, r2
 8004192:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	40021000 	.word	0x40021000
 80041a4:	40007000 	.word	0x40007000
 80041a8:	42420440 	.word	0x42420440

080041ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e076      	b.n	80042ac <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d108      	bne.n	80041d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ce:	d009      	beq.n	80041e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	61da      	str	r2, [r3, #28]
 80041d6:	e005      	b.n	80041e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7fd f9a4 	bl	800154c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800421a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	431a      	orrs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	695b      	ldr	r3, [r3, #20]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004254:	431a      	orrs	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004268:	ea42 0103 	orr.w	r1, r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004270:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	0c1a      	lsrs	r2, r3, #16
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f002 0204 	and.w	r2, r2, #4
 800428a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	69da      	ldr	r2, [r3, #28]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800429a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08a      	sub	sp, #40	; 0x28
 80042b8:	af02      	add	r7, sp, #8
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	603b      	str	r3, [r7, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	77fb      	strb	r3, [r7, #31]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d0:	d112      	bne.n	80042f8 <HAL_SPI_Receive+0x44>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10e      	bne.n	80042f8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2204      	movs	r2, #4
 80042de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042e2:	88fa      	ldrh	r2, [r7, #6]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	4613      	mov	r3, r2
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	68b9      	ldr	r1, [r7, #8]
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 f917 	bl	8004522 <HAL_SPI_TransmitReceive>
 80042f4:	4603      	mov	r3, r0
 80042f6:	e110      	b.n	800451a <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_SPI_Receive+0x52>
 8004302:	2302      	movs	r3, #2
 8004304:	e109      	b.n	800451a <HAL_SPI_Receive+0x266>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800430e:	f7fd fae1 	bl	80018d4 <HAL_GetTick>
 8004312:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b01      	cmp	r3, #1
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004320:	2302      	movs	r3, #2
 8004322:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004324:	e0f0      	b.n	8004508 <HAL_SPI_Receive+0x254>
  }

  if ((pData == NULL) || (Size == 0U))
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_SPI_Receive+0x7e>
 800432c:	88fb      	ldrh	r3, [r7, #6]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004336:	e0e7      	b.n	8004508 <HAL_SPI_Receive+0x254>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2204      	movs	r2, #4
 800433c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	68ba      	ldr	r2, [r7, #8]
 800434a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	88fa      	ldrh	r2, [r7, #6]
 8004350:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	88fa      	ldrh	r2, [r7, #6]
 8004356:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2200      	movs	r2, #0
 800436e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800437e:	d10f      	bne.n	80043a0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800438e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800439e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043aa:	2b40      	cmp	r3, #64	; 0x40
 80043ac:	d007      	beq.n	80043be <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f040 8088 	bne.w	80044d8 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043c8:	e02e      	b.n	8004428 <HAL_SPI_Receive+0x174>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d115      	bne.n	8004404 <HAL_SPI_Receive+0x150>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f103 020c 	add.w	r2, r3, #12
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	7812      	ldrb	r2, [r2, #0]
 80043e6:	b2d2      	uxtb	r2, r2
 80043e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ee:	1c5a      	adds	r2, r3, #1
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004402:	e011      	b.n	8004428 <HAL_SPI_Receive+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004404:	f7fd fa66 	bl	80018d4 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d803      	bhi.n	800441c <HAL_SPI_Receive+0x168>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441a:	d102      	bne.n	8004422 <HAL_SPI_Receive+0x16e>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d102      	bne.n	8004428 <HAL_SPI_Receive+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004426:	e06f      	b.n	8004508 <HAL_SPI_Receive+0x254>
    while (hspi->RxXferCount > 0U)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442c:	b29b      	uxth	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1cb      	bne.n	80043ca <HAL_SPI_Receive+0x116>
 8004432:	e056      	b.n	80044e2 <HAL_SPI_Receive+0x22e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
    	// if RXONLY
    	if ((hspi->Instance->CR1 & SPI_CR1_RXONLY) == SPI_CR1_RXONLY)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800443e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004442:	d11c      	bne.n	800447e <HAL_SPI_Receive+0x1ca>
    	{
		  /* Check if the SPI is already enabled */
		  if (((hspi->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800444e:	2b40      	cmp	r3, #64	; 0x40
 8004450:	d115      	bne.n	800447e <HAL_SPI_Receive+0x1ca>
				  && (hspi->RxXferCount == 1U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004456:	b29b      	uxth	r3, r3
 8004458:	2b01      	cmp	r3, #1
 800445a:	d110      	bne.n	800447e <HAL_SPI_Receive+0x1ca>
		  {
			  // delay for ~ 150 cycles (~ SPI clock cycle for Fclk/128
			  // (Page 718 from RM0008 Rev 21)
			  for (int i = 12; i > 0; i--);
 800445c:	230c      	movs	r3, #12
 800445e:	61bb      	str	r3, [r7, #24]
 8004460:	e002      	b.n	8004468 <HAL_SPI_Receive+0x1b4>
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	3b01      	subs	r3, #1
 8004466:	61bb      	str	r3, [r7, #24]
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2b00      	cmp	r3, #0
 800446c:	dcf9      	bgt.n	8004462 <HAL_SPI_Receive+0x1ae>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800447c:	601a      	str	r2, [r3, #0]
		  }
    	}
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b01      	cmp	r3, #1
 800448a:	d113      	bne.n	80044b4 <HAL_SPI_Receive+0x200>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68da      	ldr	r2, [r3, #12]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004496:	b292      	uxth	r2, r2
 8004498:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449e:	1c9a      	adds	r2, r3, #2
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	3b01      	subs	r3, #1
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044b2:	e011      	b.n	80044d8 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044b4:	f7fd fa0e 	bl	80018d4 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d803      	bhi.n	80044cc <HAL_SPI_Receive+0x218>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ca:	d102      	bne.n	80044d2 <HAL_SPI_Receive+0x21e>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d102      	bne.n	80044d8 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044d6:	e017      	b.n	8004508 <HAL_SPI_Receive+0x254>
    while (hspi->RxXferCount > 0U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1a8      	bne.n	8004434 <HAL_SPI_Receive+0x180>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	6839      	ldr	r1, [r7, #0]
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f000 fa46 	bl	8004978 <SPI_EndRxTransaction>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <HAL_SPI_Receive+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2220      	movs	r2, #32
 80044f6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_SPI_Receive+0x252>
  {
    errorcode = HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	77fb      	strb	r3, [r7, #31]
 8004504:	e000      	b.n	8004508 <HAL_SPI_Receive+0x254>
  }

error :
 8004506:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004518:	7ffb      	ldrb	r3, [r7, #31]
}
 800451a:	4618      	mov	r0, r3
 800451c:	3720      	adds	r7, #32
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b08c      	sub	sp, #48	; 0x30
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	607a      	str	r2, [r7, #4]
 800452e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004530:	2301      	movs	r3, #1
 8004532:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004540:	2b01      	cmp	r3, #1
 8004542:	d101      	bne.n	8004548 <HAL_SPI_TransmitReceive+0x26>
 8004544:	2302      	movs	r3, #2
 8004546:	e18a      	b.n	800485e <HAL_SPI_TransmitReceive+0x33c>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004550:	f7fd f9c0 	bl	80018d4 <HAL_GetTick>
 8004554:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800455c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004566:	887b      	ldrh	r3, [r7, #2]
 8004568:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800456a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800456e:	2b01      	cmp	r3, #1
 8004570:	d00f      	beq.n	8004592 <HAL_SPI_TransmitReceive+0x70>
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004578:	d107      	bne.n	800458a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d103      	bne.n	800458a <HAL_SPI_TransmitReceive+0x68>
 8004582:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004586:	2b04      	cmp	r3, #4
 8004588:	d003      	beq.n	8004592 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800458a:	2302      	movs	r3, #2
 800458c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004590:	e15b      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d005      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x82>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0x82>
 800459e:	887b      	ldrh	r3, [r7, #2]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d103      	bne.n	80045ac <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80045aa:	e14e      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d003      	beq.n	80045c0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2205      	movs	r2, #5
 80045bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	887a      	ldrh	r2, [r7, #2]
 80045d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	887a      	ldrh	r2, [r7, #2]
 80045d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	68ba      	ldr	r2, [r7, #8]
 80045dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	887a      	ldrh	r2, [r7, #2]
 80045e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	887a      	ldrh	r2, [r7, #2]
 80045e8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004600:	2b40      	cmp	r3, #64	; 0x40
 8004602:	d007      	beq.n	8004614 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004612:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800461c:	d178      	bne.n	8004710 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_SPI_TransmitReceive+0x10a>
 8004626:	8b7b      	ldrh	r3, [r7, #26]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d166      	bne.n	80046fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	881a      	ldrh	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	1c9a      	adds	r2, r3, #2
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004650:	e053      	b.n	80046fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b02      	cmp	r3, #2
 800465e:	d11b      	bne.n	8004698 <HAL_SPI_TransmitReceive+0x176>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d016      	beq.n	8004698 <HAL_SPI_TransmitReceive+0x176>
 800466a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466c:	2b01      	cmp	r3, #1
 800466e:	d113      	bne.n	8004698 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004674:	881a      	ldrh	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004680:	1c9a      	adds	r2, r3, #2
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800468a:	b29b      	uxth	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004694:	2300      	movs	r3, #0
 8004696:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d119      	bne.n	80046da <HAL_SPI_TransmitReceive+0x1b8>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d014      	beq.n	80046da <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68da      	ldr	r2, [r3, #12]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ba:	b292      	uxth	r2, r2
 80046bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c2:	1c9a      	adds	r2, r3, #2
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80046d6:	2301      	movs	r3, #1
 80046d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80046da:	f7fd f8fb 	bl	80018d4 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d807      	bhi.n	80046fa <HAL_SPI_TransmitReceive+0x1d8>
 80046ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f0:	d003      	beq.n	80046fa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046f8:	e0a7      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1a6      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x130>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1a1      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x130>
 800470e:	e07c      	b.n	800480a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <HAL_SPI_TransmitReceive+0x1fc>
 8004718:	8b7b      	ldrh	r3, [r7, #26]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d16b      	bne.n	80047f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	7812      	ldrb	r2, [r2, #0]
 800472a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004730:	1c5a      	adds	r2, r3, #1
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800473a:	b29b      	uxth	r3, r3
 800473c:	3b01      	subs	r3, #1
 800473e:	b29a      	uxth	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004744:	e057      	b.n	80047f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f003 0302 	and.w	r3, r3, #2
 8004750:	2b02      	cmp	r3, #2
 8004752:	d11c      	bne.n	800478e <HAL_SPI_TransmitReceive+0x26c>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d017      	beq.n	800478e <HAL_SPI_TransmitReceive+0x26c>
 800475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004760:	2b01      	cmp	r3, #1
 8004762:	d114      	bne.n	800478e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	330c      	adds	r3, #12
 800476e:	7812      	ldrb	r2, [r2, #0]
 8004770:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800478a:	2300      	movs	r3, #0
 800478c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d119      	bne.n	80047d0 <HAL_SPI_TransmitReceive+0x2ae>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d014      	beq.n	80047d0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68da      	ldr	r2, [r3, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	b2d2      	uxtb	r2, r2
 80047b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	1c5a      	adds	r2, r3, #1
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	3b01      	subs	r3, #1
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047cc:	2301      	movs	r3, #1
 80047ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80047d0:	f7fd f880 	bl	80018d4 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047dc:	429a      	cmp	r2, r3
 80047de:	d803      	bhi.n	80047e8 <HAL_SPI_TransmitReceive+0x2c6>
 80047e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e6:	d102      	bne.n	80047ee <HAL_SPI_TransmitReceive+0x2cc>
 80047e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d103      	bne.n	80047f6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047f4:	e029      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1a2      	bne.n	8004746 <HAL_SPI_TransmitReceive+0x224>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d19d      	bne.n	8004746 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800480a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800480c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f904 	bl	8004a1c <SPI_EndRxTxTransaction>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d006      	beq.n	8004828 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004826:	e010      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10b      	bne.n	8004848 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004830:	2300      	movs	r3, #0
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	e000      	b.n	800484a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004848:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800485a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800485e:	4618      	mov	r0, r3
 8004860:	3730      	adds	r7, #48	; 0x30
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b088      	sub	sp, #32
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	603b      	str	r3, [r7, #0]
 8004874:	4613      	mov	r3, r2
 8004876:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004878:	f7fd f82c 	bl	80018d4 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	1a9b      	subs	r3, r3, r2
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	4413      	add	r3, r2
 8004886:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004888:	f7fd f824 	bl	80018d4 <HAL_GetTick>
 800488c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800488e:	4b39      	ldr	r3, [pc, #228]	; (8004974 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	015b      	lsls	r3, r3, #5
 8004894:	0d1b      	lsrs	r3, r3, #20
 8004896:	69fa      	ldr	r2, [r7, #28]
 8004898:	fb02 f303 	mul.w	r3, r2, r3
 800489c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800489e:	e054      	b.n	800494a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a6:	d050      	beq.n	800494a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048a8:	f7fd f814 	bl	80018d4 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d902      	bls.n	80048be <SPI_WaitFlagStateUntilTimeout+0x56>
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d13d      	bne.n	800493a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048d6:	d111      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048e0:	d004      	beq.n	80048ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ea:	d107      	bne.n	80048fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004904:	d10f      	bne.n	8004926 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004914:	601a      	str	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004924:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e017      	b.n	800496a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	3b01      	subs	r3, #1
 8004948:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4013      	ands	r3, r2
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	429a      	cmp	r2, r3
 8004958:	bf0c      	ite	eq
 800495a:	2301      	moveq	r3, #1
 800495c:	2300      	movne	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	429a      	cmp	r2, r3
 8004966:	d19b      	bne.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3720      	adds	r7, #32
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20000020 	.word	0x20000020

08004978 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b086      	sub	sp, #24
 800497c:	af02      	add	r7, sp, #8
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800498c:	d111      	bne.n	80049b2 <SPI_EndRxTransaction+0x3a>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004996:	d004      	beq.n	80049a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049a0:	d107      	bne.n	80049b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049b0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ba:	d117      	bne.n	80049ec <SPI_EndRxTransaction+0x74>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049c4:	d112      	bne.n	80049ec <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2200      	movs	r2, #0
 80049ce:	2101      	movs	r1, #1
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f7ff ff49 	bl	8004868 <SPI_WaitFlagStateUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d01a      	beq.n	8004a12 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e0:	f043 0220 	orr.w	r2, r3, #32
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e013      	b.n	8004a14 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2200      	movs	r2, #0
 80049f4:	2180      	movs	r1, #128	; 0x80
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f7ff ff36 	bl	8004868 <SPI_WaitFlagStateUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d007      	beq.n	8004a12 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a06:	f043 0220 	orr.w	r2, r3, #32
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e000      	b.n	8004a14 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af02      	add	r7, sp, #8
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2180      	movs	r1, #128	; 0x80
 8004a32:	68f8      	ldr	r0, [r7, #12]
 8004a34:	f7ff ff18 	bl	8004868 <SPI_WaitFlagStateUntilTimeout>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d007      	beq.n	8004a4e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a42:	f043 0220 	orr.w	r2, r3, #32
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e000      	b.n	8004a50 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e041      	b.n	8004aee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fc fdae 	bl	80015e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	3304      	adds	r3, #4
 8004a94:	4619      	mov	r1, r3
 8004a96:	4610      	mov	r0, r2
 8004a98:	f000 fe52 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d001      	beq.n	8004b10 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e032      	b.n	8004b76 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a18      	ldr	r2, [pc, #96]	; (8004b80 <HAL_TIM_Base_Start+0x88>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d00e      	beq.n	8004b40 <HAL_TIM_Base_Start+0x48>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2a:	d009      	beq.n	8004b40 <HAL_TIM_Base_Start+0x48>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a14      	ldr	r2, [pc, #80]	; (8004b84 <HAL_TIM_Base_Start+0x8c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d004      	beq.n	8004b40 <HAL_TIM_Base_Start+0x48>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a13      	ldr	r2, [pc, #76]	; (8004b88 <HAL_TIM_Base_Start+0x90>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d111      	bne.n	8004b64 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2b06      	cmp	r3, #6
 8004b50:	d010      	beq.n	8004b74 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 0201 	orr.w	r2, r2, #1
 8004b60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b62:	e007      	b.n	8004b74 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bc80      	pop	{r7}
 8004b7e:	4770      	bx	lr
 8004b80:	40012c00 	.word	0x40012c00
 8004b84:	40000400 	.word	0x40000400
 8004b88:	40000800 	.word	0x40000800

08004b8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d001      	beq.n	8004ba4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e03a      	b.n	8004c1a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0201 	orr.w	r2, r2, #1
 8004bba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a18      	ldr	r2, [pc, #96]	; (8004c24 <HAL_TIM_Base_Start_IT+0x98>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00e      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x58>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bce:	d009      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x58>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a14      	ldr	r2, [pc, #80]	; (8004c28 <HAL_TIM_Base_Start_IT+0x9c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x58>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a13      	ldr	r2, [pc, #76]	; (8004c2c <HAL_TIM_Base_Start_IT+0xa0>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d111      	bne.n	8004c08 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 0307 	and.w	r3, r3, #7
 8004bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2b06      	cmp	r3, #6
 8004bf4:	d010      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0201 	orr.w	r2, r2, #1
 8004c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c06:	e007      	b.n	8004c18 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr
 8004c24:	40012c00 	.word	0x40012c00
 8004c28:	40000400 	.word	0x40000400
 8004c2c:	40000800 	.word	0x40000800

08004c30 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e041      	b.n	8004cc6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d106      	bne.n	8004c5c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f839 	bl	8004cce <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3304      	adds	r3, #4
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	f000 fd66 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b083      	sub	sp, #12
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr

08004ce0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e041      	b.n	8004d76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f839 	bl	8004d7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4610      	mov	r0, r2
 8004d20:	f000 fd0e 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bc80      	pop	{r7}
 8004d8e:	4770      	bx	lr

08004d90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d109      	bne.n	8004db4 <HAL_TIM_PWM_Start+0x24>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	bf14      	ite	ne
 8004dac:	2301      	movne	r3, #1
 8004dae:	2300      	moveq	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	e022      	b.n	8004dfa <HAL_TIM_PWM_Start+0x6a>
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	2b04      	cmp	r3, #4
 8004db8:	d109      	bne.n	8004dce <HAL_TIM_PWM_Start+0x3e>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	bf14      	ite	ne
 8004dc6:	2301      	movne	r3, #1
 8004dc8:	2300      	moveq	r3, #0
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	e015      	b.n	8004dfa <HAL_TIM_PWM_Start+0x6a>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d109      	bne.n	8004de8 <HAL_TIM_PWM_Start+0x58>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	bf14      	ite	ne
 8004de0:	2301      	movne	r3, #1
 8004de2:	2300      	moveq	r3, #0
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	e008      	b.n	8004dfa <HAL_TIM_PWM_Start+0x6a>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e05e      	b.n	8004ec0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d104      	bne.n	8004e12 <HAL_TIM_PWM_Start+0x82>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e10:	e013      	b.n	8004e3a <HAL_TIM_PWM_Start+0xaa>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d104      	bne.n	8004e22 <HAL_TIM_PWM_Start+0x92>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e20:	e00b      	b.n	8004e3a <HAL_TIM_PWM_Start+0xaa>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b08      	cmp	r3, #8
 8004e26:	d104      	bne.n	8004e32 <HAL_TIM_PWM_Start+0xa2>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e30:	e003      	b.n	8004e3a <HAL_TIM_PWM_Start+0xaa>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2202      	movs	r2, #2
 8004e36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	6839      	ldr	r1, [r7, #0]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 fefc 	bl	8005c40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a1e      	ldr	r2, [pc, #120]	; (8004ec8 <HAL_TIM_PWM_Start+0x138>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d107      	bne.n	8004e62 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <HAL_TIM_PWM_Start+0x138>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00e      	beq.n	8004e8a <HAL_TIM_PWM_Start+0xfa>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e74:	d009      	beq.n	8004e8a <HAL_TIM_PWM_Start+0xfa>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a14      	ldr	r2, [pc, #80]	; (8004ecc <HAL_TIM_PWM_Start+0x13c>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d004      	beq.n	8004e8a <HAL_TIM_PWM_Start+0xfa>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a12      	ldr	r2, [pc, #72]	; (8004ed0 <HAL_TIM_PWM_Start+0x140>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d111      	bne.n	8004eae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f003 0307 	and.w	r3, r3, #7
 8004e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2b06      	cmp	r3, #6
 8004e9a:	d010      	beq.n	8004ebe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eac:	e007      	b.n	8004ebe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f042 0201 	orr.w	r2, r2, #1
 8004ebc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40012c00 	.word	0x40012c00
 8004ecc:	40000400 	.word	0x40000400
 8004ed0:	40000800 	.word	0x40000800

08004ed4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e093      	b.n	8005010 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7fc fba7 	bl	8001650 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2202      	movs	r2, #2
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6812      	ldr	r2, [r2, #0]
 8004f14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f18:	f023 0307 	bic.w	r3, r3, #7
 8004f1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3304      	adds	r3, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f000 fc09 	bl	8005740 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f56:	f023 0303 	bic.w	r3, r3, #3
 8004f5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	021b      	lsls	r3, r3, #8
 8004f66:	4313      	orrs	r3, r2
 8004f68:	693a      	ldr	r2, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004f74:	f023 030c 	bic.w	r3, r3, #12
 8004f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	4313      	orrs	r3, r2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	011a      	lsls	r2, r3, #4
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	031b      	lsls	r3, r3, #12
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3718      	adds	r7, #24
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005028:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005030:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005038:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005040:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d110      	bne.n	800506a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005048:	7bfb      	ldrb	r3, [r7, #15]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d102      	bne.n	8005054 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800504e:	7b7b      	ldrb	r3, [r7, #13]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d001      	beq.n	8005058 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e069      	b.n	800512c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005068:	e031      	b.n	80050ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b04      	cmp	r3, #4
 800506e:	d110      	bne.n	8005092 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005070:	7bbb      	ldrb	r3, [r7, #14]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d102      	bne.n	800507c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005076:	7b3b      	ldrb	r3, [r7, #12]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d001      	beq.n	8005080 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e055      	b.n	800512c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2202      	movs	r2, #2
 800508c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005090:	e01d      	b.n	80050ce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005092:	7bfb      	ldrb	r3, [r7, #15]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d108      	bne.n	80050aa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005098:	7bbb      	ldrb	r3, [r7, #14]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d105      	bne.n	80050aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800509e:	7b7b      	ldrb	r3, [r7, #13]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d102      	bne.n	80050aa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80050a4:	7b3b      	ldrb	r3, [r7, #12]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d001      	beq.n	80050ae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e03e      	b.n	800512c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2202      	movs	r2, #2
 80050b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2202      	movs	r2, #2
 80050ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <HAL_TIM_Encoder_Start+0xc4>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d008      	beq.n	80050ec <HAL_TIM_Encoder_Start+0xd4>
 80050da:	e00f      	b.n	80050fc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2201      	movs	r2, #1
 80050e2:	2100      	movs	r1, #0
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 fdab 	bl	8005c40 <TIM_CCxChannelCmd>
      break;
 80050ea:	e016      	b.n	800511a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2201      	movs	r2, #1
 80050f2:	2104      	movs	r1, #4
 80050f4:	4618      	mov	r0, r3
 80050f6:	f000 fda3 	bl	8005c40 <TIM_CCxChannelCmd>
      break;
 80050fa:	e00e      	b.n	800511a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2201      	movs	r2, #1
 8005102:	2100      	movs	r1, #0
 8005104:	4618      	mov	r0, r3
 8005106:	f000 fd9b 	bl	8005c40 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2201      	movs	r2, #1
 8005110:	2104      	movs	r1, #4
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fd94 	bl	8005c40 <TIM_CCxChannelCmd>
      break;
 8005118:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f042 0201 	orr.w	r2, r2, #1
 8005128:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b02      	cmp	r3, #2
 8005148:	d122      	bne.n	8005190 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f003 0302 	and.w	r3, r3, #2
 8005154:	2b02      	cmp	r3, #2
 8005156:	d11b      	bne.n	8005190 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f06f 0202 	mvn.w	r2, #2
 8005160:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fac7 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 800517c:	e005      	b.n	800518a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fb feae 	bl	8000ee0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fac9 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f003 0304 	and.w	r3, r3, #4
 800519a:	2b04      	cmp	r3, #4
 800519c:	d122      	bne.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f003 0304 	and.w	r3, r3, #4
 80051a8:	2b04      	cmp	r3, #4
 80051aa:	d11b      	bne.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0204 	mvn.w	r2, #4
 80051b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2202      	movs	r2, #2
 80051ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fa9d 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 80051d0:	e005      	b.n	80051de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7fb fe84 	bl	8000ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fa9f 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d122      	bne.n	8005238 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0308 	and.w	r3, r3, #8
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d11b      	bne.n	8005238 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f06f 0208 	mvn.w	r2, #8
 8005208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2204      	movs	r2, #4
 800520e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 fa73 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 8005224:	e005      	b.n	8005232 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fb fe5a 	bl	8000ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 fa75 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	f003 0310 	and.w	r3, r3, #16
 8005242:	2b10      	cmp	r3, #16
 8005244:	d122      	bne.n	800528c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	2b10      	cmp	r3, #16
 8005252:	d11b      	bne.n	800528c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f06f 0210 	mvn.w	r2, #16
 800525c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2208      	movs	r2, #8
 8005262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	69db      	ldr	r3, [r3, #28]
 800526a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fa49 	bl	800570a <HAL_TIM_IC_CaptureCallback>
 8005278:	e005      	b.n	8005286 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fb fe30 	bl	8000ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fa4b 	bl	800571c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b01      	cmp	r3, #1
 8005298:	d10e      	bne.n	80052b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d107      	bne.n	80052b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f06f 0201 	mvn.w	r2, #1
 80052b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 fa20 	bl	80056f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052c2:	2b80      	cmp	r3, #128	; 0x80
 80052c4:	d10e      	bne.n	80052e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d0:	2b80      	cmp	r3, #128	; 0x80
 80052d2:	d107      	bne.n	80052e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fd39 	bl	8005d56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ee:	2b40      	cmp	r3, #64	; 0x40
 80052f0:	d10e      	bne.n	8005310 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052fc:	2b40      	cmp	r3, #64	; 0x40
 80052fe:	d107      	bne.n	8005310 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fa0f 	bl	800572e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	2b20      	cmp	r3, #32
 800531c:	d10e      	bne.n	800533c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f003 0320 	and.w	r3, r3, #32
 8005328:	2b20      	cmp	r3, #32
 800532a:	d107      	bne.n	800533c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f06f 0220 	mvn.w	r2, #32
 8005334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fd04 	bl	8005d44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800533c:	bf00      	nop
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005356:	2b01      	cmp	r3, #1
 8005358:	d101      	bne.n	800535e <HAL_TIM_OC_ConfigChannel+0x1a>
 800535a:	2302      	movs	r3, #2
 800535c:	e046      	b.n	80053ec <HAL_TIM_OC_ConfigChannel+0xa8>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b0c      	cmp	r3, #12
 800536a:	d839      	bhi.n	80053e0 <HAL_TIM_OC_ConfigChannel+0x9c>
 800536c:	a201      	add	r2, pc, #4	; (adr r2, 8005374 <HAL_TIM_OC_ConfigChannel+0x30>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	080053a9 	.word	0x080053a9
 8005378:	080053e1 	.word	0x080053e1
 800537c:	080053e1 	.word	0x080053e1
 8005380:	080053e1 	.word	0x080053e1
 8005384:	080053b7 	.word	0x080053b7
 8005388:	080053e1 	.word	0x080053e1
 800538c:	080053e1 	.word	0x080053e1
 8005390:	080053e1 	.word	0x080053e1
 8005394:	080053c5 	.word	0x080053c5
 8005398:	080053e1 	.word	0x080053e1
 800539c:	080053e1 	.word	0x080053e1
 80053a0:	080053e1 	.word	0x080053e1
 80053a4:	080053d3 	.word	0x080053d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fa28 	bl	8005804 <TIM_OC1_SetConfig>
      break;
 80053b4:	e015      	b.n	80053e2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 fa87 	bl	80058d0 <TIM_OC2_SetConfig>
      break;
 80053c2:	e00e      	b.n	80053e2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68b9      	ldr	r1, [r7, #8]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f000 faea 	bl	80059a4 <TIM_OC3_SetConfig>
      break;
 80053d0:	e007      	b.n	80053e2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68b9      	ldr	r1, [r7, #8]
 80053d8:	4618      	mov	r0, r3
 80053da:	f000 fb4d 	bl	8005a78 <TIM_OC4_SetConfig>
      break;
 80053de:	e000      	b.n	80053e2 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80053e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005406:	2b01      	cmp	r3, #1
 8005408:	d101      	bne.n	800540e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800540a:	2302      	movs	r3, #2
 800540c:	e0ac      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x174>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b0c      	cmp	r3, #12
 800541a:	f200 809f 	bhi.w	800555c <HAL_TIM_PWM_ConfigChannel+0x168>
 800541e:	a201      	add	r2, pc, #4	; (adr r2, 8005424 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005424:	08005459 	.word	0x08005459
 8005428:	0800555d 	.word	0x0800555d
 800542c:	0800555d 	.word	0x0800555d
 8005430:	0800555d 	.word	0x0800555d
 8005434:	08005499 	.word	0x08005499
 8005438:	0800555d 	.word	0x0800555d
 800543c:	0800555d 	.word	0x0800555d
 8005440:	0800555d 	.word	0x0800555d
 8005444:	080054db 	.word	0x080054db
 8005448:	0800555d 	.word	0x0800555d
 800544c:	0800555d 	.word	0x0800555d
 8005450:	0800555d 	.word	0x0800555d
 8005454:	0800551b 	.word	0x0800551b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68b9      	ldr	r1, [r7, #8]
 800545e:	4618      	mov	r0, r3
 8005460:	f000 f9d0 	bl	8005804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0208 	orr.w	r2, r2, #8
 8005472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	699a      	ldr	r2, [r3, #24]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 0204 	bic.w	r2, r2, #4
 8005482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	6999      	ldr	r1, [r3, #24]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	691a      	ldr	r2, [r3, #16]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	430a      	orrs	r2, r1
 8005494:	619a      	str	r2, [r3, #24]
      break;
 8005496:	e062      	b.n	800555e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68b9      	ldr	r1, [r7, #8]
 800549e:	4618      	mov	r0, r3
 80054a0:	f000 fa16 	bl	80058d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699a      	ldr	r2, [r3, #24]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	699a      	ldr	r2, [r3, #24]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6999      	ldr	r1, [r3, #24]
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	021a      	lsls	r2, r3, #8
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	619a      	str	r2, [r3, #24]
      break;
 80054d8:	e041      	b.n	800555e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68b9      	ldr	r1, [r7, #8]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f000 fa5f 	bl	80059a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	69da      	ldr	r2, [r3, #28]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0208 	orr.w	r2, r2, #8
 80054f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69da      	ldr	r2, [r3, #28]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 0204 	bic.w	r2, r2, #4
 8005504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	69d9      	ldr	r1, [r3, #28]
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	691a      	ldr	r2, [r3, #16]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	61da      	str	r2, [r3, #28]
      break;
 8005518:	e021      	b.n	800555e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68b9      	ldr	r1, [r7, #8]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 faa9 	bl	8005a78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	69da      	ldr	r2, [r3, #28]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	69da      	ldr	r2, [r3, #28]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	69d9      	ldr	r1, [r3, #28]
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	021a      	lsls	r2, r3, #8
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	61da      	str	r2, [r3, #28]
      break;
 800555a:	e000      	b.n	800555e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800555c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005580:	2b01      	cmp	r3, #1
 8005582:	d101      	bne.n	8005588 <HAL_TIM_ConfigClockSource+0x18>
 8005584:	2302      	movs	r3, #2
 8005586:	e0b3      	b.n	80056f0 <HAL_TIM_ConfigClockSource+0x180>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055c0:	d03e      	beq.n	8005640 <HAL_TIM_ConfigClockSource+0xd0>
 80055c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055c6:	f200 8087 	bhi.w	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055ce:	f000 8085 	beq.w	80056dc <HAL_TIM_ConfigClockSource+0x16c>
 80055d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d6:	d87f      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055d8:	2b70      	cmp	r3, #112	; 0x70
 80055da:	d01a      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0xa2>
 80055dc:	2b70      	cmp	r3, #112	; 0x70
 80055de:	d87b      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055e0:	2b60      	cmp	r3, #96	; 0x60
 80055e2:	d050      	beq.n	8005686 <HAL_TIM_ConfigClockSource+0x116>
 80055e4:	2b60      	cmp	r3, #96	; 0x60
 80055e6:	d877      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055e8:	2b50      	cmp	r3, #80	; 0x50
 80055ea:	d03c      	beq.n	8005666 <HAL_TIM_ConfigClockSource+0xf6>
 80055ec:	2b50      	cmp	r3, #80	; 0x50
 80055ee:	d873      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055f0:	2b40      	cmp	r3, #64	; 0x40
 80055f2:	d058      	beq.n	80056a6 <HAL_TIM_ConfigClockSource+0x136>
 80055f4:	2b40      	cmp	r3, #64	; 0x40
 80055f6:	d86f      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 80055f8:	2b30      	cmp	r3, #48	; 0x30
 80055fa:	d064      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x156>
 80055fc:	2b30      	cmp	r3, #48	; 0x30
 80055fe:	d86b      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 8005600:	2b20      	cmp	r3, #32
 8005602:	d060      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x156>
 8005604:	2b20      	cmp	r3, #32
 8005606:	d867      	bhi.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
 8005608:	2b00      	cmp	r3, #0
 800560a:	d05c      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x156>
 800560c:	2b10      	cmp	r3, #16
 800560e:	d05a      	beq.n	80056c6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005610:	e062      	b.n	80056d8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	6899      	ldr	r1, [r3, #8]
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f000 faee 	bl	8005c02 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005634:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	609a      	str	r2, [r3, #8]
      break;
 800563e:	e04e      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6818      	ldr	r0, [r3, #0]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	6899      	ldr	r1, [r3, #8]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f000 fad7 	bl	8005c02 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005662:	609a      	str	r2, [r3, #8]
      break;
 8005664:	e03b      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6818      	ldr	r0, [r3, #0]
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	6859      	ldr	r1, [r3, #4]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	461a      	mov	r2, r3
 8005674:	f000 fa4e 	bl	8005b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2150      	movs	r1, #80	; 0x50
 800567e:	4618      	mov	r0, r3
 8005680:	f000 faa5 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 8005684:	e02b      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6818      	ldr	r0, [r3, #0]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	6859      	ldr	r1, [r3, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	461a      	mov	r2, r3
 8005694:	f000 fa6c 	bl	8005b70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2160      	movs	r1, #96	; 0x60
 800569e:	4618      	mov	r0, r3
 80056a0:	f000 fa95 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80056a4:	e01b      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6818      	ldr	r0, [r3, #0]
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	6859      	ldr	r1, [r3, #4]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	461a      	mov	r2, r3
 80056b4:	f000 fa2e 	bl	8005b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2140      	movs	r1, #64	; 0x40
 80056be:	4618      	mov	r0, r3
 80056c0:	f000 fa85 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80056c4:	e00b      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4619      	mov	r1, r3
 80056d0:	4610      	mov	r0, r2
 80056d2:	f000 fa7c 	bl	8005bce <TIM_ITRx_SetConfig>
        break;
 80056d6:	e002      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80056d8:	bf00      	nop
 80056da:	e000      	b.n	80056de <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80056dc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	bc80      	pop	{r7}
 8005708:	4770      	bx	lr

0800570a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800570a:	b480      	push	{r7}
 800570c:	b083      	sub	sp, #12
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005712:	bf00      	nop
 8005714:	370c      	adds	r7, #12
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr

0800572e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800572e:	b480      	push	{r7}
 8005730:	b083      	sub	sp, #12
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a29      	ldr	r2, [pc, #164]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575e:	d007      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a26      	ldr	r2, [pc, #152]	; (80057fc <TIM_Base_SetConfig+0xbc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a25      	ldr	r2, [pc, #148]	; (8005800 <TIM_Base_SetConfig+0xc0>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d108      	bne.n	8005782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a1c      	ldr	r2, [pc, #112]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a19      	ldr	r2, [pc, #100]	; (80057fc <TIM_Base_SetConfig+0xbc>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a18      	ldr	r2, [pc, #96]	; (8005800 <TIM_Base_SetConfig+0xc0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d108      	bne.n	80057b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a07      	ldr	r2, [pc, #28]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d103      	bne.n	80057e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	615a      	str	r2, [r3, #20]
}
 80057ee:	bf00      	nop
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bc80      	pop	{r7}
 80057f6:	4770      	bx	lr
 80057f8:	40012c00 	.word	0x40012c00
 80057fc:	40000400 	.word	0x40000400
 8005800:	40000800 	.word	0x40000800

08005804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	f023 0201 	bic.w	r2, r3, #1
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f023 0302 	bic.w	r3, r3, #2
 800584c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	4313      	orrs	r3, r2
 8005856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a1c      	ldr	r2, [pc, #112]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d10c      	bne.n	800587a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f023 0308 	bic.w	r3, r3, #8
 8005866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	4313      	orrs	r3, r2
 8005870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a13      	ldr	r2, [pc, #76]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d111      	bne.n	80058a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	40012c00 	.word	0x40012c00

080058d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	f023 0210 	bic.w	r2, r3, #16
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	021b      	lsls	r3, r3, #8
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0320 	bic.w	r3, r3, #32
 800591a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a1d      	ldr	r2, [pc, #116]	; (80059a0 <TIM_OC2_SetConfig+0xd0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10d      	bne.n	800594c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800594a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a14      	ldr	r2, [pc, #80]	; (80059a0 <TIM_OC2_SetConfig+0xd0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d113      	bne.n	800597c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800595a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	621a      	str	r2, [r3, #32]
}
 8005996:	bf00      	nop
 8005998:	371c      	adds	r7, #28
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr
 80059a0:	40012c00 	.word	0x40012c00

080059a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 0303 	bic.w	r3, r3, #3
 80059da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a1d      	ldr	r2, [pc, #116]	; (8005a74 <TIM_OC3_SetConfig+0xd0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d10d      	bne.n	8005a1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	021b      	lsls	r3, r3, #8
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a14      	ldr	r2, [pc, #80]	; (8005a74 <TIM_OC3_SetConfig+0xd0>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d113      	bne.n	8005a4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	621a      	str	r2, [r3, #32]
}
 8005a68:	bf00      	nop
 8005a6a:	371c      	adds	r7, #28
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40012c00 	.word	0x40012c00

08005a78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	031b      	lsls	r3, r3, #12
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a0f      	ldr	r2, [pc, #60]	; (8005b10 <TIM_OC4_SetConfig+0x98>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d109      	bne.n	8005aec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	695b      	ldr	r3, [r3, #20]
 8005ae4:	019b      	lsls	r3, r3, #6
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	621a      	str	r2, [r3, #32]
}
 8005b06:	bf00      	nop
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bc80      	pop	{r7}
 8005b0e:	4770      	bx	lr
 8005b10:	40012c00 	.word	0x40012c00

08005b14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b087      	sub	sp, #28
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 030a 	bic.w	r3, r3, #10
 8005b50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr

08005b70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f023 0210 	bic.w	r2, r3, #16
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	031b      	lsls	r3, r3, #12
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr

08005bce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f043 0307 	orr.w	r3, r3, #7
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	609a      	str	r2, [r3, #8]
}
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr

08005c02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b087      	sub	sp, #28
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	60b9      	str	r1, [r7, #8]
 8005c0c:	607a      	str	r2, [r7, #4]
 8005c0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	021a      	lsls	r2, r3, #8
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	609a      	str	r2, [r3, #8]
}
 8005c36:	bf00      	nop
 8005c38:	371c      	adds	r7, #28
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b087      	sub	sp, #28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 031f 	and.w	r3, r3, #31
 8005c52:	2201      	movs	r2, #1
 8005c54:	fa02 f303 	lsl.w	r3, r2, r3
 8005c58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1a      	ldr	r2, [r3, #32]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	43db      	mvns	r3, r3
 8005c62:	401a      	ands	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a1a      	ldr	r2, [r3, #32]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f003 031f 	and.w	r3, r3, #31
 8005c72:	6879      	ldr	r1, [r7, #4]
 8005c74:	fa01 f303 	lsl.w	r3, r1, r3
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	621a      	str	r2, [r3, #32]
}
 8005c7e:	bf00      	nop
 8005c80:	371c      	adds	r7, #28
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	e046      	b.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2202      	movs	r2, #2
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a16      	ldr	r2, [pc, #88]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00e      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cec:	d009      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a12      	ldr	r2, [pc, #72]	; (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d004      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a10      	ldr	r2, [pc, #64]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d10c      	bne.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40000400 	.word	0x40000400
 8005d40:	40000800 	.word	0x40000800

08005d44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bc80      	pop	{r7}
 8005d54:	4770      	bx	lr

08005d56 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d5e:	bf00      	nop
 8005d60:	370c      	adds	r7, #12
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bc80      	pop	{r7}
 8005d66:	4770      	bx	lr

08005d68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005d68:	b084      	sub	sp, #16
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	f107 0014 	add.w	r0, r7, #20
 8005d76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	b004      	add	sp, #16
 8005d86:	4770      	bx	lr

08005d88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005d98:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005d9c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bc80      	pop	{r7}
 8005db2:	4770      	bx	lr

08005db4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005dbc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8005dc0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	43db      	mvns	r3, r3
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bc80      	pop	{r7}
 8005de6:	4770      	bx	lr

08005de8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	460b      	mov	r3, r1
 8005df2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005e00:	b084      	sub	sp, #16
 8005e02:	b480      	push	{r7}
 8005e04:	b083      	sub	sp, #12
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
 8005e0a:	f107 0014 	add.w	r0, r7, #20
 8005e0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bc80      	pop	{r7}
 8005e3c:	b004      	add	sp, #16
 8005e3e:	4770      	bx	lr

08005e40 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b09b      	sub	sp, #108	; 0x6c
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	881b      	ldrh	r3, [r3, #0]
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e66:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	78db      	ldrb	r3, [r3, #3]
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d81f      	bhi.n	8005eb2 <USB_ActivateEndpoint+0x72>
 8005e72:	a201      	add	r2, pc, #4	; (adr r2, 8005e78 <USB_ActivateEndpoint+0x38>)
 8005e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e78:	08005e89 	.word	0x08005e89
 8005e7c:	08005ea5 	.word	0x08005ea5
 8005e80:	08005ebb 	.word	0x08005ebb
 8005e84:	08005e97 	.word	0x08005e97
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005e88:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005e8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e90:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005e94:	e012      	b.n	8005ebc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005e96:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005e9a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005e9e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005ea2:	e00b      	b.n	8005ebc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005ea4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005ea8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005eac:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005eb0:	e004      	b.n	8005ebc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8005eb8:	e000      	b.n	8005ebc <USB_ActivateEndpoint+0x7c>
      break;
 8005eba:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	441a      	add	r2, r3
 8005ec6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005eca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ece:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	881b      	ldrh	r3, [r3, #0]
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ef0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	4313      	orrs	r3, r2
 8005efe:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	441a      	add	r2, r3
 8005f0c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005f10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	7b1b      	ldrb	r3, [r3, #12]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f040 8149 	bne.w	80061c0 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	785b      	ldrb	r3, [r3, #1]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 8084 	beq.w	8006040 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	617b      	str	r3, [r7, #20]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	461a      	mov	r2, r3
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	4413      	add	r3, r2
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	011a      	lsls	r2, r3, #4
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f5a:	613b      	str	r3, [r7, #16]
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	88db      	ldrh	r3, [r3, #6]
 8005f60:	085b      	lsrs	r3, r3, #1
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4413      	add	r3, r2
 8005f76:	881b      	ldrh	r3, [r3, #0]
 8005f78:	81fb      	strh	r3, [r7, #14]
 8005f7a:	89fb      	ldrh	r3, [r7, #14]
 8005f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01b      	beq.n	8005fbc <USB_ActivateEndpoint+0x17c>
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	881b      	ldrh	r3, [r3, #0]
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9a:	81bb      	strh	r3, [r7, #12]
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	441a      	add	r2, r3
 8005fa6:	89bb      	ldrh	r3, [r7, #12]
 8005fa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	78db      	ldrb	r3, [r3, #3]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d020      	beq.n	8006006 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4413      	add	r3, r2
 8005fce:	881b      	ldrh	r3, [r3, #0]
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fda:	813b      	strh	r3, [r7, #8]
 8005fdc:	893b      	ldrh	r3, [r7, #8]
 8005fde:	f083 0320 	eor.w	r3, r3, #32
 8005fe2:	813b      	strh	r3, [r7, #8]
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	441a      	add	r2, r3
 8005fee:	893b      	ldrh	r3, [r7, #8]
 8005ff0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ff4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ff8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006000:	b29b      	uxth	r3, r3
 8006002:	8013      	strh	r3, [r2, #0]
 8006004:	e27f      	b.n	8006506 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	b29b      	uxth	r3, r3
 8006014:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006018:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800601c:	817b      	strh	r3, [r7, #10]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	441a      	add	r2, r3
 8006028:	897b      	ldrh	r3, [r7, #10]
 800602a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800602e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006036:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800603a:	b29b      	uxth	r3, r3
 800603c:	8013      	strh	r3, [r2, #0]
 800603e:	e262      	b.n	8006506 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800604a:	b29b      	uxth	r3, r3
 800604c:	461a      	mov	r2, r3
 800604e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006050:	4413      	add	r3, r2
 8006052:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	011a      	lsls	r2, r3, #4
 800605a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800605c:	4413      	add	r3, r2
 800605e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006062:	62bb      	str	r3, [r7, #40]	; 0x28
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	88db      	ldrh	r3, [r3, #6]
 8006068:	085b      	lsrs	r3, r3, #1
 800606a:	b29b      	uxth	r3, r3
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	b29a      	uxth	r2, r3
 8006070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006072:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	627b      	str	r3, [r7, #36]	; 0x24
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800607e:	b29b      	uxth	r3, r3
 8006080:	461a      	mov	r2, r3
 8006082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006084:	4413      	add	r3, r2
 8006086:	627b      	str	r3, [r7, #36]	; 0x24
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	011a      	lsls	r2, r3, #4
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	4413      	add	r3, r2
 8006092:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006096:	623b      	str	r3, [r7, #32]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d112      	bne.n	80060c6 <USB_ActivateEndpoint+0x286>
 80060a0:	6a3b      	ldr	r3, [r7, #32]
 80060a2:	881b      	ldrh	r3, [r3, #0]
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	801a      	strh	r2, [r3, #0]
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060be:	b29a      	uxth	r2, r3
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	801a      	strh	r2, [r3, #0]
 80060c4:	e02f      	b.n	8006126 <USB_ActivateEndpoint+0x2e6>
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b3e      	cmp	r3, #62	; 0x3e
 80060cc:	d813      	bhi.n	80060f6 <USB_ActivateEndpoint+0x2b6>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	085b      	lsrs	r3, r3, #1
 80060d4:	663b      	str	r3, [r7, #96]	; 0x60
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <USB_ActivateEndpoint+0x2a8>
 80060e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060e4:	3301      	adds	r3, #1
 80060e6:	663b      	str	r3, [r7, #96]	; 0x60
 80060e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	029b      	lsls	r3, r3, #10
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	801a      	strh	r2, [r3, #0]
 80060f4:	e017      	b.n	8006126 <USB_ActivateEndpoint+0x2e6>
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	095b      	lsrs	r3, r3, #5
 80060fc:	663b      	str	r3, [r7, #96]	; 0x60
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	f003 031f 	and.w	r3, r3, #31
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <USB_ActivateEndpoint+0x2d0>
 800610a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800610c:	3b01      	subs	r3, #1
 800610e:	663b      	str	r3, [r7, #96]	; 0x60
 8006110:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006112:	b29b      	uxth	r3, r3
 8006114:	029b      	lsls	r3, r3, #10
 8006116:	b29b      	uxth	r3, r3
 8006118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800611c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006120:	b29a      	uxth	r2, r3
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	83fb      	strh	r3, [r7, #30]
 8006134:	8bfb      	ldrh	r3, [r7, #30]
 8006136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d01b      	beq.n	8006176 <USB_ActivateEndpoint+0x336>
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	b29b      	uxth	r3, r3
 800614c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006154:	83bb      	strh	r3, [r7, #28]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	441a      	add	r2, r3
 8006160:	8bbb      	ldrh	r3, [r7, #28]
 8006162:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006166:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800616a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800616e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006172:	b29b      	uxth	r3, r3
 8006174:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	881b      	ldrh	r3, [r3, #0]
 8006182:	b29b      	uxth	r3, r3
 8006184:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006188:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800618c:	837b      	strh	r3, [r7, #26]
 800618e:	8b7b      	ldrh	r3, [r7, #26]
 8006190:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006194:	837b      	strh	r3, [r7, #26]
 8006196:	8b7b      	ldrh	r3, [r7, #26]
 8006198:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800619c:	837b      	strh	r3, [r7, #26]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	441a      	add	r2, r3
 80061a8:	8b7b      	ldrh	r3, [r7, #26]
 80061aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	8013      	strh	r3, [r2, #0]
 80061be:	e1a2      	b.n	8006506 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	881b      	ldrh	r3, [r3, #0]
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	441a      	add	r2, r3
 80061e4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80061e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061f0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80061f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006206:	b29b      	uxth	r3, r3
 8006208:	461a      	mov	r2, r3
 800620a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800620c:	4413      	add	r3, r2
 800620e:	65bb      	str	r3, [r7, #88]	; 0x58
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	011a      	lsls	r2, r3, #4
 8006216:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006218:	4413      	add	r3, r2
 800621a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800621e:	657b      	str	r3, [r7, #84]	; 0x54
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	891b      	ldrh	r3, [r3, #8]
 8006224:	085b      	lsrs	r3, r3, #1
 8006226:	b29b      	uxth	r3, r3
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800622e:	801a      	strh	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	653b      	str	r3, [r7, #80]	; 0x50
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800623a:	b29b      	uxth	r3, r3
 800623c:	461a      	mov	r2, r3
 800623e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006240:	4413      	add	r3, r2
 8006242:	653b      	str	r3, [r7, #80]	; 0x50
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	011a      	lsls	r2, r3, #4
 800624a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800624c:	4413      	add	r3, r2
 800624e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006252:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	895b      	ldrh	r3, [r3, #10]
 8006258:	085b      	lsrs	r3, r3, #1
 800625a:	b29b      	uxth	r3, r3
 800625c:	005b      	lsls	r3, r3, #1
 800625e:	b29a      	uxth	r2, r3
 8006260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006262:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	785b      	ldrb	r3, [r3, #1]
 8006268:	2b00      	cmp	r3, #0
 800626a:	f040 8091 	bne.w	8006390 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	881b      	ldrh	r3, [r3, #0]
 800627a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800627c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800627e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d01b      	beq.n	80062be <USB_ActivateEndpoint+0x47e>
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	881b      	ldrh	r3, [r3, #0]
 8006292:	b29b      	uxth	r3, r3
 8006294:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006298:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800629c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	441a      	add	r2, r3
 80062a8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80062aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80062b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	4413      	add	r3, r2
 80062c8:	881b      	ldrh	r3, [r3, #0]
 80062ca:	873b      	strh	r3, [r7, #56]	; 0x38
 80062cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80062ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d01b      	beq.n	800630e <USB_ActivateEndpoint+0x4ce>
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	4413      	add	r3, r2
 80062e0:	881b      	ldrh	r3, [r3, #0]
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062ec:	86fb      	strh	r3, [r7, #54]	; 0x36
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	441a      	add	r2, r3
 80062f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80062fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006302:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006306:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800630a:	b29b      	uxth	r3, r3
 800630c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	4413      	add	r3, r2
 8006318:	881b      	ldrh	r3, [r3, #0]
 800631a:	b29b      	uxth	r3, r3
 800631c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006320:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006324:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006326:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006328:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800632c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800632e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006330:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006334:	86bb      	strh	r3, [r7, #52]	; 0x34
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	441a      	add	r2, r3
 8006340:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8006342:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006346:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800634a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800634e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006352:	b29b      	uxth	r3, r3
 8006354:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	b29b      	uxth	r3, r3
 8006364:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800636c:	867b      	strh	r3, [r7, #50]	; 0x32
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	441a      	add	r2, r3
 8006378:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800637a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800637e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006382:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800638a:	b29b      	uxth	r3, r3
 800638c:	8013      	strh	r3, [r2, #0]
 800638e:	e0ba      	b.n	8006506 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	881b      	ldrh	r3, [r3, #0]
 800639c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80063a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80063a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d01d      	beq.n	80063e8 <USB_ActivateEndpoint+0x5a8>
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063c2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	441a      	add	r2, r3
 80063d0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80063d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80063dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80063e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	009b      	lsls	r3, r3, #2
 80063f0:	4413      	add	r3, r2
 80063f2:	881b      	ldrh	r3, [r3, #0]
 80063f4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80063f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80063fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01d      	beq.n	8006440 <USB_ActivateEndpoint+0x600>
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	4413      	add	r3, r2
 800640e:	881b      	ldrh	r3, [r3, #0]
 8006410:	b29b      	uxth	r3, r3
 8006412:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800641a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	441a      	add	r2, r3
 8006428:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800642c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006438:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800643c:	b29b      	uxth	r3, r3
 800643e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	78db      	ldrb	r3, [r3, #3]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d024      	beq.n	8006492 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	009b      	lsls	r3, r3, #2
 8006450:	4413      	add	r3, r2
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	b29b      	uxth	r3, r3
 8006456:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800645a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800645e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006462:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006466:	f083 0320 	eor.w	r3, r3, #32
 800646a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	441a      	add	r2, r3
 8006478:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800647c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006480:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006484:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800648c:	b29b      	uxth	r3, r3
 800648e:	8013      	strh	r3, [r2, #0]
 8006490:	e01d      	b.n	80064ce <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	b29b      	uxth	r3, r3
 80064a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80064ac:	687a      	ldr	r2, [r7, #4]
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	441a      	add	r2, r3
 80064b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80064ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	4413      	add	r3, r2
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	b29b      	uxth	r3, r3
 80064dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	441a      	add	r2, r3
 80064f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80064f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006502:	b29b      	uxth	r3, r3
 8006504:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006506:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800650a:	4618      	mov	r0, r3
 800650c:	376c      	adds	r7, #108	; 0x6c
 800650e:	46bd      	mov	sp, r7
 8006510:	bc80      	pop	{r7}
 8006512:	4770      	bx	lr

08006514 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006514:	b480      	push	{r7}
 8006516:	b08d      	sub	sp, #52	; 0x34
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	7b1b      	ldrb	r3, [r3, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	f040 808e 	bne.w	8006644 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	785b      	ldrb	r3, [r3, #1]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d044      	beq.n	80065ba <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	81bb      	strh	r3, [r7, #12]
 800653e:	89bb      	ldrh	r3, [r7, #12]
 8006540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006544:	2b00      	cmp	r3, #0
 8006546:	d01b      	beq.n	8006580 <USB_DeactivateEndpoint+0x6c>
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	781b      	ldrb	r3, [r3, #0]
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	881b      	ldrh	r3, [r3, #0]
 8006554:	b29b      	uxth	r3, r3
 8006556:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800655a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655e:	817b      	strh	r3, [r7, #10]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	781b      	ldrb	r3, [r3, #0]
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	441a      	add	r2, r3
 800656a:	897b      	ldrh	r3, [r7, #10]
 800656c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006570:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006578:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800657c:	b29b      	uxth	r3, r3
 800657e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4413      	add	r3, r2
 800658a:	881b      	ldrh	r3, [r3, #0]
 800658c:	b29b      	uxth	r3, r3
 800658e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006596:	813b      	strh	r3, [r7, #8]
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	009b      	lsls	r3, r3, #2
 80065a0:	441a      	add	r2, r3
 80065a2:	893b      	ldrh	r3, [r7, #8]
 80065a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	8013      	strh	r3, [r2, #0]
 80065b8:	e192      	b.n	80068e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	827b      	strh	r3, [r7, #18]
 80065c8:	8a7b      	ldrh	r3, [r7, #18]
 80065ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d01b      	beq.n	800660a <USB_DeactivateEndpoint+0xf6>
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	b29b      	uxth	r3, r3
 80065e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e8:	823b      	strh	r3, [r7, #16]
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	441a      	add	r2, r3
 80065f4:	8a3b      	ldrh	r3, [r7, #16]
 80065f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80065fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80065fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006606:	b29b      	uxth	r3, r3
 8006608:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	4413      	add	r3, r2
 8006614:	881b      	ldrh	r3, [r3, #0]
 8006616:	b29b      	uxth	r3, r3
 8006618:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800661c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006620:	81fb      	strh	r3, [r7, #14]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	441a      	add	r2, r3
 800662c:	89fb      	ldrh	r3, [r7, #14]
 800662e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006632:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006636:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800663a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800663e:	b29b      	uxth	r3, r3
 8006640:	8013      	strh	r3, [r2, #0]
 8006642:	e14d      	b.n	80068e0 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	785b      	ldrb	r3, [r3, #1]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f040 80a5 	bne.w	8006798 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	4413      	add	r3, r2
 8006658:	881b      	ldrh	r3, [r3, #0]
 800665a:	843b      	strh	r3, [r7, #32]
 800665c:	8c3b      	ldrh	r3, [r7, #32]
 800665e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d01b      	beq.n	800669e <USB_DeactivateEndpoint+0x18a>
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	b29b      	uxth	r3, r3
 8006674:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667c:	83fb      	strh	r3, [r7, #30]
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	441a      	add	r2, r3
 8006688:	8bfb      	ldrh	r3, [r7, #30]
 800668a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800668e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006692:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800669a:	b29b      	uxth	r3, r3
 800669c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	83bb      	strh	r3, [r7, #28]
 80066ac:	8bbb      	ldrh	r3, [r7, #28]
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d01b      	beq.n	80066ee <USB_DeactivateEndpoint+0x1da>
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	4413      	add	r3, r2
 80066c0:	881b      	ldrh	r3, [r3, #0]
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066cc:	837b      	strh	r3, [r7, #26]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	441a      	add	r2, r3
 80066d8:	8b7b      	ldrh	r3, [r7, #26]
 80066da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80066de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80066e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	4413      	add	r3, r2
 80066f8:	881b      	ldrh	r3, [r3, #0]
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006700:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006704:	833b      	strh	r3, [r7, #24]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	781b      	ldrb	r3, [r3, #0]
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	441a      	add	r2, r3
 8006710:	8b3b      	ldrh	r3, [r7, #24]
 8006712:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006716:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800671a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800671e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006722:	b29b      	uxth	r3, r3
 8006724:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	4413      	add	r3, r2
 8006730:	881b      	ldrh	r3, [r3, #0]
 8006732:	b29b      	uxth	r3, r3
 8006734:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006738:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800673c:	82fb      	strh	r3, [r7, #22]
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	441a      	add	r2, r3
 8006748:	8afb      	ldrh	r3, [r7, #22]
 800674a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800674e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800675a:	b29b      	uxth	r3, r3
 800675c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	b29b      	uxth	r3, r3
 800676c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006774:	82bb      	strh	r3, [r7, #20]
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	441a      	add	r2, r3
 8006780:	8abb      	ldrh	r3, [r7, #20]
 8006782:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006786:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800678a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800678e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006792:	b29b      	uxth	r3, r3
 8006794:	8013      	strh	r3, [r2, #0]
 8006796:	e0a3      	b.n	80068e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	881b      	ldrh	r3, [r3, #0]
 80067a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80067a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80067a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d01b      	beq.n	80067e8 <USB_DeactivateEndpoint+0x2d4>
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067c6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80067d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067e8:	687a      	ldr	r2, [r7, #4]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80067f6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80067f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d01b      	beq.n	8006838 <USB_DeactivateEndpoint+0x324>
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	881b      	ldrh	r3, [r3, #0]
 800680c:	b29b      	uxth	r3, r3
 800680e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006816:	853b      	strh	r3, [r7, #40]	; 0x28
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	441a      	add	r2, r3
 8006822:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006824:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006828:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800682c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006830:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006834:	b29b      	uxth	r3, r3
 8006836:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	009b      	lsls	r3, r3, #2
 8006840:	4413      	add	r3, r2
 8006842:	881b      	ldrh	r3, [r3, #0]
 8006844:	b29b      	uxth	r3, r3
 8006846:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800684a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	441a      	add	r2, r3
 800685a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800685c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006860:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006864:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800686c:	b29b      	uxth	r3, r3
 800686e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29b      	uxth	r3, r3
 800687e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006886:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006894:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006898:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800689c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	881b      	ldrh	r3, [r3, #0]
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068be:	847b      	strh	r3, [r7, #34]	; 0x22
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	441a      	add	r2, r3
 80068ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80068cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068dc:	b29b      	uxth	r3, r3
 80068de:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3734      	adds	r7, #52	; 0x34
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bc80      	pop	{r7}
 80068ea:	4770      	bx	lr

080068ec <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b0cc      	sub	sp, #304	; 0x130
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	1d3b      	adds	r3, r7, #4
 80068f4:	6018      	str	r0, [r3, #0]
 80068f6:	463b      	mov	r3, r7
 80068f8:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068fa:	463b      	mov	r3, r7
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	785b      	ldrb	r3, [r3, #1]
 8006900:	2b01      	cmp	r3, #1
 8006902:	f040 872e 	bne.w	8007762 <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006906:	463b      	mov	r3, r7
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	699a      	ldr	r2, [r3, #24]
 800690c:	463b      	mov	r3, r7
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	429a      	cmp	r2, r3
 8006914:	d905      	bls.n	8006922 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8006916:	463b      	mov	r3, r7
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8006920:	e004      	b.n	800692c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8006922:	463b      	mov	r3, r7
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800692c:	463b      	mov	r3, r7
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	7b1b      	ldrb	r3, [r3, #12]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d134      	bne.n	80069a0 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006936:	463b      	mov	r3, r7
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6959      	ldr	r1, [r3, #20]
 800693c:	463b      	mov	r3, r7
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	88da      	ldrh	r2, [r3, #6]
 8006942:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006946:	b29b      	uxth	r3, r3
 8006948:	1d38      	adds	r0, r7, #4
 800694a:	6800      	ldr	r0, [r0, #0]
 800694c:	f001 fc03 	bl	8008156 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006950:	f107 0310 	add.w	r3, r7, #16
 8006954:	1d3a      	adds	r2, r7, #4
 8006956:	6812      	ldr	r2, [r2, #0]
 8006958:	601a      	str	r2, [r3, #0]
 800695a:	1d3b      	adds	r3, r7, #4
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006962:	b29b      	uxth	r3, r3
 8006964:	4619      	mov	r1, r3
 8006966:	f107 0310 	add.w	r3, r7, #16
 800696a:	f107 0210 	add.w	r2, r7, #16
 800696e:	6812      	ldr	r2, [r2, #0]
 8006970:	440a      	add	r2, r1
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	463b      	mov	r3, r7
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	011a      	lsls	r2, r3, #4
 800697c:	f107 0310 	add.w	r3, r7, #16
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4413      	add	r3, r2
 8006984:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006988:	f107 030c 	add.w	r3, r7, #12
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006992:	b29a      	uxth	r2, r3
 8006994:	f107 030c 	add.w	r3, r7, #12
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	801a      	strh	r2, [r3, #0]
 800699c:	f000 beac 	b.w	80076f8 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80069a0:	463b      	mov	r3, r7
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	78db      	ldrb	r3, [r3, #3]
 80069a6:	2b02      	cmp	r3, #2
 80069a8:	f040 838c 	bne.w	80070c4 <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80069ac:	463b      	mov	r3, r7
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6a1a      	ldr	r2, [r3, #32]
 80069b2:	463b      	mov	r3, r7
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	f240 8330 	bls.w	800701e <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80069be:	1d3b      	adds	r3, r7, #4
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	463b      	mov	r3, r7
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	881b      	ldrh	r3, [r3, #0]
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80069dc:	1d3b      	adds	r3, r7, #4
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	463b      	mov	r3, r7
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	441a      	add	r2, r3
 80069ea:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80069ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069f6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80069fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006a02:	463b      	mov	r3, r7
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	6a1a      	ldr	r2, [r3, #32]
 8006a08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a0c:	1ad2      	subs	r2, r2, r3
 8006a0e:	463b      	mov	r3, r7
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a14:	1d3b      	adds	r3, r7, #4
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	463b      	mov	r3, r7
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	4413      	add	r3, r2
 8006a22:	881b      	ldrh	r3, [r3, #0]
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 819e 	beq.w	8006d6c <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a34:	1d3a      	adds	r2, r7, #4
 8006a36:	6812      	ldr	r2, [r2, #0]
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	463b      	mov	r3, r7
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	785b      	ldrb	r3, [r3, #1]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d17a      	bne.n	8006b3a <USB_EPStartXfer+0x24e>
 8006a44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a48:	1d3a      	adds	r2, r7, #4
 8006a4a:	6812      	ldr	r2, [r2, #0]
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	1d3b      	adds	r3, r7, #4
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	4619      	mov	r1, r3
 8006a5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a5e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	440a      	add	r2, r1
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	463b      	mov	r3, r7
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	011a      	lsls	r2, r3, #4
 8006a70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4413      	add	r3, r2
 8006a78:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006a7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d11a      	bne.n	8006ac0 <USB_EPStartXfer+0x1d4>
 8006a8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	881b      	ldrh	r3, [r3, #0]
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	801a      	strh	r2, [r3, #0]
 8006aa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	801a      	strh	r2, [r3, #0]
 8006abe:	e062      	b.n	8006b86 <USB_EPStartXfer+0x29a>
 8006ac0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ac4:	2b3e      	cmp	r3, #62	; 0x3e
 8006ac6:	d819      	bhi.n	8006afc <USB_EPStartXfer+0x210>
 8006ac8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006acc:	085b      	lsrs	r3, r3, #1
 8006ace:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006ad2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d004      	beq.n	8006ae8 <USB_EPStartXfer+0x1fc>
 8006ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006ae8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	029b      	lsls	r3, r3, #10
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	801a      	strh	r2, [r3, #0]
 8006afa:	e044      	b.n	8006b86 <USB_EPStartXfer+0x29a>
 8006afc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b00:	095b      	lsrs	r3, r3, #5
 8006b02:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006b06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d104      	bne.n	8006b1c <USB_EPStartXfer+0x230>
 8006b12:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006b16:	3b01      	subs	r3, #1
 8006b18:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006b1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	029b      	lsls	r3, r3, #10
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	801a      	strh	r2, [r3, #0]
 8006b38:	e025      	b.n	8006b86 <USB_EPStartXfer+0x29a>
 8006b3a:	463b      	mov	r3, r7
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	785b      	ldrb	r3, [r3, #1]
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d120      	bne.n	8006b86 <USB_EPStartXfer+0x29a>
 8006b44:	1d3b      	adds	r3, r7, #4
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	4619      	mov	r1, r3
 8006b50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b54:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006b58:	6812      	ldr	r2, [r2, #0]
 8006b5a:	440a      	add	r2, r1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	463b      	mov	r3, r7
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	011a      	lsls	r2, r3, #4
 8006b66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8006b72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006b86:	463b      	mov	r3, r7
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	895b      	ldrh	r3, [r3, #10]
 8006b8c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b90:	463b      	mov	r3, r7
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	6959      	ldr	r1, [r3, #20]
 8006b96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006ba0:	1d38      	adds	r0, r7, #4
 8006ba2:	6800      	ldr	r0, [r0, #0]
 8006ba4:	f001 fad7 	bl	8008156 <USB_WritePMA>
            ep->xfer_buff += len;
 8006ba8:	463b      	mov	r3, r7
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	695a      	ldr	r2, [r3, #20]
 8006bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bb2:	441a      	add	r2, r3
 8006bb4:	463b      	mov	r3, r7
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006bba:	463b      	mov	r3, r7
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	6a1a      	ldr	r2, [r3, #32]
 8006bc0:	463b      	mov	r3, r7
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d909      	bls.n	8006bde <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 8006bca:	463b      	mov	r3, r7
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6a1a      	ldr	r2, [r3, #32]
 8006bd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bd4:	1ad2      	subs	r2, r2, r3
 8006bd6:	463b      	mov	r3, r7
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	621a      	str	r2, [r3, #32]
 8006bdc:	e008      	b.n	8006bf0 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 8006bde:	463b      	mov	r3, r7
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006be8:	463b      	mov	r3, r7
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	2200      	movs	r2, #0
 8006bee:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006bf0:	463b      	mov	r3, r7
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	785b      	ldrb	r3, [r3, #1]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d17a      	bne.n	8006cf0 <USB_EPStartXfer+0x404>
 8006bfa:	f107 0318 	add.w	r3, r7, #24
 8006bfe:	1d3a      	adds	r2, r7, #4
 8006c00:	6812      	ldr	r2, [r2, #0]
 8006c02:	601a      	str	r2, [r3, #0]
 8006c04:	1d3b      	adds	r3, r7, #4
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	4619      	mov	r1, r3
 8006c10:	f107 0318 	add.w	r3, r7, #24
 8006c14:	f107 0218 	add.w	r2, r7, #24
 8006c18:	6812      	ldr	r2, [r2, #0]
 8006c1a:	440a      	add	r2, r1
 8006c1c:	601a      	str	r2, [r3, #0]
 8006c1e:	463b      	mov	r3, r7
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	011a      	lsls	r2, r3, #4
 8006c26:	f107 0318 	add.w	r3, r7, #24
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006c32:	f107 0314 	add.w	r3, r7, #20
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d11a      	bne.n	8006c76 <USB_EPStartXfer+0x38a>
 8006c40:	f107 0314 	add.w	r3, r7, #20
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	f107 0314 	add.w	r3, r7, #20
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	801a      	strh	r2, [r3, #0]
 8006c58:	f107 0314 	add.w	r3, r7, #20
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	f107 0314 	add.w	r3, r7, #20
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	801a      	strh	r2, [r3, #0]
 8006c74:	e067      	b.n	8006d46 <USB_EPStartXfer+0x45a>
 8006c76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c7a:	2b3e      	cmp	r3, #62	; 0x3e
 8006c7c:	d819      	bhi.n	8006cb2 <USB_EPStartXfer+0x3c6>
 8006c7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c82:	085b      	lsrs	r3, r3, #1
 8006c84:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d004      	beq.n	8006c9e <USB_EPStartXfer+0x3b2>
 8006c94:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006c98:	3301      	adds	r3, #1
 8006c9a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006c9e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	029b      	lsls	r3, r3, #10
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	f107 0314 	add.w	r3, r7, #20
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	801a      	strh	r2, [r3, #0]
 8006cb0:	e049      	b.n	8006d46 <USB_EPStartXfer+0x45a>
 8006cb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006cb6:	095b      	lsrs	r3, r3, #5
 8006cb8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006cc0:	f003 031f 	and.w	r3, r3, #31
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <USB_EPStartXfer+0x3e6>
 8006cc8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006cd2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	029b      	lsls	r3, r3, #10
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	f107 0314 	add.w	r3, r7, #20
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	801a      	strh	r2, [r3, #0]
 8006cee:	e02a      	b.n	8006d46 <USB_EPStartXfer+0x45a>
 8006cf0:	463b      	mov	r3, r7
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	785b      	ldrb	r3, [r3, #1]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d125      	bne.n	8006d46 <USB_EPStartXfer+0x45a>
 8006cfa:	f107 0320 	add.w	r3, r7, #32
 8006cfe:	1d3a      	adds	r2, r7, #4
 8006d00:	6812      	ldr	r2, [r2, #0]
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	1d3b      	adds	r3, r7, #4
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	4619      	mov	r1, r3
 8006d10:	f107 0320 	add.w	r3, r7, #32
 8006d14:	f107 0220 	add.w	r2, r7, #32
 8006d18:	6812      	ldr	r2, [r2, #0]
 8006d1a:	440a      	add	r2, r1
 8006d1c:	601a      	str	r2, [r3, #0]
 8006d1e:	463b      	mov	r3, r7
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	011a      	lsls	r2, r3, #4
 8006d26:	f107 0320 	add.w	r3, r7, #32
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006d32:	f107 031c 	add.w	r3, r7, #28
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	f107 031c 	add.w	r3, r7, #28
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006d46:	463b      	mov	r3, r7
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	891b      	ldrh	r3, [r3, #8]
 8006d4c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d50:	463b      	mov	r3, r7
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	6959      	ldr	r1, [r3, #20]
 8006d56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006d60:	1d38      	adds	r0, r7, #4
 8006d62:	6800      	ldr	r0, [r0, #0]
 8006d64:	f001 f9f7 	bl	8008156 <USB_WritePMA>
 8006d68:	f000 bcc6 	b.w	80076f8 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d6c:	463b      	mov	r3, r7
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	785b      	ldrb	r3, [r3, #1]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d164      	bne.n	8006e40 <USB_EPStartXfer+0x554>
 8006d76:	1d3b      	adds	r3, r7, #4
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d7c:	1d3b      	adds	r3, r7, #4
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	461a      	mov	r2, r3
 8006d88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d8a:	4413      	add	r3, r2
 8006d8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d8e:	463b      	mov	r3, r7
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	011a      	lsls	r2, r3, #4
 8006d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d98:	4413      	add	r3, r2
 8006d9a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006d9e:	647b      	str	r3, [r7, #68]	; 0x44
 8006da0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d112      	bne.n	8006dce <USB_EPStartXfer+0x4e2>
 8006da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006db6:	801a      	strh	r2, [r3, #0]
 8006db8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dca:	801a      	strh	r2, [r3, #0]
 8006dcc:	e057      	b.n	8006e7e <USB_EPStartXfer+0x592>
 8006dce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006dd2:	2b3e      	cmp	r3, #62	; 0x3e
 8006dd4:	d817      	bhi.n	8006e06 <USB_EPStartXfer+0x51a>
 8006dd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006dda:	085b      	lsrs	r3, r3, #1
 8006ddc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006de0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006de4:	f003 0301 	and.w	r3, r3, #1
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d004      	beq.n	8006df6 <USB_EPStartXfer+0x50a>
 8006dec:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006df0:	3301      	adds	r3, #1
 8006df2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006df6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	029b      	lsls	r3, r3, #10
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e02:	801a      	strh	r2, [r3, #0]
 8006e04:	e03b      	b.n	8006e7e <USB_EPStartXfer+0x592>
 8006e06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006e10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e14:	f003 031f 	and.w	r3, r3, #31
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d104      	bne.n	8006e26 <USB_EPStartXfer+0x53a>
 8006e1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006e20:	3b01      	subs	r3, #1
 8006e22:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006e26:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	029b      	lsls	r3, r3, #10
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e3c:	801a      	strh	r2, [r3, #0]
 8006e3e:	e01e      	b.n	8006e7e <USB_EPStartXfer+0x592>
 8006e40:	463b      	mov	r3, r7
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	785b      	ldrb	r3, [r3, #1]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d119      	bne.n	8006e7e <USB_EPStartXfer+0x592>
 8006e4a:	1d3b      	adds	r3, r7, #4
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	653b      	str	r3, [r7, #80]	; 0x50
 8006e50:	1d3b      	adds	r3, r7, #4
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e5e:	4413      	add	r3, r2
 8006e60:	653b      	str	r3, [r7, #80]	; 0x50
 8006e62:	463b      	mov	r3, r7
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	011a      	lsls	r2, r3, #4
 8006e6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e6c:	4413      	add	r3, r2
 8006e6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e7c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006e7e:	463b      	mov	r3, r7
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	891b      	ldrh	r3, [r3, #8]
 8006e84:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e88:	463b      	mov	r3, r7
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6959      	ldr	r1, [r3, #20]
 8006e8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006e98:	1d38      	adds	r0, r7, #4
 8006e9a:	6800      	ldr	r0, [r0, #0]
 8006e9c:	f001 f95b 	bl	8008156 <USB_WritePMA>
            ep->xfer_buff += len;
 8006ea0:	463b      	mov	r3, r7
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	695a      	ldr	r2, [r3, #20]
 8006ea6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eaa:	441a      	add	r2, r3
 8006eac:	463b      	mov	r3, r7
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006eb2:	463b      	mov	r3, r7
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	6a1a      	ldr	r2, [r3, #32]
 8006eb8:	463b      	mov	r3, r7
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d909      	bls.n	8006ed6 <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 8006ec2:	463b      	mov	r3, r7
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ecc:	1ad2      	subs	r2, r2, r3
 8006ece:	463b      	mov	r3, r7
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	621a      	str	r2, [r3, #32]
 8006ed4:	e008      	b.n	8006ee8 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 8006ed6:	463b      	mov	r3, r7
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6a1b      	ldr	r3, [r3, #32]
 8006edc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8006ee0:	463b      	mov	r3, r7
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ee8:	1d3b      	adds	r3, r7, #4
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	643b      	str	r3, [r7, #64]	; 0x40
 8006eee:	463b      	mov	r3, r7
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	785b      	ldrb	r3, [r3, #1]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d164      	bne.n	8006fc2 <USB_EPStartXfer+0x6d6>
 8006ef8:	1d3b      	adds	r3, r7, #4
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006efe:	1d3b      	adds	r3, r7, #4
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	461a      	mov	r2, r3
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0c:	4413      	add	r3, r2
 8006f0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f10:	463b      	mov	r3, r7
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	011a      	lsls	r2, r3, #4
 8006f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f20:	637b      	str	r3, [r7, #52]	; 0x34
 8006f22:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d112      	bne.n	8006f50 <USB_EPStartXfer+0x664>
 8006f2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f38:	801a      	strh	r2, [r3, #0]
 8006f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f4c:	801a      	strh	r2, [r3, #0]
 8006f4e:	e054      	b.n	8006ffa <USB_EPStartXfer+0x70e>
 8006f50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f54:	2b3e      	cmp	r3, #62	; 0x3e
 8006f56:	d817      	bhi.n	8006f88 <USB_EPStartXfer+0x69c>
 8006f58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f5c:	085b      	lsrs	r3, r3, #1
 8006f5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f66:	f003 0301 	and.w	r3, r3, #1
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d004      	beq.n	8006f78 <USB_EPStartXfer+0x68c>
 8006f6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f72:	3301      	adds	r3, #1
 8006f74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f78:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	029b      	lsls	r3, r3, #10
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f84:	801a      	strh	r2, [r3, #0]
 8006f86:	e038      	b.n	8006ffa <USB_EPStartXfer+0x70e>
 8006f88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f8c:	095b      	lsrs	r3, r3, #5
 8006f8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006f92:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f96:	f003 031f 	and.w	r3, r3, #31
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d104      	bne.n	8006fa8 <USB_EPStartXfer+0x6bc>
 8006f9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006fa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	029b      	lsls	r3, r3, #10
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fbe:	801a      	strh	r2, [r3, #0]
 8006fc0:	e01b      	b.n	8006ffa <USB_EPStartXfer+0x70e>
 8006fc2:	463b      	mov	r3, r7
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	785b      	ldrb	r3, [r3, #1]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d116      	bne.n	8006ffa <USB_EPStartXfer+0x70e>
 8006fcc:	1d3b      	adds	r3, r7, #4
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fda:	4413      	add	r3, r2
 8006fdc:	643b      	str	r3, [r7, #64]	; 0x40
 8006fde:	463b      	mov	r3, r7
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	011a      	lsls	r2, r3, #4
 8006fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fe8:	4413      	add	r3, r2
 8006fea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006fee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ff0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ff8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006ffa:	463b      	mov	r3, r7
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	895b      	ldrh	r3, [r3, #10]
 8007000:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007004:	463b      	mov	r3, r7
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	6959      	ldr	r1, [r3, #20]
 800700a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800700e:	b29b      	uxth	r3, r3
 8007010:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007014:	1d38      	adds	r0, r7, #4
 8007016:	6800      	ldr	r0, [r0, #0]
 8007018:	f001 f89d 	bl	8008156 <USB_WritePMA>
 800701c:	e36c      	b.n	80076f8 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800701e:	463b      	mov	r3, r7
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007028:	1d3b      	adds	r3, r7, #4
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	463b      	mov	r3, r7
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4413      	add	r3, r2
 8007036:	881b      	ldrh	r3, [r3, #0]
 8007038:	b29b      	uxth	r3, r3
 800703a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800703e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007042:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007046:	1d3b      	adds	r3, r7, #4
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	463b      	mov	r3, r7
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	441a      	add	r2, r3
 8007054:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007058:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800705c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007060:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007068:	b29b      	uxth	r3, r3
 800706a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800706c:	1d3b      	adds	r3, r7, #4
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007072:	1d3b      	adds	r3, r7, #4
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800707a:	b29b      	uxth	r3, r3
 800707c:	461a      	mov	r2, r3
 800707e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007080:	4413      	add	r3, r2
 8007082:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007084:	463b      	mov	r3, r7
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	011a      	lsls	r2, r3, #4
 800708c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800708e:	4413      	add	r3, r2
 8007090:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007094:	65bb      	str	r3, [r7, #88]	; 0x58
 8007096:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800709a:	b29a      	uxth	r2, r3
 800709c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800709e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80070a0:	463b      	mov	r3, r7
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	891b      	ldrh	r3, [r3, #8]
 80070a6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80070aa:	463b      	mov	r3, r7
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6959      	ldr	r1, [r3, #20]
 80070b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80070ba:	1d38      	adds	r0, r7, #4
 80070bc:	6800      	ldr	r0, [r0, #0]
 80070be:	f001 f84a 	bl	8008156 <USB_WritePMA>
 80070c2:	e319      	b.n	80076f8 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 80070c4:	1d3b      	adds	r3, r7, #4
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	463b      	mov	r3, r7
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	881b      	ldrh	r3, [r3, #0]
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070de:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80070e2:	1d3b      	adds	r3, r7, #4
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	463b      	mov	r3, r7
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	441a      	add	r2, r3
 80070f0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80070f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070fc:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007104:	b29b      	uxth	r3, r3
 8007106:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007108:	463b      	mov	r3, r7
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6a1a      	ldr	r2, [r3, #32]
 800710e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007112:	1ad2      	subs	r2, r2, r3
 8007114:	463b      	mov	r3, r7
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800711a:	1d3b      	adds	r3, r7, #4
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	463b      	mov	r3, r7
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	881b      	ldrh	r3, [r3, #0]
 800712a:	b29b      	uxth	r3, r3
 800712c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007130:	2b00      	cmp	r3, #0
 8007132:	f000 8162 	beq.w	80073fa <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007136:	1d3b      	adds	r3, r7, #4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800713e:	463b      	mov	r3, r7
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	785b      	ldrb	r3, [r3, #1]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d164      	bne.n	8007212 <USB_EPStartXfer+0x926>
 8007148:	1d3b      	adds	r3, r7, #4
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	67bb      	str	r3, [r7, #120]	; 0x78
 800714e:	1d3b      	adds	r3, r7, #4
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007156:	b29b      	uxth	r3, r3
 8007158:	461a      	mov	r2, r3
 800715a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800715c:	4413      	add	r3, r2
 800715e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007160:	463b      	mov	r3, r7
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	011a      	lsls	r2, r3, #4
 8007168:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800716a:	4413      	add	r3, r2
 800716c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007170:	677b      	str	r3, [r7, #116]	; 0x74
 8007172:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007176:	2b00      	cmp	r3, #0
 8007178:	d112      	bne.n	80071a0 <USB_EPStartXfer+0x8b4>
 800717a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800717c:	881b      	ldrh	r3, [r3, #0]
 800717e:	b29b      	uxth	r3, r3
 8007180:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007184:	b29a      	uxth	r2, r3
 8007186:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007188:	801a      	strh	r2, [r3, #0]
 800718a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800718c:	881b      	ldrh	r3, [r3, #0]
 800718e:	b29b      	uxth	r3, r3
 8007190:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007194:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007198:	b29a      	uxth	r2, r3
 800719a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800719c:	801a      	strh	r2, [r3, #0]
 800719e:	e057      	b.n	8007250 <USB_EPStartXfer+0x964>
 80071a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071a4:	2b3e      	cmp	r3, #62	; 0x3e
 80071a6:	d817      	bhi.n	80071d8 <USB_EPStartXfer+0x8ec>
 80071a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071ac:	085b      	lsrs	r3, r3, #1
 80071ae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071b6:	f003 0301 	and.w	r3, r3, #1
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d004      	beq.n	80071c8 <USB_EPStartXfer+0x8dc>
 80071be:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071c2:	3301      	adds	r3, #1
 80071c4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071c8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	029b      	lsls	r3, r3, #10
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071d4:	801a      	strh	r2, [r3, #0]
 80071d6:	e03b      	b.n	8007250 <USB_EPStartXfer+0x964>
 80071d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071dc:	095b      	lsrs	r3, r3, #5
 80071de:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071e6:	f003 031f 	and.w	r3, r3, #31
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d104      	bne.n	80071f8 <USB_EPStartXfer+0x90c>
 80071ee:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071f2:	3b01      	subs	r3, #1
 80071f4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80071f8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	029b      	lsls	r3, r3, #10
 8007200:	b29b      	uxth	r3, r3
 8007202:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007206:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800720a:	b29a      	uxth	r2, r3
 800720c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800720e:	801a      	strh	r2, [r3, #0]
 8007210:	e01e      	b.n	8007250 <USB_EPStartXfer+0x964>
 8007212:	463b      	mov	r3, r7
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	785b      	ldrb	r3, [r3, #1]
 8007218:	2b01      	cmp	r3, #1
 800721a:	d119      	bne.n	8007250 <USB_EPStartXfer+0x964>
 800721c:	1d3b      	adds	r3, r7, #4
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007224:	b29b      	uxth	r3, r3
 8007226:	461a      	mov	r2, r3
 8007228:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800722c:	4413      	add	r3, r2
 800722e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007232:	463b      	mov	r3, r7
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	011a      	lsls	r2, r3, #4
 800723a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800723e:	4413      	add	r3, r2
 8007240:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007244:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007246:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800724a:	b29a      	uxth	r2, r3
 800724c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800724e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007250:	463b      	mov	r3, r7
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	895b      	ldrh	r3, [r3, #10]
 8007256:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800725a:	463b      	mov	r3, r7
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	6959      	ldr	r1, [r3, #20]
 8007260:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007264:	b29b      	uxth	r3, r3
 8007266:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800726a:	1d38      	adds	r0, r7, #4
 800726c:	6800      	ldr	r0, [r0, #0]
 800726e:	f000 ff72 	bl	8008156 <USB_WritePMA>
          ep->xfer_buff += len;
 8007272:	463b      	mov	r3, r7
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	695a      	ldr	r2, [r3, #20]
 8007278:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800727c:	441a      	add	r2, r3
 800727e:	463b      	mov	r3, r7
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007284:	463b      	mov	r3, r7
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6a1a      	ldr	r2, [r3, #32]
 800728a:	463b      	mov	r3, r7
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	429a      	cmp	r2, r3
 8007292:	d909      	bls.n	80072a8 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 8007294:	463b      	mov	r3, r7
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	6a1a      	ldr	r2, [r3, #32]
 800729a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800729e:	1ad2      	subs	r2, r2, r3
 80072a0:	463b      	mov	r3, r7
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	621a      	str	r2, [r3, #32]
 80072a6:	e008      	b.n	80072ba <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 80072a8:	463b      	mov	r3, r7
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80072b2:	463b      	mov	r3, r7
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2200      	movs	r2, #0
 80072b8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80072ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 821a 	beq.w	80076f8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80072c4:	463b      	mov	r3, r7
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	785b      	ldrb	r3, [r3, #1]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d164      	bne.n	8007398 <USB_EPStartXfer+0xaac>
 80072ce:	1d3b      	adds	r3, r7, #4
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80072d4:	1d3b      	adds	r3, r7, #4
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072dc:	b29b      	uxth	r3, r3
 80072de:	461a      	mov	r2, r3
 80072e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072e2:	4413      	add	r3, r2
 80072e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80072e6:	463b      	mov	r3, r7
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	011a      	lsls	r2, r3, #4
 80072ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072f0:	4413      	add	r3, r2
 80072f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072f6:	667b      	str	r3, [r7, #100]	; 0x64
 80072f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d112      	bne.n	8007326 <USB_EPStartXfer+0xa3a>
 8007300:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007302:	881b      	ldrh	r3, [r3, #0]
 8007304:	b29b      	uxth	r3, r3
 8007306:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800730a:	b29a      	uxth	r2, r3
 800730c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800730e:	801a      	strh	r2, [r3, #0]
 8007310:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007312:	881b      	ldrh	r3, [r3, #0]
 8007314:	b29b      	uxth	r3, r3
 8007316:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800731a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800731e:	b29a      	uxth	r2, r3
 8007320:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007322:	801a      	strh	r2, [r3, #0]
 8007324:	e057      	b.n	80073d6 <USB_EPStartXfer+0xaea>
 8007326:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800732a:	2b3e      	cmp	r3, #62	; 0x3e
 800732c:	d817      	bhi.n	800735e <USB_EPStartXfer+0xa72>
 800732e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007332:	085b      	lsrs	r3, r3, #1
 8007334:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007338:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b00      	cmp	r3, #0
 8007342:	d004      	beq.n	800734e <USB_EPStartXfer+0xa62>
 8007344:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007348:	3301      	adds	r3, #1
 800734a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800734e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007352:	b29b      	uxth	r3, r3
 8007354:	029b      	lsls	r3, r3, #10
 8007356:	b29a      	uxth	r2, r3
 8007358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800735a:	801a      	strh	r2, [r3, #0]
 800735c:	e03b      	b.n	80073d6 <USB_EPStartXfer+0xaea>
 800735e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007362:	095b      	lsrs	r3, r3, #5
 8007364:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007368:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800736c:	f003 031f 	and.w	r3, r3, #31
 8007370:	2b00      	cmp	r3, #0
 8007372:	d104      	bne.n	800737e <USB_EPStartXfer+0xa92>
 8007374:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007378:	3b01      	subs	r3, #1
 800737a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800737e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007382:	b29b      	uxth	r3, r3
 8007384:	029b      	lsls	r3, r3, #10
 8007386:	b29b      	uxth	r3, r3
 8007388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800738c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007390:	b29a      	uxth	r2, r3
 8007392:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007394:	801a      	strh	r2, [r3, #0]
 8007396:	e01e      	b.n	80073d6 <USB_EPStartXfer+0xaea>
 8007398:	463b      	mov	r3, r7
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	785b      	ldrb	r3, [r3, #1]
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d119      	bne.n	80073d6 <USB_EPStartXfer+0xaea>
 80073a2:	1d3b      	adds	r3, r7, #4
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	673b      	str	r3, [r7, #112]	; 0x70
 80073a8:	1d3b      	adds	r3, r7, #4
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	461a      	mov	r2, r3
 80073b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073b6:	4413      	add	r3, r2
 80073b8:	673b      	str	r3, [r7, #112]	; 0x70
 80073ba:	463b      	mov	r3, r7
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	011a      	lsls	r2, r3, #4
 80073c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073c4:	4413      	add	r3, r2
 80073c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073ca:	66fb      	str	r3, [r7, #108]	; 0x6c
 80073cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073d0:	b29a      	uxth	r2, r3
 80073d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80073d6:	463b      	mov	r3, r7
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	891b      	ldrh	r3, [r3, #8]
 80073dc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073e0:	463b      	mov	r3, r7
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6959      	ldr	r1, [r3, #20]
 80073e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80073f0:	1d38      	adds	r0, r7, #4
 80073f2:	6800      	ldr	r0, [r0, #0]
 80073f4:	f000 feaf 	bl	8008156 <USB_WritePMA>
 80073f8:	e17e      	b.n	80076f8 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80073fa:	463b      	mov	r3, r7
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d16f      	bne.n	80074e4 <USB_EPStartXfer+0xbf8>
 8007404:	1d3b      	adds	r3, r7, #4
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800740c:	1d3b      	adds	r3, r7, #4
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007414:	b29b      	uxth	r3, r3
 8007416:	461a      	mov	r2, r3
 8007418:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800741c:	4413      	add	r3, r2
 800741e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007422:	463b      	mov	r3, r7
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	011a      	lsls	r2, r3, #4
 800742a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800742e:	4413      	add	r3, r2
 8007430:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007434:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007438:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800743c:	2b00      	cmp	r3, #0
 800743e:	d116      	bne.n	800746e <USB_EPStartXfer+0xb82>
 8007440:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007444:	881b      	ldrh	r3, [r3, #0]
 8007446:	b29b      	uxth	r3, r3
 8007448:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800744c:	b29a      	uxth	r2, r3
 800744e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007452:	801a      	strh	r2, [r3, #0]
 8007454:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007458:	881b      	ldrh	r3, [r3, #0]
 800745a:	b29b      	uxth	r3, r3
 800745c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007460:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007464:	b29a      	uxth	r2, r3
 8007466:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800746a:	801a      	strh	r2, [r3, #0]
 800746c:	e05f      	b.n	800752e <USB_EPStartXfer+0xc42>
 800746e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007472:	2b3e      	cmp	r3, #62	; 0x3e
 8007474:	d818      	bhi.n	80074a8 <USB_EPStartXfer+0xbbc>
 8007476:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800747a:	085b      	lsrs	r3, r3, #1
 800747c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007480:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007484:	f003 0301 	and.w	r3, r3, #1
 8007488:	2b00      	cmp	r3, #0
 800748a:	d004      	beq.n	8007496 <USB_EPStartXfer+0xbaa>
 800748c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007490:	3301      	adds	r3, #1
 8007492:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8007496:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800749a:	b29b      	uxth	r3, r3
 800749c:	029b      	lsls	r3, r3, #10
 800749e:	b29a      	uxth	r2, r3
 80074a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074a4:	801a      	strh	r2, [r3, #0]
 80074a6:	e042      	b.n	800752e <USB_EPStartXfer+0xc42>
 80074a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074ac:	095b      	lsrs	r3, r3, #5
 80074ae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80074b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80074b6:	f003 031f 	and.w	r3, r3, #31
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d104      	bne.n	80074c8 <USB_EPStartXfer+0xbdc>
 80074be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80074c2:	3b01      	subs	r3, #1
 80074c4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80074c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	029b      	lsls	r3, r3, #10
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074da:	b29a      	uxth	r2, r3
 80074dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80074e0:	801a      	strh	r2, [r3, #0]
 80074e2:	e024      	b.n	800752e <USB_EPStartXfer+0xc42>
 80074e4:	463b      	mov	r3, r7
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	785b      	ldrb	r3, [r3, #1]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d11f      	bne.n	800752e <USB_EPStartXfer+0xc42>
 80074ee:	1d3b      	adds	r3, r7, #4
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80074f6:	1d3b      	adds	r3, r7, #4
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074fe:	b29b      	uxth	r3, r3
 8007500:	461a      	mov	r2, r3
 8007502:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007506:	4413      	add	r3, r2
 8007508:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800750c:	463b      	mov	r3, r7
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	011a      	lsls	r2, r3, #4
 8007514:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007518:	4413      	add	r3, r2
 800751a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800751e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007526:	b29a      	uxth	r2, r3
 8007528:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800752c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800752e:	463b      	mov	r3, r7
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	891b      	ldrh	r3, [r3, #8]
 8007534:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007538:	463b      	mov	r3, r7
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6959      	ldr	r1, [r3, #20]
 800753e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007542:	b29b      	uxth	r3, r3
 8007544:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007548:	1d38      	adds	r0, r7, #4
 800754a:	6800      	ldr	r0, [r0, #0]
 800754c:	f000 fe03 	bl	8008156 <USB_WritePMA>
          ep->xfer_buff += len;
 8007550:	463b      	mov	r3, r7
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695a      	ldr	r2, [r3, #20]
 8007556:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800755a:	441a      	add	r2, r3
 800755c:	463b      	mov	r3, r7
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8007562:	463b      	mov	r3, r7
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6a1a      	ldr	r2, [r3, #32]
 8007568:	463b      	mov	r3, r7
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	429a      	cmp	r2, r3
 8007570:	d909      	bls.n	8007586 <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 8007572:	463b      	mov	r3, r7
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6a1a      	ldr	r2, [r3, #32]
 8007578:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800757c:	1ad2      	subs	r2, r2, r3
 800757e:	463b      	mov	r3, r7
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	621a      	str	r2, [r3, #32]
 8007584:	e008      	b.n	8007598 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 8007586:	463b      	mov	r3, r7
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8007590:	463b      	mov	r3, r7
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2200      	movs	r2, #0
 8007596:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8007598:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 80ab 	beq.w	80076f8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80075a2:	1d3b      	adds	r3, r7, #4
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80075aa:	463b      	mov	r3, r7
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d16f      	bne.n	8007694 <USB_EPStartXfer+0xda8>
 80075b4:	1d3b      	adds	r3, r7, #4
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075bc:	1d3b      	adds	r3, r7, #4
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	461a      	mov	r2, r3
 80075c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075cc:	4413      	add	r3, r2
 80075ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80075d2:	463b      	mov	r3, r7
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	011a      	lsls	r2, r3, #4
 80075da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075de:	4413      	add	r3, r2
 80075e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80075e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80075e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d116      	bne.n	800761e <USB_EPStartXfer+0xd32>
 80075f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80075fc:	b29a      	uxth	r2, r3
 80075fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007602:	801a      	strh	r2, [r3, #0]
 8007604:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007608:	881b      	ldrh	r3, [r3, #0]
 800760a:	b29b      	uxth	r3, r3
 800760c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007610:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007614:	b29a      	uxth	r2, r3
 8007616:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800761a:	801a      	strh	r2, [r3, #0]
 800761c:	e05b      	b.n	80076d6 <USB_EPStartXfer+0xdea>
 800761e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007622:	2b3e      	cmp	r3, #62	; 0x3e
 8007624:	d818      	bhi.n	8007658 <USB_EPStartXfer+0xd6c>
 8007626:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800762a:	085b      	lsrs	r3, r3, #1
 800762c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007630:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b00      	cmp	r3, #0
 800763a:	d004      	beq.n	8007646 <USB_EPStartXfer+0xd5a>
 800763c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007640:	3301      	adds	r3, #1
 8007642:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007646:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800764a:	b29b      	uxth	r3, r3
 800764c:	029b      	lsls	r3, r3, #10
 800764e:	b29a      	uxth	r2, r3
 8007650:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007654:	801a      	strh	r2, [r3, #0]
 8007656:	e03e      	b.n	80076d6 <USB_EPStartXfer+0xdea>
 8007658:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800765c:	095b      	lsrs	r3, r3, #5
 800765e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007662:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007666:	f003 031f 	and.w	r3, r3, #31
 800766a:	2b00      	cmp	r3, #0
 800766c:	d104      	bne.n	8007678 <USB_EPStartXfer+0xd8c>
 800766e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007672:	3b01      	subs	r3, #1
 8007674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8007678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800767c:	b29b      	uxth	r3, r3
 800767e:	029b      	lsls	r3, r3, #10
 8007680:	b29b      	uxth	r3, r3
 8007682:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007686:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800768a:	b29a      	uxth	r2, r3
 800768c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007690:	801a      	strh	r2, [r3, #0]
 8007692:	e020      	b.n	80076d6 <USB_EPStartXfer+0xdea>
 8007694:	463b      	mov	r3, r7
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	785b      	ldrb	r3, [r3, #1]
 800769a:	2b01      	cmp	r3, #1
 800769c:	d11b      	bne.n	80076d6 <USB_EPStartXfer+0xdea>
 800769e:	1d3b      	adds	r3, r7, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	461a      	mov	r2, r3
 80076aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80076ae:	4413      	add	r3, r2
 80076b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80076b4:	463b      	mov	r3, r7
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	011a      	lsls	r2, r3, #4
 80076bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80076c0:	4413      	add	r3, r2
 80076c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80076c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80076ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80076d6:	463b      	mov	r3, r7
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	895b      	ldrh	r3, [r3, #10]
 80076dc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076e0:	463b      	mov	r3, r7
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6959      	ldr	r1, [r3, #20]
 80076e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80076f0:	1d38      	adds	r0, r7, #4
 80076f2:	6800      	ldr	r0, [r0, #0]
 80076f4:	f000 fd2f 	bl	8008156 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80076f8:	1d3b      	adds	r3, r7, #4
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	463b      	mov	r3, r7
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	b29b      	uxth	r3, r3
 800770a:	f107 020a 	add.w	r2, r7, #10
 800770e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007712:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007716:	8013      	strh	r3, [r2, #0]
 8007718:	f107 030a 	add.w	r3, r7, #10
 800771c:	f107 020a 	add.w	r2, r7, #10
 8007720:	8812      	ldrh	r2, [r2, #0]
 8007722:	f082 0210 	eor.w	r2, r2, #16
 8007726:	801a      	strh	r2, [r3, #0]
 8007728:	f107 030a 	add.w	r3, r7, #10
 800772c:	f107 020a 	add.w	r2, r7, #10
 8007730:	8812      	ldrh	r2, [r2, #0]
 8007732:	f082 0220 	eor.w	r2, r2, #32
 8007736:	801a      	strh	r2, [r3, #0]
 8007738:	1d3b      	adds	r3, r7, #4
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	463b      	mov	r3, r7
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	441a      	add	r2, r3
 8007746:	f107 030a 	add.w	r3, r7, #10
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007750:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007754:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800775c:	b29b      	uxth	r3, r3
 800775e:	8013      	strh	r3, [r2, #0]
 8007760:	e3b5      	b.n	8007ece <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007762:	463b      	mov	r3, r7
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	7b1b      	ldrb	r3, [r3, #12]
 8007768:	2b00      	cmp	r3, #0
 800776a:	f040 8090 	bne.w	800788e <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800776e:	463b      	mov	r3, r7
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	699a      	ldr	r2, [r3, #24]
 8007774:	463b      	mov	r3, r7
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	429a      	cmp	r2, r3
 800777c:	d90e      	bls.n	800779c <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 800777e:	463b      	mov	r3, r7
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8007788:	463b      	mov	r3, r7
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	699a      	ldr	r2, [r3, #24]
 800778e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007792:	1ad2      	subs	r2, r2, r3
 8007794:	463b      	mov	r3, r7
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	619a      	str	r2, [r3, #24]
 800779a:	e008      	b.n	80077ae <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 800779c:	463b      	mov	r3, r7
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 80077a6:	463b      	mov	r3, r7
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2200      	movs	r2, #0
 80077ac:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80077ae:	1d3b      	adds	r3, r7, #4
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077b6:	1d3b      	adds	r3, r7, #4
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077be:	b29b      	uxth	r3, r3
 80077c0:	461a      	mov	r2, r3
 80077c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80077c6:	4413      	add	r3, r2
 80077c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077cc:	463b      	mov	r3, r7
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	011a      	lsls	r2, r3, #4
 80077d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80077d8:	4413      	add	r3, r2
 80077da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80077de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80077e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d116      	bne.n	8007818 <USB_EPStartXfer+0xf2c>
 80077ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80077fc:	801a      	strh	r2, [r3, #0]
 80077fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007802:	881b      	ldrh	r3, [r3, #0]
 8007804:	b29b      	uxth	r3, r3
 8007806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800780a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800780e:	b29a      	uxth	r2, r3
 8007810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007814:	801a      	strh	r2, [r3, #0]
 8007816:	e32c      	b.n	8007e72 <USB_EPStartXfer+0x1586>
 8007818:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800781c:	2b3e      	cmp	r3, #62	; 0x3e
 800781e:	d818      	bhi.n	8007852 <USB_EPStartXfer+0xf66>
 8007820:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007824:	085b      	lsrs	r3, r3, #1
 8007826:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800782a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d004      	beq.n	8007840 <USB_EPStartXfer+0xf54>
 8007836:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800783a:	3301      	adds	r3, #1
 800783c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007840:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007844:	b29b      	uxth	r3, r3
 8007846:	029b      	lsls	r3, r3, #10
 8007848:	b29a      	uxth	r2, r3
 800784a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800784e:	801a      	strh	r2, [r3, #0]
 8007850:	e30f      	b.n	8007e72 <USB_EPStartXfer+0x1586>
 8007852:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007856:	095b      	lsrs	r3, r3, #5
 8007858:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800785c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007860:	f003 031f 	and.w	r3, r3, #31
 8007864:	2b00      	cmp	r3, #0
 8007866:	d104      	bne.n	8007872 <USB_EPStartXfer+0xf86>
 8007868:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800786c:	3b01      	subs	r3, #1
 800786e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007872:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007876:	b29b      	uxth	r3, r3
 8007878:	029b      	lsls	r3, r3, #10
 800787a:	b29b      	uxth	r3, r3
 800787c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007880:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007884:	b29a      	uxth	r2, r3
 8007886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800788a:	801a      	strh	r2, [r3, #0]
 800788c:	e2f1      	b.n	8007e72 <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800788e:	463b      	mov	r3, r7
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	78db      	ldrb	r3, [r3, #3]
 8007894:	2b02      	cmp	r3, #2
 8007896:	f040 818f 	bne.w	8007bb8 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800789a:	463b      	mov	r3, r7
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	785b      	ldrb	r3, [r3, #1]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d175      	bne.n	8007990 <USB_EPStartXfer+0x10a4>
 80078a4:	1d3b      	adds	r3, r7, #4
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80078ac:	1d3b      	adds	r3, r7, #4
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	461a      	mov	r2, r3
 80078b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80078bc:	4413      	add	r3, r2
 80078be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80078c2:	463b      	mov	r3, r7
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	011a      	lsls	r2, r3, #4
 80078ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80078ce:	4413      	add	r3, r2
 80078d0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80078d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078d8:	463b      	mov	r3, r7
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d116      	bne.n	8007910 <USB_EPStartXfer+0x1024>
 80078e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078e6:	881b      	ldrh	r3, [r3, #0]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078f4:	801a      	strh	r2, [r3, #0]
 80078f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80078fa:	881b      	ldrh	r3, [r3, #0]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007906:	b29a      	uxth	r2, r3
 8007908:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800790c:	801a      	strh	r2, [r3, #0]
 800790e:	e065      	b.n	80079dc <USB_EPStartXfer+0x10f0>
 8007910:	463b      	mov	r3, r7
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	2b3e      	cmp	r3, #62	; 0x3e
 8007918:	d81a      	bhi.n	8007950 <USB_EPStartXfer+0x1064>
 800791a:	463b      	mov	r3, r7
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	085b      	lsrs	r3, r3, #1
 8007922:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007926:	463b      	mov	r3, r7
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	2b00      	cmp	r3, #0
 8007932:	d004      	beq.n	800793e <USB_EPStartXfer+0x1052>
 8007934:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007938:	3301      	adds	r3, #1
 800793a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800793e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007942:	b29b      	uxth	r3, r3
 8007944:	029b      	lsls	r3, r3, #10
 8007946:	b29a      	uxth	r2, r3
 8007948:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800794c:	801a      	strh	r2, [r3, #0]
 800794e:	e045      	b.n	80079dc <USB_EPStartXfer+0x10f0>
 8007950:	463b      	mov	r3, r7
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	095b      	lsrs	r3, r3, #5
 8007958:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800795c:	463b      	mov	r3, r7
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	f003 031f 	and.w	r3, r3, #31
 8007966:	2b00      	cmp	r3, #0
 8007968:	d104      	bne.n	8007974 <USB_EPStartXfer+0x1088>
 800796a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800796e:	3b01      	subs	r3, #1
 8007970:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007974:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007978:	b29b      	uxth	r3, r3
 800797a:	029b      	lsls	r3, r3, #10
 800797c:	b29b      	uxth	r3, r3
 800797e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007982:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007986:	b29a      	uxth	r2, r3
 8007988:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800798c:	801a      	strh	r2, [r3, #0]
 800798e:	e025      	b.n	80079dc <USB_EPStartXfer+0x10f0>
 8007990:	463b      	mov	r3, r7
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	785b      	ldrb	r3, [r3, #1]
 8007996:	2b01      	cmp	r3, #1
 8007998:	d120      	bne.n	80079dc <USB_EPStartXfer+0x10f0>
 800799a:	1d3b      	adds	r3, r7, #4
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80079a2:	1d3b      	adds	r3, r7, #4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	461a      	mov	r2, r3
 80079ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80079b2:	4413      	add	r3, r2
 80079b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80079b8:	463b      	mov	r3, r7
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	011a      	lsls	r2, r3, #4
 80079c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80079c4:	4413      	add	r3, r2
 80079c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80079ca:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079ce:	463b      	mov	r3, r7
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	691b      	ldr	r3, [r3, #16]
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80079da:	801a      	strh	r2, [r3, #0]
 80079dc:	1d3b      	adds	r3, r7, #4
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80079e4:	463b      	mov	r3, r7
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	785b      	ldrb	r3, [r3, #1]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d175      	bne.n	8007ada <USB_EPStartXfer+0x11ee>
 80079ee:	1d3b      	adds	r3, r7, #4
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80079f6:	1d3b      	adds	r3, r7, #4
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	461a      	mov	r2, r3
 8007a02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007a06:	4413      	add	r3, r2
 8007a08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007a0c:	463b      	mov	r3, r7
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	781b      	ldrb	r3, [r3, #0]
 8007a12:	011a      	lsls	r2, r3, #4
 8007a14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007a18:	4413      	add	r3, r2
 8007a1a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a1e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a22:	463b      	mov	r3, r7
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d116      	bne.n	8007a5a <USB_EPStartXfer+0x116e>
 8007a2c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a38:	b29a      	uxth	r2, r3
 8007a3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a3e:	801a      	strh	r2, [r3, #0]
 8007a40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a44:	881b      	ldrh	r3, [r3, #0]
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a56:	801a      	strh	r2, [r3, #0]
 8007a58:	e061      	b.n	8007b1e <USB_EPStartXfer+0x1232>
 8007a5a:	463b      	mov	r3, r7
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	2b3e      	cmp	r3, #62	; 0x3e
 8007a62:	d81a      	bhi.n	8007a9a <USB_EPStartXfer+0x11ae>
 8007a64:	463b      	mov	r3, r7
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	085b      	lsrs	r3, r3, #1
 8007a6c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a70:	463b      	mov	r3, r7
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d004      	beq.n	8007a88 <USB_EPStartXfer+0x119c>
 8007a7e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a82:	3301      	adds	r3, #1
 8007a84:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007a88:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	029b      	lsls	r3, r3, #10
 8007a90:	b29a      	uxth	r2, r3
 8007a92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a96:	801a      	strh	r2, [r3, #0]
 8007a98:	e041      	b.n	8007b1e <USB_EPStartXfer+0x1232>
 8007a9a:	463b      	mov	r3, r7
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	095b      	lsrs	r3, r3, #5
 8007aa2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007aa6:	463b      	mov	r3, r7
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	f003 031f 	and.w	r3, r3, #31
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <USB_EPStartXfer+0x11d2>
 8007ab4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007abe:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	029b      	lsls	r3, r3, #10
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007ad6:	801a      	strh	r2, [r3, #0]
 8007ad8:	e021      	b.n	8007b1e <USB_EPStartXfer+0x1232>
 8007ada:	463b      	mov	r3, r7
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	785b      	ldrb	r3, [r3, #1]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d11c      	bne.n	8007b1e <USB_EPStartXfer+0x1232>
 8007ae4:	1d3b      	adds	r3, r7, #4
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	461a      	mov	r2, r3
 8007af0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007af4:	4413      	add	r3, r2
 8007af6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007afa:	463b      	mov	r3, r7
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	011a      	lsls	r2, r3, #4
 8007b02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007b06:	4413      	add	r3, r2
 8007b08:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007b0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b10:	463b      	mov	r3, r7
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007b1c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007b1e:	463b      	mov	r3, r7
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	f000 81a4 	beq.w	8007e72 <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007b2a:	1d3b      	adds	r3, r7, #4
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	463b      	mov	r3, r7
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	4413      	add	r3, r2
 8007b38:	881b      	ldrh	r3, [r3, #0]
 8007b3a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007b3e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d005      	beq.n	8007b56 <USB_EPStartXfer+0x126a>
 8007b4a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10d      	bne.n	8007b72 <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007b56:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	f040 8187 	bne.w	8007e72 <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007b64:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8007b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f040 8180 	bne.w	8007e72 <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8007b72:	1d3b      	adds	r3, r7, #4
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	463b      	mov	r3, r7
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	4413      	add	r3, r2
 8007b80:	881b      	ldrh	r3, [r3, #0]
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b8c:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8007b90:	1d3b      	adds	r3, r7, #4
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	463b      	mov	r3, r7
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	441a      	add	r2, r3
 8007b9e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8007ba2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ba6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	8013      	strh	r3, [r2, #0]
 8007bb6:	e15c      	b.n	8007e72 <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007bb8:	463b      	mov	r3, r7
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	78db      	ldrb	r3, [r3, #3]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	f040 8155 	bne.w	8007e6e <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007bc4:	463b      	mov	r3, r7
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	699a      	ldr	r2, [r3, #24]
 8007bca:	463b      	mov	r3, r7
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	d90e      	bls.n	8007bf2 <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 8007bd4:	463b      	mov	r3, r7
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8007bde:	463b      	mov	r3, r7
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	699a      	ldr	r2, [r3, #24]
 8007be4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007be8:	1ad2      	subs	r2, r2, r3
 8007bea:	463b      	mov	r3, r7
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	619a      	str	r2, [r3, #24]
 8007bf0:	e008      	b.n	8007c04 <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 8007bf2:	463b      	mov	r3, r7
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8007bfc:	463b      	mov	r3, r7
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2200      	movs	r2, #0
 8007c02:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007c04:	463b      	mov	r3, r7
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	785b      	ldrb	r3, [r3, #1]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d16f      	bne.n	8007cee <USB_EPStartXfer+0x1402>
 8007c0e:	1d3b      	adds	r3, r7, #4
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007c16:	1d3b      	adds	r3, r7, #4
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	461a      	mov	r2, r3
 8007c22:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007c26:	4413      	add	r3, r2
 8007c28:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007c2c:	463b      	mov	r3, r7
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	011a      	lsls	r2, r3, #4
 8007c34:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007c38:	4413      	add	r3, r2
 8007c3a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007c3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d116      	bne.n	8007c78 <USB_EPStartXfer+0x138c>
 8007c4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c4e:	881b      	ldrh	r3, [r3, #0]
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c5c:	801a      	strh	r2, [r3, #0]
 8007c5e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c62:	881b      	ldrh	r3, [r3, #0]
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c74:	801a      	strh	r2, [r3, #0]
 8007c76:	e05f      	b.n	8007d38 <USB_EPStartXfer+0x144c>
 8007c78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c7c:	2b3e      	cmp	r3, #62	; 0x3e
 8007c7e:	d818      	bhi.n	8007cb2 <USB_EPStartXfer+0x13c6>
 8007c80:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c84:	085b      	lsrs	r3, r3, #1
 8007c86:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007c8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d004      	beq.n	8007ca0 <USB_EPStartXfer+0x13b4>
 8007c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007ca0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	029b      	lsls	r3, r3, #10
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007cae:	801a      	strh	r2, [r3, #0]
 8007cb0:	e042      	b.n	8007d38 <USB_EPStartXfer+0x144c>
 8007cb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cb6:	095b      	lsrs	r3, r3, #5
 8007cb8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cc0:	f003 031f 	and.w	r3, r3, #31
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d104      	bne.n	8007cd2 <USB_EPStartXfer+0x13e6>
 8007cc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007cd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	029b      	lsls	r3, r3, #10
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ce4:	b29a      	uxth	r2, r3
 8007ce6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007cea:	801a      	strh	r2, [r3, #0]
 8007cec:	e024      	b.n	8007d38 <USB_EPStartXfer+0x144c>
 8007cee:	463b      	mov	r3, r7
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	785b      	ldrb	r3, [r3, #1]
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d11f      	bne.n	8007d38 <USB_EPStartXfer+0x144c>
 8007cf8:	1d3b      	adds	r3, r7, #4
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007d00:	1d3b      	adds	r3, r7, #4
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d10:	4413      	add	r3, r2
 8007d12:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007d16:	463b      	mov	r3, r7
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	011a      	lsls	r2, r3, #4
 8007d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d22:	4413      	add	r3, r2
 8007d24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007d28:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8007d2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d30:	b29a      	uxth	r2, r3
 8007d32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007d36:	801a      	strh	r2, [r3, #0]
 8007d38:	1d3b      	adds	r3, r7, #4
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d40:	463b      	mov	r3, r7
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	785b      	ldrb	r3, [r3, #1]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d16f      	bne.n	8007e2a <USB_EPStartXfer+0x153e>
 8007d4a:	1d3b      	adds	r3, r7, #4
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007d52:	1d3b      	adds	r3, r7, #4
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d62:	4413      	add	r3, r2
 8007d64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007d68:	463b      	mov	r3, r7
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	011a      	lsls	r2, r3, #4
 8007d70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d74:	4413      	add	r3, r2
 8007d76:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007d7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d116      	bne.n	8007db4 <USB_EPStartXfer+0x14c8>
 8007d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d8a:	881b      	ldrh	r3, [r3, #0]
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d98:	801a      	strh	r2, [r3, #0]
 8007d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d9e:	881b      	ldrh	r3, [r3, #0]
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007da6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007db0:	801a      	strh	r2, [r3, #0]
 8007db2:	e05e      	b.n	8007e72 <USB_EPStartXfer+0x1586>
 8007db4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007db8:	2b3e      	cmp	r3, #62	; 0x3e
 8007dba:	d818      	bhi.n	8007dee <USB_EPStartXfer+0x1502>
 8007dbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dc0:	085b      	lsrs	r3, r3, #1
 8007dc2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007dc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dca:	f003 0301 	and.w	r3, r3, #1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d004      	beq.n	8007ddc <USB_EPStartXfer+0x14f0>
 8007dd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007ddc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	029b      	lsls	r3, r3, #10
 8007de4:	b29a      	uxth	r2, r3
 8007de6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	e041      	b.n	8007e72 <USB_EPStartXfer+0x1586>
 8007dee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007df2:	095b      	lsrs	r3, r3, #5
 8007df4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007df8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dfc:	f003 031f 	and.w	r3, r3, #31
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d104      	bne.n	8007e0e <USB_EPStartXfer+0x1522>
 8007e04:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007e0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	029b      	lsls	r3, r3, #10
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e26:	801a      	strh	r2, [r3, #0]
 8007e28:	e023      	b.n	8007e72 <USB_EPStartXfer+0x1586>
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	785b      	ldrb	r3, [r3, #1]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d11e      	bne.n	8007e72 <USB_EPStartXfer+0x1586>
 8007e34:	1d3b      	adds	r3, r7, #4
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e44:	4413      	add	r3, r2
 8007e46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007e4a:	463b      	mov	r3, r7
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	011a      	lsls	r2, r3, #4
 8007e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e56:	4413      	add	r3, r2
 8007e58:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007e5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007e60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e6a:	801a      	strh	r2, [r3, #0]
 8007e6c:	e001      	b.n	8007e72 <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e02e      	b.n	8007ed0 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e72:	1d3b      	adds	r3, r7, #4
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	463b      	mov	r3, r7
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	4413      	add	r3, r2
 8007e80:	881b      	ldrh	r3, [r3, #0]
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e8c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007e90:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007e94:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007e98:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007e9c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007ea0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007ea4:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007ea8:	1d3b      	adds	r3, r7, #4
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	463b      	mov	r3, r7
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	441a      	add	r2, r3
 8007eb6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007eba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ebe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ec2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eda:	b480      	push	{r7}
 8007edc:	b085      	sub	sp, #20
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
 8007ee2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	785b      	ldrb	r3, [r3, #1]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d020      	beq.n	8007f2e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	4413      	add	r3, r2
 8007ef6:	881b      	ldrh	r3, [r3, #0]
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007efe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f02:	81bb      	strh	r3, [r7, #12]
 8007f04:	89bb      	ldrh	r3, [r7, #12]
 8007f06:	f083 0310 	eor.w	r3, r3, #16
 8007f0a:	81bb      	strh	r3, [r7, #12]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	441a      	add	r2, r3
 8007f16:	89bb      	ldrh	r3, [r7, #12]
 8007f18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	8013      	strh	r3, [r2, #0]
 8007f2c:	e01f      	b.n	8007f6e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4413      	add	r3, r2
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f44:	81fb      	strh	r3, [r7, #14]
 8007f46:	89fb      	ldrh	r3, [r7, #14]
 8007f48:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007f4c:	81fb      	strh	r3, [r7, #14]
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	441a      	add	r2, r3
 8007f58:	89fb      	ldrh	r3, [r7, #14]
 8007f5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007f6e:	2300      	movs	r3, #0
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3714      	adds	r7, #20
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bc80      	pop	{r7}
 8007f78:	4770      	bx	lr

08007f7a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b087      	sub	sp, #28
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	7b1b      	ldrb	r3, [r3, #12]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f040 809d 	bne.w	80080c8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	785b      	ldrb	r3, [r3, #1]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d04c      	beq.n	8008030 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	881b      	ldrh	r3, [r3, #0]
 8007fa2:	823b      	strh	r3, [r7, #16]
 8007fa4:	8a3b      	ldrh	r3, [r7, #16]
 8007fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d01b      	beq.n	8007fe6 <USB_EPClearStall+0x6c>
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fc4:	81fb      	strh	r3, [r7, #14]
 8007fc6:	687a      	ldr	r2, [r7, #4]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	441a      	add	r2, r3
 8007fd0:	89fb      	ldrh	r3, [r7, #14]
 8007fd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fde:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	78db      	ldrb	r3, [r3, #3]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d06c      	beq.n	80080c8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	881b      	ldrh	r3, [r3, #0]
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008000:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008004:	81bb      	strh	r3, [r7, #12]
 8008006:	89bb      	ldrh	r3, [r7, #12]
 8008008:	f083 0320 	eor.w	r3, r3, #32
 800800c:	81bb      	strh	r3, [r7, #12]
 800800e:	687a      	ldr	r2, [r7, #4]
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	441a      	add	r2, r3
 8008018:	89bb      	ldrh	r3, [r7, #12]
 800801a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800801e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008022:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800802a:	b29b      	uxth	r3, r3
 800802c:	8013      	strh	r3, [r2, #0]
 800802e:	e04b      	b.n	80080c8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008030:	687a      	ldr	r2, [r7, #4]
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4413      	add	r3, r2
 800803a:	881b      	ldrh	r3, [r3, #0]
 800803c:	82fb      	strh	r3, [r7, #22]
 800803e:	8afb      	ldrh	r3, [r7, #22]
 8008040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008044:	2b00      	cmp	r3, #0
 8008046:	d01b      	beq.n	8008080 <USB_EPClearStall+0x106>
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	781b      	ldrb	r3, [r3, #0]
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	4413      	add	r3, r2
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	b29b      	uxth	r3, r3
 8008056:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800805a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805e:	82bb      	strh	r3, [r7, #20]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	441a      	add	r2, r3
 800806a:	8abb      	ldrh	r3, [r7, #20]
 800806c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008070:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008074:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800807c:	b29b      	uxth	r3, r3
 800807e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	009b      	lsls	r3, r3, #2
 8008088:	4413      	add	r3, r2
 800808a:	881b      	ldrh	r3, [r3, #0]
 800808c:	b29b      	uxth	r3, r3
 800808e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008096:	827b      	strh	r3, [r7, #18]
 8008098:	8a7b      	ldrh	r3, [r7, #18]
 800809a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800809e:	827b      	strh	r3, [r7, #18]
 80080a0:	8a7b      	ldrh	r3, [r7, #18]
 80080a2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80080a6:	827b      	strh	r3, [r7, #18]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	441a      	add	r2, r3
 80080b2:	8a7b      	ldrh	r3, [r7, #18]
 80080b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	371c      	adds	r7, #28
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bc80      	pop	{r7}
 80080d2:	4770      	bx	lr

080080d4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	460b      	mov	r3, r1
 80080de:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d103      	bne.n	80080ee <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2280      	movs	r2, #128	; 0x80
 80080ea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bc80      	pop	{r7}
 80080f8:	4770      	bx	lr

080080fa <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b083      	sub	sp, #12
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	bc80      	pop	{r7}
 800810c:	4770      	bx	lr

0800810e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008116:	2300      	movs	r3, #0
}
 8008118:	4618      	mov	r0, r3
 800811a:	370c      	adds	r7, #12
 800811c:	46bd      	mov	sp, r7
 800811e:	bc80      	pop	{r7}
 8008120:	4770      	bx	lr

08008122 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008122:	b480      	push	{r7}
 8008124:	b085      	sub	sp, #20
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008130:	b29b      	uxth	r3, r3
 8008132:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008134:	68fb      	ldr	r3, [r7, #12]
}
 8008136:	4618      	mov	r0, r3
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	bc80      	pop	{r7}
 800813e:	4770      	bx	lr

08008140 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800814a:	2300      	movs	r3, #0
}
 800814c:	4618      	mov	r0, r3
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	bc80      	pop	{r7}
 8008154:	4770      	bx	lr

08008156 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008156:	b480      	push	{r7}
 8008158:	b08d      	sub	sp, #52	; 0x34
 800815a:	af00      	add	r7, sp, #0
 800815c:	60f8      	str	r0, [r7, #12]
 800815e:	60b9      	str	r1, [r7, #8]
 8008160:	4611      	mov	r1, r2
 8008162:	461a      	mov	r2, r3
 8008164:	460b      	mov	r3, r1
 8008166:	80fb      	strh	r3, [r7, #6]
 8008168:	4613      	mov	r3, r2
 800816a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800816c:	88bb      	ldrh	r3, [r7, #4]
 800816e:	3301      	adds	r3, #1
 8008170:	085b      	lsrs	r3, r3, #1
 8008172:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800817c:	88fb      	ldrh	r3, [r7, #6]
 800817e:	005a      	lsls	r2, r3, #1
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	4413      	add	r3, r2
 8008184:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008188:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800818e:	e01e      	b.n	80081ce <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008192:	781b      	ldrb	r3, [r3, #0]
 8008194:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	3301      	adds	r3, #1
 800819a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	021b      	lsls	r3, r3, #8
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	461a      	mov	r2, r3
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80081b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b8:	3302      	adds	r3, #2
 80081ba:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	3302      	adds	r3, #2
 80081c0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80081c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c4:	3301      	adds	r3, #1
 80081c6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80081c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081ca:	3b01      	subs	r3, #1
 80081cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1dd      	bne.n	8008190 <USB_WritePMA+0x3a>
  }
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	3734      	adds	r7, #52	; 0x34
 80081da:	46bd      	mov	sp, r7
 80081dc:	bc80      	pop	{r7}
 80081de:	4770      	bx	lr

080081e0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b08b      	sub	sp, #44	; 0x2c
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	4611      	mov	r1, r2
 80081ec:	461a      	mov	r2, r3
 80081ee:	460b      	mov	r3, r1
 80081f0:	80fb      	strh	r3, [r7, #6]
 80081f2:	4613      	mov	r3, r2
 80081f4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80081f6:	88bb      	ldrh	r3, [r7, #4]
 80081f8:	085b      	lsrs	r3, r3, #1
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008206:	88fb      	ldrh	r3, [r7, #6]
 8008208:	005a      	lsls	r2, r3, #1
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	4413      	add	r3, r2
 800820e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008212:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	627b      	str	r3, [r7, #36]	; 0x24
 8008218:	e01b      	b.n	8008252 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	881b      	ldrh	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008222:	6a3b      	ldr	r3, [r7, #32]
 8008224:	3302      	adds	r3, #2
 8008226:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	b2da      	uxtb	r2, r3
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	3301      	adds	r3, #1
 8008234:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	0a1b      	lsrs	r3, r3, #8
 800823a:	b2da      	uxtb	r2, r3
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	3301      	adds	r3, #1
 8008244:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	3302      	adds	r3, #2
 800824a:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800824c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824e:	3b01      	subs	r3, #1
 8008250:	627b      	str	r3, [r7, #36]	; 0x24
 8008252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1e0      	bne.n	800821a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008258:	88bb      	ldrh	r3, [r7, #4]
 800825a:	f003 0301 	and.w	r3, r3, #1
 800825e:	b29b      	uxth	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	d007      	beq.n	8008274 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008264:	6a3b      	ldr	r3, [r7, #32]
 8008266:	881b      	ldrh	r3, [r3, #0]
 8008268:	b29b      	uxth	r3, r3
 800826a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	b2da      	uxtb	r2, r3
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	701a      	strb	r2, [r3, #0]
  }
}
 8008274:	bf00      	nop
 8008276:	372c      	adds	r7, #44	; 0x2c
 8008278:	46bd      	mov	sp, r7
 800827a:	bc80      	pop	{r7}
 800827c:	4770      	bx	lr

0800827e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b084      	sub	sp, #16
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	460b      	mov	r3, r1
 8008288:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800828a:	2300      	movs	r3, #0
 800828c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	7c1b      	ldrb	r3, [r3, #16]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d115      	bne.n	80082c2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008296:	f44f 7300 	mov.w	r3, #512	; 0x200
 800829a:	2202      	movs	r2, #2
 800829c:	2181      	movs	r1, #129	; 0x81
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f001 fe87 	bl	8009fb2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80082aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082ae:	2202      	movs	r2, #2
 80082b0:	2101      	movs	r1, #1
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f001 fe7d 	bl	8009fb2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80082c0:	e012      	b.n	80082e8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80082c2:	2340      	movs	r3, #64	; 0x40
 80082c4:	2202      	movs	r2, #2
 80082c6:	2181      	movs	r1, #129	; 0x81
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 fe72 	bl	8009fb2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80082d4:	2340      	movs	r3, #64	; 0x40
 80082d6:	2202      	movs	r2, #2
 80082d8:	2101      	movs	r1, #1
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f001 fe69 	bl	8009fb2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082e8:	2308      	movs	r3, #8
 80082ea:	2203      	movs	r2, #3
 80082ec:	2182      	movs	r1, #130	; 0x82
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f001 fe5f 	bl	8009fb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2201      	movs	r2, #1
 80082f8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80082fa:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80082fe:	f001 ff7f 	bl	800a200 <USBD_static_malloc>
 8008302:	4602      	mov	r2, r0
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008310:	2b00      	cmp	r3, #0
 8008312:	d102      	bne.n	800831a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008314:	2301      	movs	r3, #1
 8008316:	73fb      	strb	r3, [r7, #15]
 8008318:	e026      	b.n	8008368 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008320:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	2200      	movs	r2, #0
 8008330:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2200      	movs	r2, #0
 8008338:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	7c1b      	ldrb	r3, [r3, #16]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d109      	bne.n	8008358 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800834a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800834e:	2101      	movs	r1, #1
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f001 ff1f 	bl	800a194 <USBD_LL_PrepareReceive>
 8008356:	e007      	b.n	8008368 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800835e:	2340      	movs	r3, #64	; 0x40
 8008360:	2101      	movs	r1, #1
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f001 ff16 	bl	800a194 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008368:	7bfb      	ldrb	r3, [r7, #15]
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	460b      	mov	r3, r1
 800837c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800837e:	2300      	movs	r3, #0
 8008380:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008382:	2181      	movs	r1, #129	; 0x81
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 fe3a 	bl	8009ffe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008390:	2101      	movs	r1, #1
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f001 fe33 	bl	8009ffe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80083a0:	2182      	movs	r1, #130	; 0x82
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f001 fe2b 	bl	8009ffe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00e      	beq.n	80083d6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083c8:	4618      	mov	r0, r3
 80083ca:	f001 ff25 	bl	800a218 <USBD_static_free>
    pdev->pClassData = NULL;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b086      	sub	sp, #24
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083f0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80083f6:	2300      	movs	r3, #0
 80083f8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80083fa:	2300      	movs	r3, #0
 80083fc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008406:	2b00      	cmp	r3, #0
 8008408:	d039      	beq.n	800847e <USBD_CDC_Setup+0x9e>
 800840a:	2b20      	cmp	r3, #32
 800840c:	d17f      	bne.n	800850e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	88db      	ldrh	r3, [r3, #6]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d029      	beq.n	800846a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	b25b      	sxtb	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	da11      	bge.n	8008444 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	683a      	ldr	r2, [r7, #0]
 800842a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800842c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800842e:	683a      	ldr	r2, [r7, #0]
 8008430:	88d2      	ldrh	r2, [r2, #6]
 8008432:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008434:	6939      	ldr	r1, [r7, #16]
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	88db      	ldrh	r3, [r3, #6]
 800843a:	461a      	mov	r2, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 fa0a 	bl	8009856 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008442:	e06b      	b.n	800851c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	785a      	ldrb	r2, [r3, #1]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	88db      	ldrh	r3, [r3, #6]
 8008452:	b2da      	uxtb	r2, r3
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800845a:	6939      	ldr	r1, [r7, #16]
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	88db      	ldrh	r3, [r3, #6]
 8008460:	461a      	mov	r2, r3
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f001 fa25 	bl	80098b2 <USBD_CtlPrepareRx>
      break;
 8008468:	e058      	b.n	800851c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	683a      	ldr	r2, [r7, #0]
 8008474:	7850      	ldrb	r0, [r2, #1]
 8008476:	2200      	movs	r2, #0
 8008478:	6839      	ldr	r1, [r7, #0]
 800847a:	4798      	blx	r3
      break;
 800847c:	e04e      	b.n	800851c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	785b      	ldrb	r3, [r3, #1]
 8008482:	2b0b      	cmp	r3, #11
 8008484:	d02e      	beq.n	80084e4 <USBD_CDC_Setup+0x104>
 8008486:	2b0b      	cmp	r3, #11
 8008488:	dc38      	bgt.n	80084fc <USBD_CDC_Setup+0x11c>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d002      	beq.n	8008494 <USBD_CDC_Setup+0xb4>
 800848e:	2b0a      	cmp	r3, #10
 8008490:	d014      	beq.n	80084bc <USBD_CDC_Setup+0xdc>
 8008492:	e033      	b.n	80084fc <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800849a:	2b03      	cmp	r3, #3
 800849c:	d107      	bne.n	80084ae <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800849e:	f107 030c 	add.w	r3, r7, #12
 80084a2:	2202      	movs	r2, #2
 80084a4:	4619      	mov	r1, r3
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f001 f9d5 	bl	8009856 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80084ac:	e02e      	b.n	800850c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80084ae:	6839      	ldr	r1, [r7, #0]
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 f966 	bl	8009782 <USBD_CtlError>
            ret = USBD_FAIL;
 80084b6:	2302      	movs	r3, #2
 80084b8:	75fb      	strb	r3, [r7, #23]
          break;
 80084ba:	e027      	b.n	800850c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084c2:	2b03      	cmp	r3, #3
 80084c4:	d107      	bne.n	80084d6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80084c6:	f107 030f 	add.w	r3, r7, #15
 80084ca:	2201      	movs	r2, #1
 80084cc:	4619      	mov	r1, r3
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f001 f9c1 	bl	8009856 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80084d4:	e01a      	b.n	800850c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80084d6:	6839      	ldr	r1, [r7, #0]
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f001 f952 	bl	8009782 <USBD_CtlError>
            ret = USBD_FAIL;
 80084de:	2302      	movs	r3, #2
 80084e0:	75fb      	strb	r3, [r7, #23]
          break;
 80084e2:	e013      	b.n	800850c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084ea:	2b03      	cmp	r3, #3
 80084ec:	d00d      	beq.n	800850a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80084ee:	6839      	ldr	r1, [r7, #0]
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f001 f946 	bl	8009782 <USBD_CtlError>
            ret = USBD_FAIL;
 80084f6:	2302      	movs	r3, #2
 80084f8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80084fa:	e006      	b.n	800850a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f001 f93f 	bl	8009782 <USBD_CtlError>
          ret = USBD_FAIL;
 8008504:	2302      	movs	r3, #2
 8008506:	75fb      	strb	r3, [r7, #23]
          break;
 8008508:	e000      	b.n	800850c <USBD_CDC_Setup+0x12c>
          break;
 800850a:	bf00      	nop
      }
      break;
 800850c:	e006      	b.n	800851c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800850e:	6839      	ldr	r1, [r7, #0]
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f001 f936 	bl	8009782 <USBD_CtlError>
      ret = USBD_FAIL;
 8008516:	2302      	movs	r3, #2
 8008518:	75fb      	strb	r3, [r7, #23]
      break;
 800851a:	bf00      	nop
  }

  return ret;
 800851c:	7dfb      	ldrb	r3, [r7, #23]
}
 800851e:	4618      	mov	r0, r3
 8008520:	3718      	adds	r7, #24
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b084      	sub	sp, #16
 800852a:	af00      	add	r7, sp, #0
 800852c:	6078      	str	r0, [r7, #4]
 800852e:	460b      	mov	r3, r1
 8008530:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008538:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008540:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008548:	2b00      	cmp	r3, #0
 800854a:	d03a      	beq.n	80085c2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800854c:	78fa      	ldrb	r2, [r7, #3]
 800854e:	6879      	ldr	r1, [r7, #4]
 8008550:	4613      	mov	r3, r2
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	4413      	add	r3, r2
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	440b      	add	r3, r1
 800855a:	331c      	adds	r3, #28
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d029      	beq.n	80085b6 <USBD_CDC_DataIn+0x90>
 8008562:	78fa      	ldrb	r2, [r7, #3]
 8008564:	6879      	ldr	r1, [r7, #4]
 8008566:	4613      	mov	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	440b      	add	r3, r1
 8008570:	331c      	adds	r3, #28
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	78f9      	ldrb	r1, [r7, #3]
 8008576:	68b8      	ldr	r0, [r7, #8]
 8008578:	460b      	mov	r3, r1
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	440b      	add	r3, r1
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	4403      	add	r3, r0
 8008582:	3338      	adds	r3, #56	; 0x38
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	fbb2 f1f3 	udiv	r1, r2, r3
 800858a:	fb03 f301 	mul.w	r3, r3, r1
 800858e:	1ad3      	subs	r3, r2, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d110      	bne.n	80085b6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008594:	78fa      	ldrb	r2, [r7, #3]
 8008596:	6879      	ldr	r1, [r7, #4]
 8008598:	4613      	mov	r3, r2
 800859a:	009b      	lsls	r3, r3, #2
 800859c:	4413      	add	r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	440b      	add	r3, r1
 80085a2:	331c      	adds	r3, #28
 80085a4:	2200      	movs	r2, #0
 80085a6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80085a8:	78f9      	ldrb	r1, [r7, #3]
 80085aa:	2300      	movs	r3, #0
 80085ac:	2200      	movs	r2, #0
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f001 fdcd 	bl	800a14e <USBD_LL_Transmit>
 80085b4:	e003      	b.n	80085be <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80085be:	2300      	movs	r3, #0
 80085c0:	e000      	b.n	80085c4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80085c2:	2302      	movs	r3, #2
  }
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	460b      	mov	r3, r1
 80085d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085de:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80085e0:	78fb      	ldrb	r3, [r7, #3]
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 fdf8 	bl	800a1da <USBD_LL_GetRxDataSize>
 80085ea:	4602      	mov	r2, r0
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d00d      	beq.n	8008618 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	68fa      	ldr	r2, [r7, #12]
 8008606:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008610:	4611      	mov	r1, r2
 8008612:	4798      	blx	r3

    return USBD_OK;
 8008614:	2300      	movs	r3, #0
 8008616:	e000      	b.n	800861a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008618:	2302      	movs	r3, #2
  }
}
 800861a:	4618      	mov	r0, r3
 800861c:	3710      	adds	r7, #16
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}

08008622 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b084      	sub	sp, #16
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008630:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008638:	2b00      	cmp	r3, #0
 800863a:	d015      	beq.n	8008668 <USBD_CDC_EP0_RxReady+0x46>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008642:	2bff      	cmp	r3, #255	; 0xff
 8008644:	d010      	beq.n	8008668 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	68fa      	ldr	r2, [r7, #12]
 8008650:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008654:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008656:	68fa      	ldr	r2, [r7, #12]
 8008658:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800865c:	b292      	uxth	r2, r2
 800865e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	22ff      	movs	r2, #255	; 0xff
 8008664:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
	...

08008674 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2243      	movs	r2, #67	; 0x43
 8008680:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008682:	4b03      	ldr	r3, [pc, #12]	; (8008690 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008684:	4618      	mov	r0, r3
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	bc80      	pop	{r7}
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	200000b4 	.word	0x200000b4

08008694 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2243      	movs	r2, #67	; 0x43
 80086a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80086a2:	4b03      	ldr	r3, [pc, #12]	; (80086b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bc80      	pop	{r7}
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	20000070 	.word	0x20000070

080086b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2243      	movs	r2, #67	; 0x43
 80086c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80086c2:	4b03      	ldr	r3, [pc, #12]	; (80086d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bc80      	pop	{r7}
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	200000f8 	.word	0x200000f8

080086d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	220a      	movs	r2, #10
 80086e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80086e2:	4b03      	ldr	r3, [pc, #12]	; (80086f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	370c      	adds	r7, #12
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bc80      	pop	{r7}
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	2000002c 	.word	0x2000002c

080086f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80086fe:	2302      	movs	r3, #2
 8008700:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d005      	beq.n	8008714 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008714:	7bfb      	ldrb	r3, [r7, #15]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	bc80      	pop	{r7}
 800871e:	4770      	bx	lr

08008720 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008720:	b480      	push	{r7}
 8008722:	b087      	sub	sp, #28
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	4613      	mov	r3, r2
 800872c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008734:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800873e:	88fa      	ldrh	r2, [r7, #6]
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	371c      	adds	r7, #28
 800874c:	46bd      	mov	sp, r7
 800874e:	bc80      	pop	{r7}
 8008750:	4770      	bx	lr

08008752 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008752:	b480      	push	{r7}
 8008754:	b085      	sub	sp, #20
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008762:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	683a      	ldr	r2, [r7, #0]
 8008768:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	bc80      	pop	{r7}
 8008776:	4770      	bx	lr

08008778 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008786:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800878e:	2b00      	cmp	r3, #0
 8008790:	d01c      	beq.n	80087cc <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008798:	2b00      	cmp	r3, #0
 800879a:	d115      	bne.n	80087c8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2201      	movs	r2, #1
 80087a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2181      	movs	r1, #129	; 0x81
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f001 fcc5 	bl	800a14e <USBD_LL_Transmit>

      return USBD_OK;
 80087c4:	2300      	movs	r3, #0
 80087c6:	e002      	b.n	80087ce <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e000      	b.n	80087ce <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80087cc:	2302      	movs	r3, #2
  }
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b084      	sub	sp, #16
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087e4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d017      	beq.n	8008820 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	7c1b      	ldrb	r3, [r3, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d109      	bne.n	800880c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80087fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008802:	2101      	movs	r1, #1
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f001 fcc5 	bl	800a194 <USBD_LL_PrepareReceive>
 800880a:	e007      	b.n	800881c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008812:	2340      	movs	r3, #64	; 0x40
 8008814:	2101      	movs	r1, #1
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f001 fcbc 	bl	800a194 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800881c:	2300      	movs	r3, #0
 800881e:	e000      	b.n	8008822 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008820:	2302      	movs	r3, #2
  }
}
 8008822:	4618      	mov	r0, r3
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	60f8      	str	r0, [r7, #12]
 8008832:	60b9      	str	r1, [r7, #8]
 8008834:	4613      	mov	r3, r2
 8008836:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d101      	bne.n	8008842 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800883e:	2302      	movs	r3, #2
 8008840:	e01a      	b.n	8008878 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d003      	beq.n	8008854 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2200      	movs	r2, #0
 8008850:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d003      	beq.n	8008862 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2201      	movs	r2, #1
 8008866:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	79fa      	ldrb	r2, [r7, #7]
 800886e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f001 fb29 	bl	8009ec8 <USBD_LL_Init>

  return USBD_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3710      	adds	r7, #16
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800888a:	2300      	movs	r3, #0
 800888c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d006      	beq.n	80088a2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	683a      	ldr	r2, [r7, #0]
 8008898:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800889c:	2300      	movs	r3, #0
 800889e:	73fb      	strb	r3, [r7, #15]
 80088a0:	e001      	b.n	80088a6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80088a2:	2302      	movs	r3, #2
 80088a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80088a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3714      	adds	r7, #20
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bc80      	pop	{r7}
 80088b0:	4770      	bx	lr

080088b2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b082      	sub	sp, #8
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f001 fb5e 	bl	8009f7c <USBD_LL_Start>

  return USBD_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3708      	adds	r7, #8
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	bc80      	pop	{r7}
 80088dc:	4770      	bx	lr

080088de <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	460b      	mov	r3, r1
 80088e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80088ea:	2302      	movs	r3, #2
 80088ec:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00c      	beq.n	8008912 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	78fa      	ldrb	r2, [r7, #3]
 8008902:	4611      	mov	r1, r2
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	4798      	blx	r3
 8008908:	4603      	mov	r3, r0
 800890a:	2b00      	cmp	r3, #0
 800890c:	d101      	bne.n	8008912 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008912:	7bfb      	ldrb	r3, [r7, #15]
}
 8008914:	4618      	mov	r0, r3
 8008916:	3710      	adds	r7, #16
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	460b      	mov	r3, r1
 8008926:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	78fa      	ldrb	r2, [r7, #3]
 8008932:	4611      	mov	r1, r2
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	4798      	blx	r3

  return USBD_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	3708      	adds	r7, #8
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b082      	sub	sp, #8
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	4618      	mov	r0, r3
 8008956:	f000 fed8 	bl	800970a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008968:	461a      	mov	r2, r3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008976:	f003 031f 	and.w	r3, r3, #31
 800897a:	2b02      	cmp	r3, #2
 800897c:	d016      	beq.n	80089ac <USBD_LL_SetupStage+0x6a>
 800897e:	2b02      	cmp	r3, #2
 8008980:	d81c      	bhi.n	80089bc <USBD_LL_SetupStage+0x7a>
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <USBD_LL_SetupStage+0x4a>
 8008986:	2b01      	cmp	r3, #1
 8008988:	d008      	beq.n	800899c <USBD_LL_SetupStage+0x5a>
 800898a:	e017      	b.n	80089bc <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008992:	4619      	mov	r1, r3
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f9cb 	bl	8008d30 <USBD_StdDevReq>
      break;
 800899a:	e01a      	b.n	80089d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 fa2d 	bl	8008e04 <USBD_StdItfReq>
      break;
 80089aa:	e012      	b.n	80089d2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80089b2:	4619      	mov	r1, r3
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fa6d 	bl	8008e94 <USBD_StdEPReq>
      break;
 80089ba:	e00a      	b.n	80089d2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80089c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	4619      	mov	r1, r3
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f001 fb36 	bl	800a03c <USBD_LL_StallEP>
      break;
 80089d0:	bf00      	nop
  }

  return USBD_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	460b      	mov	r3, r1
 80089e6:	607a      	str	r2, [r7, #4]
 80089e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80089ea:	7afb      	ldrb	r3, [r7, #11]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d14b      	bne.n	8008a88 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80089f6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80089fe:	2b03      	cmp	r3, #3
 8008a00:	d134      	bne.n	8008a6c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	68da      	ldr	r2, [r3, #12]
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	691b      	ldr	r3, [r3, #16]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d919      	bls.n	8008a42 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	68da      	ldr	r2, [r3, #12]
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	691b      	ldr	r3, [r3, #16]
 8008a16:	1ad2      	subs	r2, r2, r3
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	68da      	ldr	r2, [r3, #12]
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d203      	bcs.n	8008a30 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	e002      	b.n	8008a36 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	461a      	mov	r2, r3
 8008a38:	6879      	ldr	r1, [r7, #4]
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f000 ff57 	bl	80098ee <USBD_CtlContinueRx>
 8008a40:	e038      	b.n	8008ab4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a48:	691b      	ldr	r3, [r3, #16]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00a      	beq.n	8008a64 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a54:	2b03      	cmp	r3, #3
 8008a56:	d105      	bne.n	8008a64 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a5e:	691b      	ldr	r3, [r3, #16]
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f000 ff54 	bl	8009912 <USBD_CtlSendStatus>
 8008a6a:	e023      	b.n	8008ab4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008a72:	2b05      	cmp	r3, #5
 8008a74:	d11e      	bne.n	8008ab4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008a7e:	2100      	movs	r1, #0
 8008a80:	68f8      	ldr	r0, [r7, #12]
 8008a82:	f001 fadb 	bl	800a03c <USBD_LL_StallEP>
 8008a86:	e015      	b.n	8008ab4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a8e:	699b      	ldr	r3, [r3, #24]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00d      	beq.n	8008ab0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a9a:	2b03      	cmp	r3, #3
 8008a9c:	d108      	bne.n	8008ab0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008aa4:	699b      	ldr	r3, [r3, #24]
 8008aa6:	7afa      	ldrb	r2, [r7, #11]
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	4798      	blx	r3
 8008aae:	e001      	b.n	8008ab4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	e000      	b.n	8008ab6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3718      	adds	r7, #24
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b086      	sub	sp, #24
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	60f8      	str	r0, [r7, #12]
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	607a      	str	r2, [r7, #4]
 8008aca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008acc:	7afb      	ldrb	r3, [r7, #11]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d17f      	bne.n	8008bd2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	3314      	adds	r3, #20
 8008ad6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d15c      	bne.n	8008b9c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	68da      	ldr	r2, [r3, #12]
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d915      	bls.n	8008b1a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	68da      	ldr	r2, [r3, #12]
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	1ad2      	subs	r2, r2, r3
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	461a      	mov	r2, r3
 8008b04:	6879      	ldr	r1, [r7, #4]
 8008b06:	68f8      	ldr	r0, [r7, #12]
 8008b08:	f000 fec1 	bl	800988e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	2200      	movs	r2, #0
 8008b10:	2100      	movs	r1, #0
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f001 fb3e 	bl	800a194 <USBD_LL_PrepareReceive>
 8008b18:	e04e      	b.n	8008bb8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	6912      	ldr	r2, [r2, #16]
 8008b22:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b26:	fb02 f201 	mul.w	r2, r2, r1
 8008b2a:	1a9b      	subs	r3, r3, r2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d11c      	bne.n	8008b6a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	689a      	ldr	r2, [r3, #8]
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d316      	bcc.n	8008b6a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d20f      	bcs.n	8008b6a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f000 fe9d 	bl	800988e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	2200      	movs	r2, #0
 8008b60:	2100      	movs	r1, #0
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f001 fb16 	bl	800a194 <USBD_LL_PrepareReceive>
 8008b68:	e026      	b.n	8008bb8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00a      	beq.n	8008b8c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	d105      	bne.n	8008b8c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b8c:	2180      	movs	r1, #128	; 0x80
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f001 fa54 	bl	800a03c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f000 fecf 	bl	8009938 <USBD_CtlReceiveStatus>
 8008b9a:	e00d      	b.n	8008bb8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008ba2:	2b04      	cmp	r3, #4
 8008ba4:	d004      	beq.n	8008bb0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d103      	bne.n	8008bb8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008bb0:	2180      	movs	r1, #128	; 0x80
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f001 fa42 	bl	800a03c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d11d      	bne.n	8008bfe <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008bc2:	68f8      	ldr	r0, [r7, #12]
 8008bc4:	f7ff fe81 	bl	80088ca <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008bd0:	e015      	b.n	8008bfe <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bd8:	695b      	ldr	r3, [r3, #20]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00d      	beq.n	8008bfa <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008be4:	2b03      	cmp	r3, #3
 8008be6:	d108      	bne.n	8008bfa <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008bee:	695b      	ldr	r3, [r3, #20]
 8008bf0:	7afa      	ldrb	r2, [r7, #11]
 8008bf2:	4611      	mov	r1, r2
 8008bf4:	68f8      	ldr	r0, [r7, #12]
 8008bf6:	4798      	blx	r3
 8008bf8:	e001      	b.n	8008bfe <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008bfa:	2302      	movs	r3, #2
 8008bfc:	e000      	b.n	8008c00 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3718      	adds	r7, #24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c10:	2340      	movs	r3, #64	; 0x40
 8008c12:	2200      	movs	r2, #0
 8008c14:	2100      	movs	r1, #0
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f001 f9cb 	bl	8009fb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2240      	movs	r2, #64	; 0x40
 8008c28:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c2c:	2340      	movs	r3, #64	; 0x40
 8008c2e:	2200      	movs	r2, #0
 8008c30:	2180      	movs	r1, #128	; 0x80
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f001 f9bd 	bl	8009fb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2240      	movs	r2, #64	; 0x40
 8008c42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d009      	beq.n	8008c80 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	6852      	ldr	r2, [r2, #4]
 8008c78:	b2d2      	uxtb	r2, r2
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	4798      	blx	r3
  }

  return USBD_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3708      	adds	r7, #8
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b083      	sub	sp, #12
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
 8008c92:	460b      	mov	r3, r1
 8008c94:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	78fa      	ldrb	r2, [r7, #3]
 8008c9a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008c9c:	2300      	movs	r3, #0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	370c      	adds	r7, #12
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bc80      	pop	{r7}
 8008ca6:	4770      	bx	lr

08008ca8 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2204      	movs	r2, #4
 8008cc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bc80      	pop	{r7}
 8008cce:	4770      	bx	lr

08008cd0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008cde:	2b04      	cmp	r3, #4
 8008ce0:	d105      	bne.n	8008cee <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	370c      	adds	r7, #12
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bc80      	pop	{r7}
 8008cf8:	4770      	bx	lr

08008cfa <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b082      	sub	sp, #8
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d08:	2b03      	cmp	r3, #3
 8008d0a:	d10b      	bne.n	8008d24 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d12:	69db      	ldr	r3, [r3, #28]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d005      	beq.n	8008d24 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d1e:	69db      	ldr	r3, [r3, #28]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3708      	adds	r7, #8
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d46:	2b40      	cmp	r3, #64	; 0x40
 8008d48:	d005      	beq.n	8008d56 <USBD_StdDevReq+0x26>
 8008d4a:	2b40      	cmp	r3, #64	; 0x40
 8008d4c:	d84f      	bhi.n	8008dee <USBD_StdDevReq+0xbe>
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d009      	beq.n	8008d66 <USBD_StdDevReq+0x36>
 8008d52:	2b20      	cmp	r3, #32
 8008d54:	d14b      	bne.n	8008dee <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	4798      	blx	r3
      break;
 8008d64:	e048      	b.n	8008df8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	785b      	ldrb	r3, [r3, #1]
 8008d6a:	2b09      	cmp	r3, #9
 8008d6c:	d839      	bhi.n	8008de2 <USBD_StdDevReq+0xb2>
 8008d6e:	a201      	add	r2, pc, #4	; (adr r2, 8008d74 <USBD_StdDevReq+0x44>)
 8008d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d74:	08008dc5 	.word	0x08008dc5
 8008d78:	08008dd9 	.word	0x08008dd9
 8008d7c:	08008de3 	.word	0x08008de3
 8008d80:	08008dcf 	.word	0x08008dcf
 8008d84:	08008de3 	.word	0x08008de3
 8008d88:	08008da7 	.word	0x08008da7
 8008d8c:	08008d9d 	.word	0x08008d9d
 8008d90:	08008de3 	.word	0x08008de3
 8008d94:	08008dbb 	.word	0x08008dbb
 8008d98:	08008db1 	.word	0x08008db1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d9c:	6839      	ldr	r1, [r7, #0]
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f9dc 	bl	800915c <USBD_GetDescriptor>
          break;
 8008da4:	e022      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008da6:	6839      	ldr	r1, [r7, #0]
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 fb3f 	bl	800942c <USBD_SetAddress>
          break;
 8008dae:	e01d      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008db0:	6839      	ldr	r1, [r7, #0]
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fb7e 	bl	80094b4 <USBD_SetConfig>
          break;
 8008db8:	e018      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008dba:	6839      	ldr	r1, [r7, #0]
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f000 fc07 	bl	80095d0 <USBD_GetConfig>
          break;
 8008dc2:	e013      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008dc4:	6839      	ldr	r1, [r7, #0]
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fc37 	bl	800963a <USBD_GetStatus>
          break;
 8008dcc:	e00e      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008dce:	6839      	ldr	r1, [r7, #0]
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 fc65 	bl	80096a0 <USBD_SetFeature>
          break;
 8008dd6:	e009      	b.n	8008dec <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008dd8:	6839      	ldr	r1, [r7, #0]
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fc74 	bl	80096c8 <USBD_ClrFeature>
          break;
 8008de0:	e004      	b.n	8008dec <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008de2:	6839      	ldr	r1, [r7, #0]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fccc 	bl	8009782 <USBD_CtlError>
          break;
 8008dea:	bf00      	nop
      }
      break;
 8008dec:	e004      	b.n	8008df8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008dee:	6839      	ldr	r1, [r7, #0]
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 fcc6 	bl	8009782 <USBD_CtlError>
      break;
 8008df6:	bf00      	nop
  }

  return ret;
 8008df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	3710      	adds	r7, #16
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop

08008e04 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e1a:	2b40      	cmp	r3, #64	; 0x40
 8008e1c:	d005      	beq.n	8008e2a <USBD_StdItfReq+0x26>
 8008e1e:	2b40      	cmp	r3, #64	; 0x40
 8008e20:	d82e      	bhi.n	8008e80 <USBD_StdItfReq+0x7c>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d001      	beq.n	8008e2a <USBD_StdItfReq+0x26>
 8008e26:	2b20      	cmp	r3, #32
 8008e28:	d12a      	bne.n	8008e80 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e30:	3b01      	subs	r3, #1
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	d81d      	bhi.n	8008e72 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	889b      	ldrh	r3, [r3, #4]
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d813      	bhi.n	8008e68 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	6839      	ldr	r1, [r7, #0]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	4798      	blx	r3
 8008e4e:	4603      	mov	r3, r0
 8008e50:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	88db      	ldrh	r3, [r3, #6]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d110      	bne.n	8008e7c <USBD_StdItfReq+0x78>
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d10d      	bne.n	8008e7c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fd56 	bl	8009912 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e66:	e009      	b.n	8008e7c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008e68:	6839      	ldr	r1, [r7, #0]
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fc89 	bl	8009782 <USBD_CtlError>
          break;
 8008e70:	e004      	b.n	8008e7c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fc84 	bl	8009782 <USBD_CtlError>
          break;
 8008e7a:	e000      	b.n	8008e7e <USBD_StdItfReq+0x7a>
          break;
 8008e7c:	bf00      	nop
      }
      break;
 8008e7e:	e004      	b.n	8008e8a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008e80:	6839      	ldr	r1, [r7, #0]
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fc7d 	bl	8009782 <USBD_CtlError>
      break;
 8008e88:	bf00      	nop
  }

  return USBD_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3710      	adds	r7, #16
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b084      	sub	sp, #16
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	889b      	ldrh	r3, [r3, #4]
 8008ea6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008eb0:	2b40      	cmp	r3, #64	; 0x40
 8008eb2:	d007      	beq.n	8008ec4 <USBD_StdEPReq+0x30>
 8008eb4:	2b40      	cmp	r3, #64	; 0x40
 8008eb6:	f200 8146 	bhi.w	8009146 <USBD_StdEPReq+0x2b2>
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00a      	beq.n	8008ed4 <USBD_StdEPReq+0x40>
 8008ebe:	2b20      	cmp	r3, #32
 8008ec0:	f040 8141 	bne.w	8009146 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	4798      	blx	r3
      break;
 8008ed2:	e13d      	b.n	8009150 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008edc:	2b20      	cmp	r3, #32
 8008ede:	d10a      	bne.n	8008ef6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	6839      	ldr	r1, [r7, #0]
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	4798      	blx	r3
 8008eee:	4603      	mov	r3, r0
 8008ef0:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
 8008ef4:	e12d      	b.n	8009152 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	785b      	ldrb	r3, [r3, #1]
 8008efa:	2b03      	cmp	r3, #3
 8008efc:	d007      	beq.n	8008f0e <USBD_StdEPReq+0x7a>
 8008efe:	2b03      	cmp	r3, #3
 8008f00:	f300 811b 	bgt.w	800913a <USBD_StdEPReq+0x2a6>
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d072      	beq.n	8008fee <USBD_StdEPReq+0x15a>
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d03a      	beq.n	8008f82 <USBD_StdEPReq+0xee>
 8008f0c:	e115      	b.n	800913a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d002      	beq.n	8008f1e <USBD_StdEPReq+0x8a>
 8008f18:	2b03      	cmp	r3, #3
 8008f1a:	d015      	beq.n	8008f48 <USBD_StdEPReq+0xb4>
 8008f1c:	e02b      	b.n	8008f76 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f1e:	7bbb      	ldrb	r3, [r7, #14]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00c      	beq.n	8008f3e <USBD_StdEPReq+0xaa>
 8008f24:	7bbb      	ldrb	r3, [r7, #14]
 8008f26:	2b80      	cmp	r3, #128	; 0x80
 8008f28:	d009      	beq.n	8008f3e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f2a:	7bbb      	ldrb	r3, [r7, #14]
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f001 f884 	bl	800a03c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f34:	2180      	movs	r1, #128	; 0x80
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f001 f880 	bl	800a03c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f3c:	e020      	b.n	8008f80 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008f3e:	6839      	ldr	r1, [r7, #0]
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f000 fc1e 	bl	8009782 <USBD_CtlError>
              break;
 8008f46:	e01b      	b.n	8008f80 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	885b      	ldrh	r3, [r3, #2]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d10e      	bne.n	8008f6e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00b      	beq.n	8008f6e <USBD_StdEPReq+0xda>
 8008f56:	7bbb      	ldrb	r3, [r7, #14]
 8008f58:	2b80      	cmp	r3, #128	; 0x80
 8008f5a:	d008      	beq.n	8008f6e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	88db      	ldrh	r3, [r3, #6]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d104      	bne.n	8008f6e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
 8008f66:	4619      	mov	r1, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 f867 	bl	800a03c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fccf 	bl	8009912 <USBD_CtlSendStatus>

              break;
 8008f74:	e004      	b.n	8008f80 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008f76:	6839      	ldr	r1, [r7, #0]
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 fc02 	bl	8009782 <USBD_CtlError>
              break;
 8008f7e:	bf00      	nop
          }
          break;
 8008f80:	e0e0      	b.n	8009144 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f88:	2b02      	cmp	r3, #2
 8008f8a:	d002      	beq.n	8008f92 <USBD_StdEPReq+0xfe>
 8008f8c:	2b03      	cmp	r3, #3
 8008f8e:	d015      	beq.n	8008fbc <USBD_StdEPReq+0x128>
 8008f90:	e026      	b.n	8008fe0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f92:	7bbb      	ldrb	r3, [r7, #14]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00c      	beq.n	8008fb2 <USBD_StdEPReq+0x11e>
 8008f98:	7bbb      	ldrb	r3, [r7, #14]
 8008f9a:	2b80      	cmp	r3, #128	; 0x80
 8008f9c:	d009      	beq.n	8008fb2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f9e:	7bbb      	ldrb	r3, [r7, #14]
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f001 f84a 	bl	800a03c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008fa8:	2180      	movs	r1, #128	; 0x80
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f001 f846 	bl	800a03c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fb0:	e01c      	b.n	8008fec <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008fb2:	6839      	ldr	r1, [r7, #0]
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 fbe4 	bl	8009782 <USBD_CtlError>
              break;
 8008fba:	e017      	b.n	8008fec <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	885b      	ldrh	r3, [r3, #2]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d112      	bne.n	8008fea <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008fc4:	7bbb      	ldrb	r3, [r7, #14]
 8008fc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d004      	beq.n	8008fd8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008fce:	7bbb      	ldrb	r3, [r7, #14]
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f001 f851 	bl	800a07a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fc9a 	bl	8009912 <USBD_CtlSendStatus>
              }
              break;
 8008fde:	e004      	b.n	8008fea <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008fe0:	6839      	ldr	r1, [r7, #0]
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fbcd 	bl	8009782 <USBD_CtlError>
              break;
 8008fe8:	e000      	b.n	8008fec <USBD_StdEPReq+0x158>
              break;
 8008fea:	bf00      	nop
          }
          break;
 8008fec:	e0aa      	b.n	8009144 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ff4:	2b02      	cmp	r3, #2
 8008ff6:	d002      	beq.n	8008ffe <USBD_StdEPReq+0x16a>
 8008ff8:	2b03      	cmp	r3, #3
 8008ffa:	d032      	beq.n	8009062 <USBD_StdEPReq+0x1ce>
 8008ffc:	e097      	b.n	800912e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ffe:	7bbb      	ldrb	r3, [r7, #14]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d007      	beq.n	8009014 <USBD_StdEPReq+0x180>
 8009004:	7bbb      	ldrb	r3, [r7, #14]
 8009006:	2b80      	cmp	r3, #128	; 0x80
 8009008:	d004      	beq.n	8009014 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800900a:	6839      	ldr	r1, [r7, #0]
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f000 fbb8 	bl	8009782 <USBD_CtlError>
                break;
 8009012:	e091      	b.n	8009138 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009014:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009018:	2b00      	cmp	r3, #0
 800901a:	da0b      	bge.n	8009034 <USBD_StdEPReq+0x1a0>
 800901c:	7bbb      	ldrb	r3, [r7, #14]
 800901e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009022:	4613      	mov	r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4413      	add	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	3310      	adds	r3, #16
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	4413      	add	r3, r2
 8009030:	3304      	adds	r3, #4
 8009032:	e00b      	b.n	800904c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009034:	7bbb      	ldrb	r3, [r7, #14]
 8009036:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800903a:	4613      	mov	r3, r2
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	4413      	add	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	4413      	add	r3, r2
 800904a:	3304      	adds	r3, #4
 800904c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	2200      	movs	r2, #0
 8009052:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2202      	movs	r2, #2
 8009058:	4619      	mov	r1, r3
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 fbfb 	bl	8009856 <USBD_CtlSendData>
              break;
 8009060:	e06a      	b.n	8009138 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009062:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009066:	2b00      	cmp	r3, #0
 8009068:	da11      	bge.n	800908e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800906a:	7bbb      	ldrb	r3, [r7, #14]
 800906c:	f003 020f 	and.w	r2, r3, #15
 8009070:	6879      	ldr	r1, [r7, #4]
 8009072:	4613      	mov	r3, r2
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	4413      	add	r3, r2
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	440b      	add	r3, r1
 800907c:	3318      	adds	r3, #24
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d117      	bne.n	80090b4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 fb7b 	bl	8009782 <USBD_CtlError>
                  break;
 800908c:	e054      	b.n	8009138 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800908e:	7bbb      	ldrb	r3, [r7, #14]
 8009090:	f003 020f 	and.w	r2, r3, #15
 8009094:	6879      	ldr	r1, [r7, #4]
 8009096:	4613      	mov	r3, r2
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	4413      	add	r3, r2
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	440b      	add	r3, r1
 80090a0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d104      	bne.n	80090b4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80090aa:	6839      	ldr	r1, [r7, #0]
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 fb68 	bl	8009782 <USBD_CtlError>
                  break;
 80090b2:	e041      	b.n	8009138 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	da0b      	bge.n	80090d4 <USBD_StdEPReq+0x240>
 80090bc:	7bbb      	ldrb	r3, [r7, #14]
 80090be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80090c2:	4613      	mov	r3, r2
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	4413      	add	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	3310      	adds	r3, #16
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	4413      	add	r3, r2
 80090d0:	3304      	adds	r3, #4
 80090d2:	e00b      	b.n	80090ec <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090d4:	7bbb      	ldrb	r3, [r7, #14]
 80090d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090da:	4613      	mov	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	4413      	add	r3, r2
 80090e0:	009b      	lsls	r3, r3, #2
 80090e2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80090e6:	687a      	ldr	r2, [r7, #4]
 80090e8:	4413      	add	r3, r2
 80090ea:	3304      	adds	r3, #4
 80090ec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090ee:	7bbb      	ldrb	r3, [r7, #14]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d002      	beq.n	80090fa <USBD_StdEPReq+0x266>
 80090f4:	7bbb      	ldrb	r3, [r7, #14]
 80090f6:	2b80      	cmp	r3, #128	; 0x80
 80090f8:	d103      	bne.n	8009102 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	2200      	movs	r2, #0
 80090fe:	601a      	str	r2, [r3, #0]
 8009100:	e00e      	b.n	8009120 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009102:	7bbb      	ldrb	r3, [r7, #14]
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 ffd6 	bl	800a0b8 <USBD_LL_IsStallEP>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2201      	movs	r2, #1
 8009116:	601a      	str	r2, [r3, #0]
 8009118:	e002      	b.n	8009120 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	2200      	movs	r2, #0
 800911e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	2202      	movs	r2, #2
 8009124:	4619      	mov	r1, r3
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fb95 	bl	8009856 <USBD_CtlSendData>
              break;
 800912c:	e004      	b.n	8009138 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800912e:	6839      	ldr	r1, [r7, #0]
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fb26 	bl	8009782 <USBD_CtlError>
              break;
 8009136:	bf00      	nop
          }
          break;
 8009138:	e004      	b.n	8009144 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800913a:	6839      	ldr	r1, [r7, #0]
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 fb20 	bl	8009782 <USBD_CtlError>
          break;
 8009142:	bf00      	nop
      }
      break;
 8009144:	e004      	b.n	8009150 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009146:	6839      	ldr	r1, [r7, #0]
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f000 fb1a 	bl	8009782 <USBD_CtlError>
      break;
 800914e:	bf00      	nop
  }

  return ret;
 8009150:	7bfb      	ldrb	r3, [r7, #15]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
	...

0800915c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009166:	2300      	movs	r3, #0
 8009168:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800916e:	2300      	movs	r3, #0
 8009170:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	885b      	ldrh	r3, [r3, #2]
 8009176:	0a1b      	lsrs	r3, r3, #8
 8009178:	b29b      	uxth	r3, r3
 800917a:	3b01      	subs	r3, #1
 800917c:	2b06      	cmp	r3, #6
 800917e:	f200 8128 	bhi.w	80093d2 <USBD_GetDescriptor+0x276>
 8009182:	a201      	add	r2, pc, #4	; (adr r2, 8009188 <USBD_GetDescriptor+0x2c>)
 8009184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009188:	080091a5 	.word	0x080091a5
 800918c:	080091bd 	.word	0x080091bd
 8009190:	080091fd 	.word	0x080091fd
 8009194:	080093d3 	.word	0x080093d3
 8009198:	080093d3 	.word	0x080093d3
 800919c:	08009373 	.word	0x08009373
 80091a0:	0800939f 	.word	0x0800939f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	7c12      	ldrb	r2, [r2, #16]
 80091b0:	f107 0108 	add.w	r1, r7, #8
 80091b4:	4610      	mov	r0, r2
 80091b6:	4798      	blx	r3
 80091b8:	60f8      	str	r0, [r7, #12]
      break;
 80091ba:	e112      	b.n	80093e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	7c1b      	ldrb	r3, [r3, #16]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d10d      	bne.n	80091e0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091cc:	f107 0208 	add.w	r2, r7, #8
 80091d0:	4610      	mov	r0, r2
 80091d2:	4798      	blx	r3
 80091d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	3301      	adds	r3, #1
 80091da:	2202      	movs	r2, #2
 80091dc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80091de:	e100      	b.n	80093e2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091e8:	f107 0208 	add.w	r2, r7, #8
 80091ec:	4610      	mov	r0, r2
 80091ee:	4798      	blx	r3
 80091f0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	3301      	adds	r3, #1
 80091f6:	2202      	movs	r2, #2
 80091f8:	701a      	strb	r2, [r3, #0]
      break;
 80091fa:	e0f2      	b.n	80093e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	885b      	ldrh	r3, [r3, #2]
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b05      	cmp	r3, #5
 8009204:	f200 80ac 	bhi.w	8009360 <USBD_GetDescriptor+0x204>
 8009208:	a201      	add	r2, pc, #4	; (adr r2, 8009210 <USBD_GetDescriptor+0xb4>)
 800920a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920e:	bf00      	nop
 8009210:	08009229 	.word	0x08009229
 8009214:	0800925d 	.word	0x0800925d
 8009218:	08009291 	.word	0x08009291
 800921c:	080092c5 	.word	0x080092c5
 8009220:	080092f9 	.word	0x080092f9
 8009224:	0800932d 	.word	0x0800932d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	7c12      	ldrb	r2, [r2, #16]
 8009240:	f107 0108 	add.w	r1, r7, #8
 8009244:	4610      	mov	r0, r2
 8009246:	4798      	blx	r3
 8009248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800924a:	e091      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800924c:	6839      	ldr	r1, [r7, #0]
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 fa97 	bl	8009782 <USBD_CtlError>
            err++;
 8009254:	7afb      	ldrb	r3, [r7, #11]
 8009256:	3301      	adds	r3, #1
 8009258:	72fb      	strb	r3, [r7, #11]
          break;
 800925a:	e089      	b.n	8009370 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00b      	beq.n	8009280 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	7c12      	ldrb	r2, [r2, #16]
 8009274:	f107 0108 	add.w	r1, r7, #8
 8009278:	4610      	mov	r0, r2
 800927a:	4798      	blx	r3
 800927c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800927e:	e077      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fa7d 	bl	8009782 <USBD_CtlError>
            err++;
 8009288:	7afb      	ldrb	r3, [r7, #11]
 800928a:	3301      	adds	r3, #1
 800928c:	72fb      	strb	r3, [r7, #11]
          break;
 800928e:	e06f      	b.n	8009370 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00b      	beq.n	80092b4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	7c12      	ldrb	r2, [r2, #16]
 80092a8:	f107 0108 	add.w	r1, r7, #8
 80092ac:	4610      	mov	r0, r2
 80092ae:	4798      	blx	r3
 80092b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092b2:	e05d      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092b4:	6839      	ldr	r1, [r7, #0]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fa63 	bl	8009782 <USBD_CtlError>
            err++;
 80092bc:	7afb      	ldrb	r3, [r7, #11]
 80092be:	3301      	adds	r3, #1
 80092c0:	72fb      	strb	r3, [r7, #11]
          break;
 80092c2:	e055      	b.n	8009370 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d00b      	beq.n	80092e8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	7c12      	ldrb	r2, [r2, #16]
 80092dc:	f107 0108 	add.w	r1, r7, #8
 80092e0:	4610      	mov	r0, r2
 80092e2:	4798      	blx	r3
 80092e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092e6:	e043      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092e8:	6839      	ldr	r1, [r7, #0]
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 fa49 	bl	8009782 <USBD_CtlError>
            err++;
 80092f0:	7afb      	ldrb	r3, [r7, #11]
 80092f2:	3301      	adds	r3, #1
 80092f4:	72fb      	strb	r3, [r7, #11]
          break;
 80092f6:	e03b      	b.n	8009370 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80092fe:	695b      	ldr	r3, [r3, #20]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	7c12      	ldrb	r2, [r2, #16]
 8009310:	f107 0108 	add.w	r1, r7, #8
 8009314:	4610      	mov	r0, r2
 8009316:	4798      	blx	r3
 8009318:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800931a:	e029      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fa2f 	bl	8009782 <USBD_CtlError>
            err++;
 8009324:	7afb      	ldrb	r3, [r7, #11]
 8009326:	3301      	adds	r3, #1
 8009328:	72fb      	strb	r3, [r7, #11]
          break;
 800932a:	e021      	b.n	8009370 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d00b      	beq.n	8009350 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800933e:	699b      	ldr	r3, [r3, #24]
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	7c12      	ldrb	r2, [r2, #16]
 8009344:	f107 0108 	add.w	r1, r7, #8
 8009348:	4610      	mov	r0, r2
 800934a:	4798      	blx	r3
 800934c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800934e:	e00f      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009350:	6839      	ldr	r1, [r7, #0]
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fa15 	bl	8009782 <USBD_CtlError>
            err++;
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	3301      	adds	r3, #1
 800935c:	72fb      	strb	r3, [r7, #11]
          break;
 800935e:	e007      	b.n	8009370 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009360:	6839      	ldr	r1, [r7, #0]
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 fa0d 	bl	8009782 <USBD_CtlError>
          err++;
 8009368:	7afb      	ldrb	r3, [r7, #11]
 800936a:	3301      	adds	r3, #1
 800936c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800936e:	e038      	b.n	80093e2 <USBD_GetDescriptor+0x286>
 8009370:	e037      	b.n	80093e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	7c1b      	ldrb	r3, [r3, #16]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d109      	bne.n	800938e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009382:	f107 0208 	add.w	r2, r7, #8
 8009386:	4610      	mov	r0, r2
 8009388:	4798      	blx	r3
 800938a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800938c:	e029      	b.n	80093e2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f9f6 	bl	8009782 <USBD_CtlError>
        err++;
 8009396:	7afb      	ldrb	r3, [r7, #11]
 8009398:	3301      	adds	r3, #1
 800939a:	72fb      	strb	r3, [r7, #11]
      break;
 800939c:	e021      	b.n	80093e2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	7c1b      	ldrb	r3, [r3, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d10d      	bne.n	80093c2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ae:	f107 0208 	add.w	r2, r7, #8
 80093b2:	4610      	mov	r0, r2
 80093b4:	4798      	blx	r3
 80093b6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	3301      	adds	r3, #1
 80093bc:	2207      	movs	r2, #7
 80093be:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80093c0:	e00f      	b.n	80093e2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80093c2:	6839      	ldr	r1, [r7, #0]
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f9dc 	bl	8009782 <USBD_CtlError>
        err++;
 80093ca:	7afb      	ldrb	r3, [r7, #11]
 80093cc:	3301      	adds	r3, #1
 80093ce:	72fb      	strb	r3, [r7, #11]
      break;
 80093d0:	e007      	b.n	80093e2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80093d2:	6839      	ldr	r1, [r7, #0]
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f9d4 	bl	8009782 <USBD_CtlError>
      err++;
 80093da:	7afb      	ldrb	r3, [r7, #11]
 80093dc:	3301      	adds	r3, #1
 80093de:	72fb      	strb	r3, [r7, #11]
      break;
 80093e0:	bf00      	nop
  }

  if (err != 0U)
 80093e2:	7afb      	ldrb	r3, [r7, #11]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d11c      	bne.n	8009422 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80093e8:	893b      	ldrh	r3, [r7, #8]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d011      	beq.n	8009412 <USBD_GetDescriptor+0x2b6>
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	88db      	ldrh	r3, [r3, #6]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00d      	beq.n	8009412 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	88da      	ldrh	r2, [r3, #6]
 80093fa:	893b      	ldrh	r3, [r7, #8]
 80093fc:	4293      	cmp	r3, r2
 80093fe:	bf28      	it	cs
 8009400:	4613      	movcs	r3, r2
 8009402:	b29b      	uxth	r3, r3
 8009404:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009406:	893b      	ldrh	r3, [r7, #8]
 8009408:	461a      	mov	r2, r3
 800940a:	68f9      	ldr	r1, [r7, #12]
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 fa22 	bl	8009856 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	88db      	ldrh	r3, [r3, #6]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d104      	bne.n	8009424 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 fa79 	bl	8009912 <USBD_CtlSendStatus>
 8009420:	e000      	b.n	8009424 <USBD_GetDescriptor+0x2c8>
    return;
 8009422:	bf00      	nop
    }
  }
}
 8009424:	3710      	adds	r7, #16
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
 800942a:	bf00      	nop

0800942c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	889b      	ldrh	r3, [r3, #4]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d130      	bne.n	80094a0 <USBD_SetAddress+0x74>
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	88db      	ldrh	r3, [r3, #6]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d12c      	bne.n	80094a0 <USBD_SetAddress+0x74>
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	885b      	ldrh	r3, [r3, #2]
 800944a:	2b7f      	cmp	r3, #127	; 0x7f
 800944c:	d828      	bhi.n	80094a0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	885b      	ldrh	r3, [r3, #2]
 8009452:	b2db      	uxtb	r3, r3
 8009454:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009458:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009460:	2b03      	cmp	r3, #3
 8009462:	d104      	bne.n	800946e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f98b 	bl	8009782 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800946c:	e01d      	b.n	80094aa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	7bfa      	ldrb	r2, [r7, #15]
 8009472:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009476:	7bfb      	ldrb	r3, [r7, #15]
 8009478:	4619      	mov	r1, r3
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 fe48 	bl	800a110 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 fa46 	bl	8009912 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009486:	7bfb      	ldrb	r3, [r7, #15]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d004      	beq.n	8009496 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2202      	movs	r2, #2
 8009490:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009494:	e009      	b.n	80094aa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2201      	movs	r2, #1
 800949a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800949e:	e004      	b.n	80094aa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80094a0:	6839      	ldr	r1, [r7, #0]
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f96d 	bl	8009782 <USBD_CtlError>
  }
}
 80094a8:	bf00      	nop
 80094aa:	bf00      	nop
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
	...

080094b4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	885b      	ldrh	r3, [r3, #2]
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	4b41      	ldr	r3, [pc, #260]	; (80095cc <USBD_SetConfig+0x118>)
 80094c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80094c8:	4b40      	ldr	r3, [pc, #256]	; (80095cc <USBD_SetConfig+0x118>)
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d904      	bls.n	80094da <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80094d0:	6839      	ldr	r1, [r7, #0]
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f000 f955 	bl	8009782 <USBD_CtlError>
 80094d8:	e075      	b.n	80095c6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d002      	beq.n	80094ea <USBD_SetConfig+0x36>
 80094e4:	2b03      	cmp	r3, #3
 80094e6:	d023      	beq.n	8009530 <USBD_SetConfig+0x7c>
 80094e8:	e062      	b.n	80095b0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80094ea:	4b38      	ldr	r3, [pc, #224]	; (80095cc <USBD_SetConfig+0x118>)
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d01a      	beq.n	8009528 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80094f2:	4b36      	ldr	r3, [pc, #216]	; (80095cc <USBD_SetConfig+0x118>)
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	461a      	mov	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2203      	movs	r2, #3
 8009500:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009504:	4b31      	ldr	r3, [pc, #196]	; (80095cc <USBD_SetConfig+0x118>)
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	4619      	mov	r1, r3
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f7ff f9e7 	bl	80088de <USBD_SetClassConfig>
 8009510:	4603      	mov	r3, r0
 8009512:	2b02      	cmp	r3, #2
 8009514:	d104      	bne.n	8009520 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009516:	6839      	ldr	r1, [r7, #0]
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f000 f932 	bl	8009782 <USBD_CtlError>
            return;
 800951e:	e052      	b.n	80095c6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 f9f6 	bl	8009912 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009526:	e04e      	b.n	80095c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 f9f2 	bl	8009912 <USBD_CtlSendStatus>
        break;
 800952e:	e04a      	b.n	80095c6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009530:	4b26      	ldr	r3, [pc, #152]	; (80095cc <USBD_SetConfig+0x118>)
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d112      	bne.n	800955e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2202      	movs	r2, #2
 800953c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009540:	4b22      	ldr	r3, [pc, #136]	; (80095cc <USBD_SetConfig+0x118>)
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	461a      	mov	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800954a:	4b20      	ldr	r3, [pc, #128]	; (80095cc <USBD_SetConfig+0x118>)
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f7ff f9e3 	bl	800891c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f9db 	bl	8009912 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800955c:	e033      	b.n	80095c6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800955e:	4b1b      	ldr	r3, [pc, #108]	; (80095cc <USBD_SetConfig+0x118>)
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	461a      	mov	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	429a      	cmp	r2, r3
 800956a:	d01d      	beq.n	80095a8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	b2db      	uxtb	r3, r3
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff f9d1 	bl	800891c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800957a:	4b14      	ldr	r3, [pc, #80]	; (80095cc <USBD_SetConfig+0x118>)
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009584:	4b11      	ldr	r3, [pc, #68]	; (80095cc <USBD_SetConfig+0x118>)
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff f9a7 	bl	80088de <USBD_SetClassConfig>
 8009590:	4603      	mov	r3, r0
 8009592:	2b02      	cmp	r3, #2
 8009594:	d104      	bne.n	80095a0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009596:	6839      	ldr	r1, [r7, #0]
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f8f2 	bl	8009782 <USBD_CtlError>
            return;
 800959e:	e012      	b.n	80095c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f9b6 	bl	8009912 <USBD_CtlSendStatus>
        break;
 80095a6:	e00e      	b.n	80095c6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 f9b2 	bl	8009912 <USBD_CtlSendStatus>
        break;
 80095ae:	e00a      	b.n	80095c6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80095b0:	6839      	ldr	r1, [r7, #0]
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 f8e5 	bl	8009782 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80095b8:	4b04      	ldr	r3, [pc, #16]	; (80095cc <USBD_SetConfig+0x118>)
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	4619      	mov	r1, r3
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f7ff f9ac 	bl	800891c <USBD_ClrClassConfig>
        break;
 80095c4:	bf00      	nop
    }
  }
}
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	200001f0 	.word	0x200001f0

080095d0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	88db      	ldrh	r3, [r3, #6]
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d004      	beq.n	80095ec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80095e2:	6839      	ldr	r1, [r7, #0]
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 f8cc 	bl	8009782 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80095ea:	e022      	b.n	8009632 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	dc02      	bgt.n	80095fc <USBD_GetConfig+0x2c>
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	dc03      	bgt.n	8009602 <USBD_GetConfig+0x32>
 80095fa:	e015      	b.n	8009628 <USBD_GetConfig+0x58>
 80095fc:	2b03      	cmp	r3, #3
 80095fe:	d00b      	beq.n	8009618 <USBD_GetConfig+0x48>
 8009600:	e012      	b.n	8009628 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	3308      	adds	r3, #8
 800960c:	2201      	movs	r2, #1
 800960e:	4619      	mov	r1, r3
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f000 f920 	bl	8009856 <USBD_CtlSendData>
        break;
 8009616:	e00c      	b.n	8009632 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	3304      	adds	r3, #4
 800961c:	2201      	movs	r2, #1
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f918 	bl	8009856 <USBD_CtlSendData>
        break;
 8009626:	e004      	b.n	8009632 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009628:	6839      	ldr	r1, [r7, #0]
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 f8a9 	bl	8009782 <USBD_CtlError>
        break;
 8009630:	bf00      	nop
}
 8009632:	bf00      	nop
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b082      	sub	sp, #8
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800964a:	3b01      	subs	r3, #1
 800964c:	2b02      	cmp	r3, #2
 800964e:	d81e      	bhi.n	800968e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	88db      	ldrh	r3, [r3, #6]
 8009654:	2b02      	cmp	r3, #2
 8009656:	d004      	beq.n	8009662 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009658:	6839      	ldr	r1, [r7, #0]
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 f891 	bl	8009782 <USBD_CtlError>
        break;
 8009660:	e01a      	b.n	8009698 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2201      	movs	r2, #1
 8009666:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800966e:	2b00      	cmp	r3, #0
 8009670:	d005      	beq.n	800967e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68db      	ldr	r3, [r3, #12]
 8009676:	f043 0202 	orr.w	r2, r3, #2
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	330c      	adds	r3, #12
 8009682:	2202      	movs	r2, #2
 8009684:	4619      	mov	r1, r3
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 f8e5 	bl	8009856 <USBD_CtlSendData>
      break;
 800968c:	e004      	b.n	8009698 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800968e:	6839      	ldr	r1, [r7, #0]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 f876 	bl	8009782 <USBD_CtlError>
      break;
 8009696:	bf00      	nop
  }
}
 8009698:	bf00      	nop
 800969a:	3708      	adds	r7, #8
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	885b      	ldrh	r3, [r3, #2]
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d106      	bne.n	80096c0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f929 	bl	8009912 <USBD_CtlSendStatus>
  }
}
 80096c0:	bf00      	nop
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b082      	sub	sp, #8
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096d8:	3b01      	subs	r3, #1
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d80b      	bhi.n	80096f6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	885b      	ldrh	r3, [r3, #2]
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d10c      	bne.n	8009700 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 f90f 	bl	8009912 <USBD_CtlSendStatus>
      }
      break;
 80096f4:	e004      	b.n	8009700 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80096f6:	6839      	ldr	r1, [r7, #0]
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 f842 	bl	8009782 <USBD_CtlError>
      break;
 80096fe:	e000      	b.n	8009702 <USBD_ClrFeature+0x3a>
      break;
 8009700:	bf00      	nop
  }
}
 8009702:	bf00      	nop
 8009704:	3708      	adds	r7, #8
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800970a:	b480      	push	{r7}
 800970c:	b083      	sub	sp, #12
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	781a      	ldrb	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	785a      	ldrb	r2, [r3, #1]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	3302      	adds	r3, #2
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	b29a      	uxth	r2, r3
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	3303      	adds	r3, #3
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	b29b      	uxth	r3, r3
 8009734:	021b      	lsls	r3, r3, #8
 8009736:	b29b      	uxth	r3, r3
 8009738:	4413      	add	r3, r2
 800973a:	b29a      	uxth	r2, r3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	3304      	adds	r3, #4
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	b29a      	uxth	r2, r3
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	3305      	adds	r3, #5
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	b29b      	uxth	r3, r3
 8009750:	021b      	lsls	r3, r3, #8
 8009752:	b29b      	uxth	r3, r3
 8009754:	4413      	add	r3, r2
 8009756:	b29a      	uxth	r2, r3
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	3306      	adds	r3, #6
 8009760:	781b      	ldrb	r3, [r3, #0]
 8009762:	b29a      	uxth	r2, r3
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	3307      	adds	r3, #7
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	b29b      	uxth	r3, r3
 800976c:	021b      	lsls	r3, r3, #8
 800976e:	b29b      	uxth	r3, r3
 8009770:	4413      	add	r3, r2
 8009772:	b29a      	uxth	r2, r3
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	80da      	strh	r2, [r3, #6]

}
 8009778:	bf00      	nop
 800977a:	370c      	adds	r7, #12
 800977c:	46bd      	mov	sp, r7
 800977e:	bc80      	pop	{r7}
 8009780:	4770      	bx	lr

08009782 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b082      	sub	sp, #8
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800978c:	2180      	movs	r1, #128	; 0x80
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 fc54 	bl	800a03c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009794:	2100      	movs	r1, #0
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 fc50 	bl	800a03c <USBD_LL_StallEP>
}
 800979c:	bf00      	nop
 800979e:	3708      	adds	r7, #8
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}

080097a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	60f8      	str	r0, [r7, #12]
 80097ac:	60b9      	str	r1, [r7, #8]
 80097ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80097b0:	2300      	movs	r3, #0
 80097b2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d032      	beq.n	8009820 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80097ba:	68f8      	ldr	r0, [r7, #12]
 80097bc:	f000 f834 	bl	8009828 <USBD_GetLen>
 80097c0:	4603      	mov	r3, r0
 80097c2:	3301      	adds	r3, #1
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	005b      	lsls	r3, r3, #1
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80097ce:	7dfb      	ldrb	r3, [r7, #23]
 80097d0:	1c5a      	adds	r2, r3, #1
 80097d2:	75fa      	strb	r2, [r7, #23]
 80097d4:	461a      	mov	r2, r3
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	4413      	add	r3, r2
 80097da:	687a      	ldr	r2, [r7, #4]
 80097dc:	7812      	ldrb	r2, [r2, #0]
 80097de:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80097e0:	7dfb      	ldrb	r3, [r7, #23]
 80097e2:	1c5a      	adds	r2, r3, #1
 80097e4:	75fa      	strb	r2, [r7, #23]
 80097e6:	461a      	mov	r2, r3
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4413      	add	r3, r2
 80097ec:	2203      	movs	r2, #3
 80097ee:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80097f0:	e012      	b.n	8009818 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	1c5a      	adds	r2, r3, #1
 80097f6:	60fa      	str	r2, [r7, #12]
 80097f8:	7dfa      	ldrb	r2, [r7, #23]
 80097fa:	1c51      	adds	r1, r2, #1
 80097fc:	75f9      	strb	r1, [r7, #23]
 80097fe:	4611      	mov	r1, r2
 8009800:	68ba      	ldr	r2, [r7, #8]
 8009802:	440a      	add	r2, r1
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009808:	7dfb      	ldrb	r3, [r7, #23]
 800980a:	1c5a      	adds	r2, r3, #1
 800980c:	75fa      	strb	r2, [r7, #23]
 800980e:	461a      	mov	r2, r3
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	4413      	add	r3, r2
 8009814:	2200      	movs	r2, #0
 8009816:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1e8      	bne.n	80097f2 <USBD_GetString+0x4e>
    }
  }
}
 8009820:	bf00      	nop
 8009822:	3718      	adds	r7, #24
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009830:	2300      	movs	r3, #0
 8009832:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009834:	e005      	b.n	8009842 <USBD_GetLen+0x1a>
  {
    len++;
 8009836:	7bfb      	ldrb	r3, [r7, #15]
 8009838:	3301      	adds	r3, #1
 800983a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	3301      	adds	r3, #1
 8009840:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1f5      	bne.n	8009836 <USBD_GetLen+0xe>
  }

  return len;
 800984a:	7bfb      	ldrb	r3, [r7, #15]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3714      	adds	r7, #20
 8009850:	46bd      	mov	sp, r7
 8009852:	bc80      	pop	{r7}
 8009854:	4770      	bx	lr

08009856 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b084      	sub	sp, #16
 800985a:	af00      	add	r7, sp, #0
 800985c:	60f8      	str	r0, [r7, #12]
 800985e:	60b9      	str	r1, [r7, #8]
 8009860:	4613      	mov	r3, r2
 8009862:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2202      	movs	r2, #2
 8009868:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800986c:	88fa      	ldrh	r2, [r7, #6]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009872:	88fa      	ldrh	r2, [r7, #6]
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009878:	88fb      	ldrh	r3, [r7, #6]
 800987a:	68ba      	ldr	r2, [r7, #8]
 800987c:	2100      	movs	r1, #0
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f000 fc65 	bl	800a14e <USBD_LL_Transmit>

  return USBD_OK;
 8009884:	2300      	movs	r3, #0
}
 8009886:	4618      	mov	r0, r3
 8009888:	3710      	adds	r7, #16
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b084      	sub	sp, #16
 8009892:	af00      	add	r7, sp, #0
 8009894:	60f8      	str	r0, [r7, #12]
 8009896:	60b9      	str	r1, [r7, #8]
 8009898:	4613      	mov	r3, r2
 800989a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800989c:	88fb      	ldrh	r3, [r7, #6]
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	2100      	movs	r1, #0
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f000 fc53 	bl	800a14e <USBD_LL_Transmit>

  return USBD_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	60f8      	str	r0, [r7, #12]
 80098ba:	60b9      	str	r1, [r7, #8]
 80098bc:	4613      	mov	r3, r2
 80098be:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2203      	movs	r2, #3
 80098c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80098c8:	88fa      	ldrh	r2, [r7, #6]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80098d0:	88fa      	ldrh	r2, [r7, #6]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098d8:	88fb      	ldrh	r3, [r7, #6]
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	2100      	movs	r1, #0
 80098de:	68f8      	ldr	r0, [r7, #12]
 80098e0:	f000 fc58 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3710      	adds	r7, #16
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}

080098ee <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b084      	sub	sp, #16
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	60f8      	str	r0, [r7, #12]
 80098f6:	60b9      	str	r1, [r7, #8]
 80098f8:	4613      	mov	r3, r2
 80098fa:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098fc:	88fb      	ldrh	r3, [r7, #6]
 80098fe:	68ba      	ldr	r2, [r7, #8]
 8009900:	2100      	movs	r1, #0
 8009902:	68f8      	ldr	r0, [r7, #12]
 8009904:	f000 fc46 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3710      	adds	r7, #16
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}

08009912 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009912:	b580      	push	{r7, lr}
 8009914:	b082      	sub	sp, #8
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2204      	movs	r2, #4
 800991e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009922:	2300      	movs	r3, #0
 8009924:	2200      	movs	r2, #0
 8009926:	2100      	movs	r1, #0
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fc10 	bl	800a14e <USBD_LL_Transmit>

  return USBD_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3708      	adds	r7, #8
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2205      	movs	r2, #5
 8009944:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009948:	2300      	movs	r3, #0
 800994a:	2200      	movs	r2, #0
 800994c:	2100      	movs	r1, #0
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fc20 	bl	800a194 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
	...

08009960 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009964:	2200      	movs	r2, #0
 8009966:	4912      	ldr	r1, [pc, #72]	; (80099b0 <MX_USB_DEVICE_Init+0x50>)
 8009968:	4812      	ldr	r0, [pc, #72]	; (80099b4 <MX_USB_DEVICE_Init+0x54>)
 800996a:	f7fe ff5e 	bl	800882a <USBD_Init>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	d001      	beq.n	8009978 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009974:	f7f7 fdb2 	bl	80014dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009978:	490f      	ldr	r1, [pc, #60]	; (80099b8 <MX_USB_DEVICE_Init+0x58>)
 800997a:	480e      	ldr	r0, [pc, #56]	; (80099b4 <MX_USB_DEVICE_Init+0x54>)
 800997c:	f7fe ff80 	bl	8008880 <USBD_RegisterClass>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d001      	beq.n	800998a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009986:	f7f7 fda9 	bl	80014dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800998a:	490c      	ldr	r1, [pc, #48]	; (80099bc <MX_USB_DEVICE_Init+0x5c>)
 800998c:	4809      	ldr	r0, [pc, #36]	; (80099b4 <MX_USB_DEVICE_Init+0x54>)
 800998e:	f7fe feb1 	bl	80086f4 <USBD_CDC_RegisterInterface>
 8009992:	4603      	mov	r3, r0
 8009994:	2b00      	cmp	r3, #0
 8009996:	d001      	beq.n	800999c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009998:	f7f7 fda0 	bl	80014dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800999c:	4805      	ldr	r0, [pc, #20]	; (80099b4 <MX_USB_DEVICE_Init+0x54>)
 800999e:	f7fe ff88 	bl	80088b2 <USBD_Start>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d001      	beq.n	80099ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80099a8:	f7f7 fd98 	bl	80014dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80099ac:	bf00      	nop
 80099ae:	bd80      	pop	{r7, pc}
 80099b0:	2000014c 	.word	0x2000014c
 80099b4:	20000564 	.word	0x20000564
 80099b8:	20000038 	.word	0x20000038
 80099bc:	2000013c 	.word	0x2000013c

080099c0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80099c4:	2200      	movs	r2, #0
 80099c6:	4905      	ldr	r1, [pc, #20]	; (80099dc <CDC_Init_FS+0x1c>)
 80099c8:	4805      	ldr	r0, [pc, #20]	; (80099e0 <CDC_Init_FS+0x20>)
 80099ca:	f7fe fea9 	bl	8008720 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80099ce:	4905      	ldr	r1, [pc, #20]	; (80099e4 <CDC_Init_FS+0x24>)
 80099d0:	4803      	ldr	r0, [pc, #12]	; (80099e0 <CDC_Init_FS+0x20>)
 80099d2:	f7fe febe 	bl	8008752 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80099d6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80099d8:	4618      	mov	r0, r3
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	20000c10 	.word	0x20000c10
 80099e0:	20000564 	.word	0x20000564
 80099e4:	20000828 	.word	0x20000828

080099e8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80099e8:	b480      	push	{r7}
 80099ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80099ec:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bc80      	pop	{r7}
 80099f4:	4770      	bx	lr
	...

080099f8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b083      	sub	sp, #12
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	6039      	str	r1, [r7, #0]
 8009a02:	71fb      	strb	r3, [r7, #7]
 8009a04:	4613      	mov	r3, r2
 8009a06:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009a08:	79fb      	ldrb	r3, [r7, #7]
 8009a0a:	2b23      	cmp	r3, #35	; 0x23
 8009a0c:	d84a      	bhi.n	8009aa4 <CDC_Control_FS+0xac>
 8009a0e:	a201      	add	r2, pc, #4	; (adr r2, 8009a14 <CDC_Control_FS+0x1c>)
 8009a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a14:	08009aa5 	.word	0x08009aa5
 8009a18:	08009aa5 	.word	0x08009aa5
 8009a1c:	08009aa5 	.word	0x08009aa5
 8009a20:	08009aa5 	.word	0x08009aa5
 8009a24:	08009aa5 	.word	0x08009aa5
 8009a28:	08009aa5 	.word	0x08009aa5
 8009a2c:	08009aa5 	.word	0x08009aa5
 8009a30:	08009aa5 	.word	0x08009aa5
 8009a34:	08009aa5 	.word	0x08009aa5
 8009a38:	08009aa5 	.word	0x08009aa5
 8009a3c:	08009aa5 	.word	0x08009aa5
 8009a40:	08009aa5 	.word	0x08009aa5
 8009a44:	08009aa5 	.word	0x08009aa5
 8009a48:	08009aa5 	.word	0x08009aa5
 8009a4c:	08009aa5 	.word	0x08009aa5
 8009a50:	08009aa5 	.word	0x08009aa5
 8009a54:	08009aa5 	.word	0x08009aa5
 8009a58:	08009aa5 	.word	0x08009aa5
 8009a5c:	08009aa5 	.word	0x08009aa5
 8009a60:	08009aa5 	.word	0x08009aa5
 8009a64:	08009aa5 	.word	0x08009aa5
 8009a68:	08009aa5 	.word	0x08009aa5
 8009a6c:	08009aa5 	.word	0x08009aa5
 8009a70:	08009aa5 	.word	0x08009aa5
 8009a74:	08009aa5 	.word	0x08009aa5
 8009a78:	08009aa5 	.word	0x08009aa5
 8009a7c:	08009aa5 	.word	0x08009aa5
 8009a80:	08009aa5 	.word	0x08009aa5
 8009a84:	08009aa5 	.word	0x08009aa5
 8009a88:	08009aa5 	.word	0x08009aa5
 8009a8c:	08009aa5 	.word	0x08009aa5
 8009a90:	08009aa5 	.word	0x08009aa5
 8009a94:	08009aa5 	.word	0x08009aa5
 8009a98:	08009aa5 	.word	0x08009aa5
 8009a9c:	08009aa5 	.word	0x08009aa5
 8009aa0:	08009aa5 	.word	0x08009aa5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009aa4:	bf00      	nop
  }

  return (USBD_OK);
 8009aa6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bc80      	pop	{r7}
 8009ab0:	4770      	bx	lr
 8009ab2:	bf00      	nop

08009ab4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b082      	sub	sp, #8
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009abe:	6879      	ldr	r1, [r7, #4]
 8009ac0:	4805      	ldr	r0, [pc, #20]	; (8009ad8 <CDC_Receive_FS+0x24>)
 8009ac2:	f7fe fe46 	bl	8008752 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009ac6:	4804      	ldr	r0, [pc, #16]	; (8009ad8 <CDC_Receive_FS+0x24>)
 8009ac8:	f7fe fe85 	bl	80087d6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009acc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	20000564 	.word	0x20000564

08009adc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009aec:	4b0d      	ldr	r3, [pc, #52]	; (8009b24 <CDC_Transmit_FS+0x48>)
 8009aee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009af2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d001      	beq.n	8009b02 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e00b      	b.n	8009b1a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009b02:	887b      	ldrh	r3, [r7, #2]
 8009b04:	461a      	mov	r2, r3
 8009b06:	6879      	ldr	r1, [r7, #4]
 8009b08:	4806      	ldr	r0, [pc, #24]	; (8009b24 <CDC_Transmit_FS+0x48>)
 8009b0a:	f7fe fe09 	bl	8008720 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009b0e:	4805      	ldr	r0, [pc, #20]	; (8009b24 <CDC_Transmit_FS+0x48>)
 8009b10:	f7fe fe32 	bl	8008778 <USBD_CDC_TransmitPacket>
 8009b14:	4603      	mov	r3, r0
 8009b16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3710      	adds	r7, #16
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}
 8009b22:	bf00      	nop
 8009b24:	20000564 	.word	0x20000564

08009b28 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	4603      	mov	r3, r0
 8009b30:	6039      	str	r1, [r7, #0]
 8009b32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	2212      	movs	r2, #18
 8009b38:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b3a:	4b03      	ldr	r3, [pc, #12]	; (8009b48 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bc80      	pop	{r7}
 8009b44:	4770      	bx	lr
 8009b46:	bf00      	nop
 8009b48:	20000168 	.word	0x20000168

08009b4c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	4603      	mov	r3, r0
 8009b54:	6039      	str	r1, [r7, #0]
 8009b56:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	2204      	movs	r2, #4
 8009b5c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b5e:	4b03      	ldr	r3, [pc, #12]	; (8009b6c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bc80      	pop	{r7}
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	2000017c 	.word	0x2000017c

08009b70 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	4603      	mov	r3, r0
 8009b78:	6039      	str	r1, [r7, #0]
 8009b7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b7c:	79fb      	ldrb	r3, [r7, #7]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d105      	bne.n	8009b8e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b82:	683a      	ldr	r2, [r7, #0]
 8009b84:	4907      	ldr	r1, [pc, #28]	; (8009ba4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b86:	4808      	ldr	r0, [pc, #32]	; (8009ba8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009b88:	f7ff fe0c 	bl	80097a4 <USBD_GetString>
 8009b8c:	e004      	b.n	8009b98 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b8e:	683a      	ldr	r2, [r7, #0]
 8009b90:	4904      	ldr	r1, [pc, #16]	; (8009ba4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b92:	4805      	ldr	r0, [pc, #20]	; (8009ba8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009b94:	f7ff fe06 	bl	80097a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b98:	4b02      	ldr	r3, [pc, #8]	; (8009ba4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	20000ff8 	.word	0x20000ff8
 8009ba8:	0800a400 	.word	0x0800a400

08009bac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b082      	sub	sp, #8
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	6039      	str	r1, [r7, #0]
 8009bb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009bb8:	683a      	ldr	r2, [r7, #0]
 8009bba:	4904      	ldr	r1, [pc, #16]	; (8009bcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009bbc:	4804      	ldr	r0, [pc, #16]	; (8009bd0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009bbe:	f7ff fdf1 	bl	80097a4 <USBD_GetString>
  return USBD_StrDesc;
 8009bc2:	4b02      	ldr	r3, [pc, #8]	; (8009bcc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3708      	adds	r7, #8
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	20000ff8 	.word	0x20000ff8
 8009bd0:	0800a418 	.word	0x0800a418

08009bd4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	4603      	mov	r3, r0
 8009bdc:	6039      	str	r1, [r7, #0]
 8009bde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	221a      	movs	r2, #26
 8009be4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009be6:	f000 f843 	bl	8009c70 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009bea:	4b02      	ldr	r3, [pc, #8]	; (8009bf4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3708      	adds	r7, #8
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}
 8009bf4:	20000180 	.word	0x20000180

08009bf8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	4603      	mov	r3, r0
 8009c00:	6039      	str	r1, [r7, #0]
 8009c02:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009c04:	79fb      	ldrb	r3, [r7, #7]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d105      	bne.n	8009c16 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c0a:	683a      	ldr	r2, [r7, #0]
 8009c0c:	4907      	ldr	r1, [pc, #28]	; (8009c2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c0e:	4808      	ldr	r0, [pc, #32]	; (8009c30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c10:	f7ff fdc8 	bl	80097a4 <USBD_GetString>
 8009c14:	e004      	b.n	8009c20 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c16:	683a      	ldr	r2, [r7, #0]
 8009c18:	4904      	ldr	r1, [pc, #16]	; (8009c2c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c1a:	4805      	ldr	r0, [pc, #20]	; (8009c30 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c1c:	f7ff fdc2 	bl	80097a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c20:	4b02      	ldr	r3, [pc, #8]	; (8009c2c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3708      	adds	r7, #8
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	20000ff8 	.word	0x20000ff8
 8009c30:	0800a42c 	.word	0x0800a42c

08009c34 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	6039      	str	r1, [r7, #0]
 8009c3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c40:	79fb      	ldrb	r3, [r7, #7]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d105      	bne.n	8009c52 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c46:	683a      	ldr	r2, [r7, #0]
 8009c48:	4907      	ldr	r1, [pc, #28]	; (8009c68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c4a:	4808      	ldr	r0, [pc, #32]	; (8009c6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c4c:	f7ff fdaa 	bl	80097a4 <USBD_GetString>
 8009c50:	e004      	b.n	8009c5c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c52:	683a      	ldr	r2, [r7, #0]
 8009c54:	4904      	ldr	r1, [pc, #16]	; (8009c68 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c56:	4805      	ldr	r0, [pc, #20]	; (8009c6c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c58:	f7ff fda4 	bl	80097a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c5c:	4b02      	ldr	r3, [pc, #8]	; (8009c68 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3708      	adds	r7, #8
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	20000ff8 	.word	0x20000ff8
 8009c6c:	0800a438 	.word	0x0800a438

08009c70 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c76:	4b0f      	ldr	r3, [pc, #60]	; (8009cb4 <Get_SerialNum+0x44>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c7c:	4b0e      	ldr	r3, [pc, #56]	; (8009cb8 <Get_SerialNum+0x48>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c82:	4b0e      	ldr	r3, [pc, #56]	; (8009cbc <Get_SerialNum+0x4c>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	4413      	add	r3, r2
 8009c8e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d009      	beq.n	8009caa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c96:	2208      	movs	r2, #8
 8009c98:	4909      	ldr	r1, [pc, #36]	; (8009cc0 <Get_SerialNum+0x50>)
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	f000 f814 	bl	8009cc8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009ca0:	2204      	movs	r2, #4
 8009ca2:	4908      	ldr	r1, [pc, #32]	; (8009cc4 <Get_SerialNum+0x54>)
 8009ca4:	68b8      	ldr	r0, [r7, #8]
 8009ca6:	f000 f80f 	bl	8009cc8 <IntToUnicode>
  }
}
 8009caa:	bf00      	nop
 8009cac:	3710      	adds	r7, #16
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
 8009cb2:	bf00      	nop
 8009cb4:	1ffff7e8 	.word	0x1ffff7e8
 8009cb8:	1ffff7ec 	.word	0x1ffff7ec
 8009cbc:	1ffff7f0 	.word	0x1ffff7f0
 8009cc0:	20000182 	.word	0x20000182
 8009cc4:	20000192 	.word	0x20000192

08009cc8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b087      	sub	sp, #28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	60b9      	str	r1, [r7, #8]
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cda:	2300      	movs	r3, #0
 8009cdc:	75fb      	strb	r3, [r7, #23]
 8009cde:	e027      	b.n	8009d30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	0f1b      	lsrs	r3, r3, #28
 8009ce4:	2b09      	cmp	r3, #9
 8009ce6:	d80b      	bhi.n	8009d00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	0f1b      	lsrs	r3, r3, #28
 8009cec:	b2da      	uxtb	r2, r3
 8009cee:	7dfb      	ldrb	r3, [r7, #23]
 8009cf0:	005b      	lsls	r3, r3, #1
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	440b      	add	r3, r1
 8009cf8:	3230      	adds	r2, #48	; 0x30
 8009cfa:	b2d2      	uxtb	r2, r2
 8009cfc:	701a      	strb	r2, [r3, #0]
 8009cfe:	e00a      	b.n	8009d16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	0f1b      	lsrs	r3, r3, #28
 8009d04:	b2da      	uxtb	r2, r3
 8009d06:	7dfb      	ldrb	r3, [r7, #23]
 8009d08:	005b      	lsls	r3, r3, #1
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	440b      	add	r3, r1
 8009d10:	3237      	adds	r2, #55	; 0x37
 8009d12:	b2d2      	uxtb	r2, r2
 8009d14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	011b      	lsls	r3, r3, #4
 8009d1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009d1c:	7dfb      	ldrb	r3, [r7, #23]
 8009d1e:	005b      	lsls	r3, r3, #1
 8009d20:	3301      	adds	r3, #1
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	4413      	add	r3, r2
 8009d26:	2200      	movs	r2, #0
 8009d28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d2a:	7dfb      	ldrb	r3, [r7, #23]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	75fb      	strb	r3, [r7, #23]
 8009d30:	7dfa      	ldrb	r2, [r7, #23]
 8009d32:	79fb      	ldrb	r3, [r7, #7]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d3d3      	bcc.n	8009ce0 <IntToUnicode+0x18>
  }
}
 8009d38:	bf00      	nop
 8009d3a:	bf00      	nop
 8009d3c:	371c      	adds	r7, #28
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bc80      	pop	{r7}
 8009d42:	4770      	bx	lr

08009d44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a0d      	ldr	r2, [pc, #52]	; (8009d88 <HAL_PCD_MspInit+0x44>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d113      	bne.n	8009d7e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009d56:	4b0d      	ldr	r3, [pc, #52]	; (8009d8c <HAL_PCD_MspInit+0x48>)
 8009d58:	69db      	ldr	r3, [r3, #28]
 8009d5a:	4a0c      	ldr	r2, [pc, #48]	; (8009d8c <HAL_PCD_MspInit+0x48>)
 8009d5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009d60:	61d3      	str	r3, [r2, #28]
 8009d62:	4b0a      	ldr	r3, [pc, #40]	; (8009d8c <HAL_PCD_MspInit+0x48>)
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d6a:	60fb      	str	r3, [r7, #12]
 8009d6c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009d6e:	2200      	movs	r2, #0
 8009d70:	2100      	movs	r1, #0
 8009d72:	2014      	movs	r0, #20
 8009d74:	f7f7 feb3 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009d78:	2014      	movs	r0, #20
 8009d7a:	f7f7 fecc 	bl	8001b16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009d7e:	bf00      	nop
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
 8009d86:	bf00      	nop
 8009d88:	40005c00 	.word	0x40005c00
 8009d8c:	40021000 	.word	0x40021000

08009d90 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009da4:	4619      	mov	r1, r3
 8009da6:	4610      	mov	r0, r2
 8009da8:	f7fe fdcb 	bl	8008942 <USBD_LL_SetupStage>
}
 8009dac:	bf00      	nop
 8009dae:	3708      	adds	r7, #8
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b082      	sub	sp, #8
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009dc6:	78fa      	ldrb	r2, [r7, #3]
 8009dc8:	6879      	ldr	r1, [r7, #4]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	4413      	add	r3, r2
 8009dd0:	00db      	lsls	r3, r3, #3
 8009dd2:	440b      	add	r3, r1
 8009dd4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	78fb      	ldrb	r3, [r7, #3]
 8009ddc:	4619      	mov	r1, r3
 8009dde:	f7fe fdfd 	bl	80089dc <USBD_LL_DataOutStage>
}
 8009de2:	bf00      	nop
 8009de4:	3708      	adds	r7, #8
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b082      	sub	sp, #8
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
 8009df2:	460b      	mov	r3, r1
 8009df4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8009dfc:	78fa      	ldrb	r2, [r7, #3]
 8009dfe:	6879      	ldr	r1, [r7, #4]
 8009e00:	4613      	mov	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4413      	add	r3, r2
 8009e06:	00db      	lsls	r3, r3, #3
 8009e08:	440b      	add	r3, r1
 8009e0a:	333c      	adds	r3, #60	; 0x3c
 8009e0c:	681a      	ldr	r2, [r3, #0]
 8009e0e:	78fb      	ldrb	r3, [r7, #3]
 8009e10:	4619      	mov	r1, r3
 8009e12:	f7fe fe54 	bl	8008abe <USBD_LL_DataInStage>
}
 8009e16:	bf00      	nop
 8009e18:	3708      	adds	r7, #8
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b082      	sub	sp, #8
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fe ff64 	bl	8008cfa <USBD_LL_SOF>
}
 8009e32:	bf00      	nop
 8009e34:	3708      	adds	r7, #8
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e42:	2301      	movs	r3, #1
 8009e44:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d001      	beq.n	8009e52 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009e4e:	f7f7 fb45 	bl	80014dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e58:	7bfa      	ldrb	r2, [r7, #15]
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7fe ff14 	bl	8008c8a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7fe fecd 	bl	8008c08 <USBD_LL_Reset>
}
 8009e6e:	bf00      	nop
 8009e70:	3710      	adds	r7, #16
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
	...

08009e78 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b082      	sub	sp, #8
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009e86:	4618      	mov	r0, r3
 8009e88:	f7fe ff0e 	bl	8008ca8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	699b      	ldr	r3, [r3, #24]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d005      	beq.n	8009ea0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009e94:	4b04      	ldr	r3, [pc, #16]	; (8009ea8 <HAL_PCD_SuspendCallback+0x30>)
 8009e96:	691b      	ldr	r3, [r3, #16]
 8009e98:	4a03      	ldr	r2, [pc, #12]	; (8009ea8 <HAL_PCD_SuspendCallback+0x30>)
 8009e9a:	f043 0306 	orr.w	r3, r3, #6
 8009e9e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009ea0:	bf00      	nop
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	e000ed00 	.word	0xe000ed00

08009eac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7fe ff08 	bl	8008cd0 <USBD_LL_Resume>
}
 8009ec0:	bf00      	nop
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009ed0:	4a28      	ldr	r2, [pc, #160]	; (8009f74 <USBD_LL_Init+0xac>)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4a26      	ldr	r2, [pc, #152]	; (8009f74 <USBD_LL_Init+0xac>)
 8009edc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009ee0:	4b24      	ldr	r3, [pc, #144]	; (8009f74 <USBD_LL_Init+0xac>)
 8009ee2:	4a25      	ldr	r2, [pc, #148]	; (8009f78 <USBD_LL_Init+0xb0>)
 8009ee4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009ee6:	4b23      	ldr	r3, [pc, #140]	; (8009f74 <USBD_LL_Init+0xac>)
 8009ee8:	2208      	movs	r2, #8
 8009eea:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009eec:	4b21      	ldr	r3, [pc, #132]	; (8009f74 <USBD_LL_Init+0xac>)
 8009eee:	2202      	movs	r2, #2
 8009ef0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009ef2:	4b20      	ldr	r3, [pc, #128]	; (8009f74 <USBD_LL_Init+0xac>)
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009ef8:	4b1e      	ldr	r3, [pc, #120]	; (8009f74 <USBD_LL_Init+0xac>)
 8009efa:	2200      	movs	r2, #0
 8009efc:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009efe:	4b1d      	ldr	r3, [pc, #116]	; (8009f74 <USBD_LL_Init+0xac>)
 8009f00:	2200      	movs	r2, #0
 8009f02:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009f04:	481b      	ldr	r0, [pc, #108]	; (8009f74 <USBD_LL_Init+0xac>)
 8009f06:	f7f7 ffed 	bl	8001ee4 <HAL_PCD_Init>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d001      	beq.n	8009f14 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009f10:	f7f7 fae4 	bl	80014dc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f1a:	2318      	movs	r3, #24
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	2100      	movs	r1, #0
 8009f20:	f7f9 fc63 	bl	80037ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f2a:	2358      	movs	r3, #88	; 0x58
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2180      	movs	r1, #128	; 0x80
 8009f30:	f7f9 fc5b 	bl	80037ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f3a:	23c0      	movs	r3, #192	; 0xc0
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	2181      	movs	r1, #129	; 0x81
 8009f40:	f7f9 fc53 	bl	80037ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f4a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8009f4e:	2200      	movs	r2, #0
 8009f50:	2101      	movs	r1, #1
 8009f52:	f7f9 fc4a 	bl	80037ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009f5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f60:	2200      	movs	r2, #0
 8009f62:	2182      	movs	r1, #130	; 0x82
 8009f64:	f7f9 fc41 	bl	80037ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3708      	adds	r7, #8
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	200011f8 	.word	0x200011f8
 8009f78:	40005c00 	.word	0x40005c00

08009f7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f84:	2300      	movs	r3, #0
 8009f86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7f8 f8b1 	bl	80020fa <HAL_PCD_Start>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f9c:	7bfb      	ldrb	r3, [r7, #15]
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f000 f94e 	bl	800a240 <USBD_Get_USB_Status>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fa8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3710      	adds	r7, #16
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bd80      	pop	{r7, pc}

08009fb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009fb2:	b580      	push	{r7, lr}
 8009fb4:	b084      	sub	sp, #16
 8009fb6:	af00      	add	r7, sp, #0
 8009fb8:	6078      	str	r0, [r7, #4]
 8009fba:	4608      	mov	r0, r1
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	70fb      	strb	r3, [r7, #3]
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	70bb      	strb	r3, [r7, #2]
 8009fc8:	4613      	mov	r3, r2
 8009fca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009fda:	78bb      	ldrb	r3, [r7, #2]
 8009fdc:	883a      	ldrh	r2, [r7, #0]
 8009fde:	78f9      	ldrb	r1, [r7, #3]
 8009fe0:	f7f8 fa2b 	bl	800243a <HAL_PCD_EP_Open>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fe8:	7bfb      	ldrb	r3, [r7, #15]
 8009fea:	4618      	mov	r0, r3
 8009fec:	f000 f928 	bl	800a240 <USBD_Get_USB_Status>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ff4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3710      	adds	r7, #16
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}

08009ffe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b084      	sub	sp, #16
 800a002:	af00      	add	r7, sp, #0
 800a004:	6078      	str	r0, [r7, #4]
 800a006:	460b      	mov	r3, r1
 800a008:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a00a:	2300      	movs	r3, #0
 800a00c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a00e:	2300      	movs	r3, #0
 800a010:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a018:	78fa      	ldrb	r2, [r7, #3]
 800a01a:	4611      	mov	r1, r2
 800a01c:	4618      	mov	r0, r3
 800a01e:	f7f8 fa72 	bl	8002506 <HAL_PCD_EP_Close>
 800a022:	4603      	mov	r3, r0
 800a024:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a026:	7bfb      	ldrb	r3, [r7, #15]
 800a028:	4618      	mov	r0, r3
 800a02a:	f000 f909 	bl	800a240 <USBD_Get_USB_Status>
 800a02e:	4603      	mov	r3, r0
 800a030:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a032:	7bbb      	ldrb	r3, [r7, #14]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3710      	adds	r7, #16
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	460b      	mov	r3, r1
 800a046:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a048:	2300      	movs	r3, #0
 800a04a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a04c:	2300      	movs	r3, #0
 800a04e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a056:	78fa      	ldrb	r2, [r7, #3]
 800a058:	4611      	mov	r1, r2
 800a05a:	4618      	mov	r0, r3
 800a05c:	f7f8 fb32 	bl	80026c4 <HAL_PCD_EP_SetStall>
 800a060:	4603      	mov	r3, r0
 800a062:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a064:	7bfb      	ldrb	r3, [r7, #15]
 800a066:	4618      	mov	r0, r3
 800a068:	f000 f8ea 	bl	800a240 <USBD_Get_USB_Status>
 800a06c:	4603      	mov	r3, r0
 800a06e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a070:	7bbb      	ldrb	r3, [r7, #14]
}
 800a072:	4618      	mov	r0, r3
 800a074:	3710      	adds	r7, #16
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b084      	sub	sp, #16
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	460b      	mov	r3, r1
 800a084:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a086:	2300      	movs	r3, #0
 800a088:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a08a:	2300      	movs	r3, #0
 800a08c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a094:	78fa      	ldrb	r2, [r7, #3]
 800a096:	4611      	mov	r1, r2
 800a098:	4618      	mov	r0, r3
 800a09a:	f7f8 fb73 	bl	8002784 <HAL_PCD_EP_ClrStall>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0a2:	7bfb      	ldrb	r3, [r7, #15]
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f000 f8cb 	bl	800a240 <USBD_Get_USB_Status>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3710      	adds	r7, #16
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}

0800a0b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a0ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a0cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	da0c      	bge.n	800a0ee <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a0d4:	78fb      	ldrb	r3, [r7, #3]
 800a0d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0da:	68f9      	ldr	r1, [r7, #12]
 800a0dc:	1c5a      	adds	r2, r3, #1
 800a0de:	4613      	mov	r3, r2
 800a0e0:	009b      	lsls	r3, r3, #2
 800a0e2:	4413      	add	r3, r2
 800a0e4:	00db      	lsls	r3, r3, #3
 800a0e6:	440b      	add	r3, r1
 800a0e8:	3302      	adds	r3, #2
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	e00b      	b.n	800a106 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a0ee:	78fb      	ldrb	r3, [r7, #3]
 800a0f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a0f4:	68f9      	ldr	r1, [r7, #12]
 800a0f6:	4613      	mov	r3, r2
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	4413      	add	r3, r2
 800a0fc:	00db      	lsls	r3, r3, #3
 800a0fe:	440b      	add	r3, r1
 800a100:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800a104:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a106:	4618      	mov	r0, r3
 800a108:	3714      	adds	r7, #20
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bc80      	pop	{r7}
 800a10e:	4770      	bx	lr

0800a110 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	460b      	mov	r3, r1
 800a11a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a11c:	2300      	movs	r3, #0
 800a11e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a120:	2300      	movs	r3, #0
 800a122:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a12a:	78fa      	ldrb	r2, [r7, #3]
 800a12c:	4611      	mov	r1, r2
 800a12e:	4618      	mov	r0, r3
 800a130:	f7f8 f95e 	bl	80023f0 <HAL_PCD_SetAddress>
 800a134:	4603      	mov	r3, r0
 800a136:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a138:	7bfb      	ldrb	r3, [r7, #15]
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 f880 	bl	800a240 <USBD_Get_USB_Status>
 800a140:	4603      	mov	r3, r0
 800a142:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a144:	7bbb      	ldrb	r3, [r7, #14]
}
 800a146:	4618      	mov	r0, r3
 800a148:	3710      	adds	r7, #16
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b086      	sub	sp, #24
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
 800a156:	607a      	str	r2, [r7, #4]
 800a158:	461a      	mov	r2, r3
 800a15a:	460b      	mov	r3, r1
 800a15c:	72fb      	strb	r3, [r7, #11]
 800a15e:	4613      	mov	r3, r2
 800a160:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a170:	893b      	ldrh	r3, [r7, #8]
 800a172:	7af9      	ldrb	r1, [r7, #11]
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	f7f8 fa62 	bl	800263e <HAL_PCD_EP_Transmit>
 800a17a:	4603      	mov	r3, r0
 800a17c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a17e:	7dfb      	ldrb	r3, [r7, #23]
 800a180:	4618      	mov	r0, r3
 800a182:	f000 f85d 	bl	800a240 <USBD_Get_USB_Status>
 800a186:	4603      	mov	r3, r0
 800a188:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a18a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	607a      	str	r2, [r7, #4]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	72fb      	strb	r3, [r7, #11]
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a1b6:	893b      	ldrh	r3, [r7, #8]
 800a1b8:	7af9      	ldrb	r1, [r7, #11]
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	f7f8 f9eb 	bl	8002596 <HAL_PCD_EP_Receive>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1c4:	7dfb      	ldrb	r3, [r7, #23]
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f000 f83a 	bl	800a240 <USBD_Get_USB_Status>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a1d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3718      	adds	r7, #24
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}

0800a1da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1da:	b580      	push	{r7, lr}
 800a1dc:	b082      	sub	sp, #8
 800a1de:	af00      	add	r7, sp, #0
 800a1e0:	6078      	str	r0, [r7, #4]
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1ec:	78fa      	ldrb	r2, [r7, #3]
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7f8 fa0d 	bl	8002610 <HAL_PCD_EP_GetRxCount>
 800a1f6:	4603      	mov	r3, r0
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3708      	adds	r7, #8
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a208:	4b02      	ldr	r3, [pc, #8]	; (800a214 <USBD_static_malloc+0x14>)
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	bc80      	pop	{r7}
 800a212:	4770      	bx	lr
 800a214:	200001f4 	.word	0x200001f4

0800a218 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a218:	b480      	push	{r7}
 800a21a:	b083      	sub	sp, #12
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]

}
 800a220:	bf00      	nop
 800a222:	370c      	adds	r7, #12
 800a224:	46bd      	mov	sp, r7
 800a226:	bc80      	pop	{r7}
 800a228:	4770      	bx	lr

0800a22a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a22a:	b480      	push	{r7}
 800a22c:	b083      	sub	sp, #12
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	460b      	mov	r3, r1
 800a234:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a236:	bf00      	nop
 800a238:	370c      	adds	r7, #12
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bc80      	pop	{r7}
 800a23e:	4770      	bx	lr

0800a240 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	4603      	mov	r3, r0
 800a248:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a24e:	79fb      	ldrb	r3, [r7, #7]
 800a250:	2b03      	cmp	r3, #3
 800a252:	d817      	bhi.n	800a284 <USBD_Get_USB_Status+0x44>
 800a254:	a201      	add	r2, pc, #4	; (adr r2, 800a25c <USBD_Get_USB_Status+0x1c>)
 800a256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a25a:	bf00      	nop
 800a25c:	0800a26d 	.word	0x0800a26d
 800a260:	0800a273 	.word	0x0800a273
 800a264:	0800a279 	.word	0x0800a279
 800a268:	0800a27f 	.word	0x0800a27f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a26c:	2300      	movs	r3, #0
 800a26e:	73fb      	strb	r3, [r7, #15]
    break;
 800a270:	e00b      	b.n	800a28a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a272:	2302      	movs	r3, #2
 800a274:	73fb      	strb	r3, [r7, #15]
    break;
 800a276:	e008      	b.n	800a28a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a278:	2301      	movs	r3, #1
 800a27a:	73fb      	strb	r3, [r7, #15]
    break;
 800a27c:	e005      	b.n	800a28a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a27e:	2302      	movs	r3, #2
 800a280:	73fb      	strb	r3, [r7, #15]
    break;
 800a282:	e002      	b.n	800a28a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a284:	2302      	movs	r3, #2
 800a286:	73fb      	strb	r3, [r7, #15]
    break;
 800a288:	bf00      	nop
  }
  return usb_status;
 800a28a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3714      	adds	r7, #20
 800a290:	46bd      	mov	sp, r7
 800a292:	bc80      	pop	{r7}
 800a294:	4770      	bx	lr
 800a296:	bf00      	nop

0800a298 <__libc_init_array>:
 800a298:	b570      	push	{r4, r5, r6, lr}
 800a29a:	2600      	movs	r6, #0
 800a29c:	4d0c      	ldr	r5, [pc, #48]	; (800a2d0 <__libc_init_array+0x38>)
 800a29e:	4c0d      	ldr	r4, [pc, #52]	; (800a2d4 <__libc_init_array+0x3c>)
 800a2a0:	1b64      	subs	r4, r4, r5
 800a2a2:	10a4      	asrs	r4, r4, #2
 800a2a4:	42a6      	cmp	r6, r4
 800a2a6:	d109      	bne.n	800a2bc <__libc_init_array+0x24>
 800a2a8:	f000 f822 	bl	800a2f0 <_init>
 800a2ac:	2600      	movs	r6, #0
 800a2ae:	4d0a      	ldr	r5, [pc, #40]	; (800a2d8 <__libc_init_array+0x40>)
 800a2b0:	4c0a      	ldr	r4, [pc, #40]	; (800a2dc <__libc_init_array+0x44>)
 800a2b2:	1b64      	subs	r4, r4, r5
 800a2b4:	10a4      	asrs	r4, r4, #2
 800a2b6:	42a6      	cmp	r6, r4
 800a2b8:	d105      	bne.n	800a2c6 <__libc_init_array+0x2e>
 800a2ba:	bd70      	pop	{r4, r5, r6, pc}
 800a2bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2c0:	4798      	blx	r3
 800a2c2:	3601      	adds	r6, #1
 800a2c4:	e7ee      	b.n	800a2a4 <__libc_init_array+0xc>
 800a2c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2ca:	4798      	blx	r3
 800a2cc:	3601      	adds	r6, #1
 800a2ce:	e7f2      	b.n	800a2b6 <__libc_init_array+0x1e>
 800a2d0:	0800a46c 	.word	0x0800a46c
 800a2d4:	0800a46c 	.word	0x0800a46c
 800a2d8:	0800a46c 	.word	0x0800a46c
 800a2dc:	0800a470 	.word	0x0800a470

0800a2e0 <memset>:
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	4402      	add	r2, r0
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d100      	bne.n	800a2ea <memset+0xa>
 800a2e8:	4770      	bx	lr
 800a2ea:	f803 1b01 	strb.w	r1, [r3], #1
 800a2ee:	e7f9      	b.n	800a2e4 <memset+0x4>

0800a2f0 <_init>:
 800a2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2f2:	bf00      	nop
 800a2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2f6:	bc08      	pop	{r3}
 800a2f8:	469e      	mov	lr, r3
 800a2fa:	4770      	bx	lr

0800a2fc <_fini>:
 800a2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fe:	bf00      	nop
 800a300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a302:	bc08      	pop	{r3}
 800a304:	469e      	mov	lr, r3
 800a306:	4770      	bx	lr
