--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml detectordeparidade.twx detectordeparidade.ncd -o
detectordeparidade.twr detectordeparidade.pcf

Design file:              detectordeparidade.ncd
Physical constraint file: detectordeparidade.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pary
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    1.089(F)|    0.314(F)|pary_IBUF         |   0.000|
a<1>        |    0.459(F)|    0.818(F)|pary_IBUF         |   0.000|
a<2>        |    0.402(F)|    0.864(F)|pary_IBUF         |   0.000|
a<3>        |    1.548(F)|   -0.053(F)|pary_IBUF         |   0.000|
a<4>        |    0.772(F)|    0.564(F)|pary_IBUF         |   0.000|
a<5>        |    0.628(F)|    0.679(F)|pary_IBUF         |   0.000|
a<6>        |    0.794(F)|    0.546(F)|pary_IBUF         |   0.000|
------------+------------+------------+------------------+--------+

Clock pary to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
b<7>        |    9.336(F)|pary_IBUF         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock pary
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pary           |         |         |         |    1.998|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |b<0>           |    4.820|
a<1>           |b<1>           |    4.848|
a<2>           |b<2>           |    5.136|
a<3>           |b<3>           |    5.435|
a<4>           |b<4>           |    5.165|
a<5>           |b<5>           |    5.242|
a<6>           |b<6>           |    4.845|
pary           |b<7>           |    7.083|
---------------+---------------+---------+


Analysis completed Wed Oct 30 17:13:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



