ARM GAS   			page 1


   1              	 .cpu cortex-m4
   2              	 .arch armv7e-m
   3              	 .fpu fpv4-sp-d16
   4              	 .eabi_attribute 27,1
   5              	 .eabi_attribute 28,1
   6              	 .eabi_attribute 23,1
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,2
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .file "system_stm32g4xx.c"
  14              	 .text
  15              	.Ltext0:
  16              	 .cfi_sections .debug_frame
  17              	 .file 1 "Core/Src/system_stm32g4xx.c"
  18              	 .section .text.SystemInit,"ax",%progbits
  19              	 .align 1
  20              	 .p2align 2,,3
  21              	 .global SystemInit
  22              	 .syntax unified
  23              	 .thumb
  24              	 .thumb_func
  26              	SystemInit:
  27              	.LFB361:
   1:Core/Src/system_stm32g4xx.c **** /**
   2:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32g4xx.c ****   * @file    system_stm32g4xx.c
   4:Core/Src/system_stm32g4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32g4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32g4xx.c ****   *
   7:Core/Src/system_stm32g4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32g4xx.c ****   *   user application:
   9:Core/Src/system_stm32g4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32g4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32g4xx.c ****   *                      the "startup_stm32g4xx.s" file.
  12:Core/Src/system_stm32g4xx.c ****   *
  13:Core/Src/system_stm32g4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32g4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32g4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32g4xx.c ****   *
  17:Core/Src/system_stm32g4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32g4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32g4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32g4xx.c ****   *
  21:Core/Src/system_stm32g4xx.c ****   *   After each device reset the HSI (16 MHz) is used as system clock source.
  22:Core/Src/system_stm32g4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32g4xx.s" file, to
  23:Core/Src/system_stm32g4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32g4xx.c ****   *
  25:Core/Src/system_stm32g4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32g4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32g4xx.c ****   *        System Clock source                    | HSI
  29:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32g4xx.c ****   *        SYSCLK(Hz)                             | 16000000
  31:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS   			page 2


  32:Core/Src/system_stm32g4xx.c ****   *        HCLK(Hz)                               | 16000000
  33:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32g4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32g4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32g4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32g4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32g4xx.c ****   *        PLL_N                                  | 16
  43:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32g4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32g4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32g4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32g4xx.c ****   *        Require 48MHz for RNG                  | Disabled
  51:Core/Src/system_stm32g4xx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32g4xx.c ****   *=============================================================================
  53:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
  54:Core/Src/system_stm32g4xx.c ****   * @attention
  55:Core/Src/system_stm32g4xx.c ****   *
  56:Core/Src/system_stm32g4xx.c ****   * Copyright (c) 2019 STMicroelectronics.
  57:Core/Src/system_stm32g4xx.c ****   * All rights reserved.
  58:Core/Src/system_stm32g4xx.c ****   *
  59:Core/Src/system_stm32g4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  60:Core/Src/system_stm32g4xx.c ****   * in the root directory of this software component.
  61:Core/Src/system_stm32g4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  62:Core/Src/system_stm32g4xx.c ****   *
  63:Core/Src/system_stm32g4xx.c ****   ******************************************************************************
  64:Core/Src/system_stm32g4xx.c ****   */
  65:Core/Src/system_stm32g4xx.c **** 
  66:Core/Src/system_stm32g4xx.c **** /** @addtogroup CMSIS
  67:Core/Src/system_stm32g4xx.c ****   * @{
  68:Core/Src/system_stm32g4xx.c ****   */
  69:Core/Src/system_stm32g4xx.c **** 
  70:Core/Src/system_stm32g4xx.c **** /** @addtogroup stm32g4xx_system
  71:Core/Src/system_stm32g4xx.c ****   * @{
  72:Core/Src/system_stm32g4xx.c ****   */
  73:Core/Src/system_stm32g4xx.c **** 
  74:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Includes
  75:Core/Src/system_stm32g4xx.c ****   * @{
  76:Core/Src/system_stm32g4xx.c ****   */
  77:Core/Src/system_stm32g4xx.c **** 
  78:Core/Src/system_stm32g4xx.c **** #include "stm32g4xx.h"
  79:Core/Src/system_stm32g4xx.c **** 
  80:Core/Src/system_stm32g4xx.c **** #if !defined  (HSE_VALUE)
  81:Core/Src/system_stm32g4xx.c ****   #define HSE_VALUE     24000000U /*!< Value of the External oscillator in Hz */
  82:Core/Src/system_stm32g4xx.c **** #endif /* HSE_VALUE */
  83:Core/Src/system_stm32g4xx.c **** 
  84:Core/Src/system_stm32g4xx.c **** #if !defined  (HSI_VALUE)
  85:Core/Src/system_stm32g4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
  86:Core/Src/system_stm32g4xx.c **** #endif /* HSI_VALUE */
  87:Core/Src/system_stm32g4xx.c **** 
  88:Core/Src/system_stm32g4xx.c **** /**
ARM GAS   			page 3


  89:Core/Src/system_stm32g4xx.c ****   * @}
  90:Core/Src/system_stm32g4xx.c ****   */
  91:Core/Src/system_stm32g4xx.c **** 
  92:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_TypesDefinitions
  93:Core/Src/system_stm32g4xx.c ****   * @{
  94:Core/Src/system_stm32g4xx.c ****   */
  95:Core/Src/system_stm32g4xx.c **** 
  96:Core/Src/system_stm32g4xx.c **** /**
  97:Core/Src/system_stm32g4xx.c ****   * @}
  98:Core/Src/system_stm32g4xx.c ****   */
  99:Core/Src/system_stm32g4xx.c **** 
 100:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Defines
 101:Core/Src/system_stm32g4xx.c ****   * @{
 102:Core/Src/system_stm32g4xx.c ****   */
 103:Core/Src/system_stm32g4xx.c **** 
 104:Core/Src/system_stm32g4xx.c **** /************************* Miscellaneous Configuration ************************/
 105:Core/Src/system_stm32g4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 106:Core/Src/system_stm32g4xx.c ****          configuration. */
 107:Core/Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 108:Core/Src/system_stm32g4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 109:Core/Src/system_stm32g4xx.c ****      remap of boot address selected */
 110:Core/Src/system_stm32g4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 111:Core/Src/system_stm32g4xx.c **** 
 112:Core/Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 113:Core/Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 114:Core/Src/system_stm32g4xx.c ****      in Sram else user remap will be done in Flash. */
 115:Core/Src/system_stm32g4xx.c **** /* #define VECT_TAB_SRAM */
 116:Core/Src/system_stm32g4xx.c **** #if defined(VECT_TAB_SRAM)
 117:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 118:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 119:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 120:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 121:Core/Src/system_stm32g4xx.c **** #else
 122:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 123:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 124:Core/Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 125:Core/Src/system_stm32g4xx.c ****                                                      This value must be a multiple of 0x200. */
 126:Core/Src/system_stm32g4xx.c **** #endif /* VECT_TAB_SRAM */
 127:Core/Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 128:Core/Src/system_stm32g4xx.c **** /******************************************************************************/
 129:Core/Src/system_stm32g4xx.c **** /**
 130:Core/Src/system_stm32g4xx.c ****   * @}
 131:Core/Src/system_stm32g4xx.c ****   */
 132:Core/Src/system_stm32g4xx.c **** 
 133:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Macros
 134:Core/Src/system_stm32g4xx.c ****   * @{
 135:Core/Src/system_stm32g4xx.c ****   */
 136:Core/Src/system_stm32g4xx.c **** 
 137:Core/Src/system_stm32g4xx.c **** /**
 138:Core/Src/system_stm32g4xx.c ****   * @}
 139:Core/Src/system_stm32g4xx.c ****   */
 140:Core/Src/system_stm32g4xx.c **** 
 141:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Variables
 142:Core/Src/system_stm32g4xx.c ****   * @{
 143:Core/Src/system_stm32g4xx.c ****   */
 144:Core/Src/system_stm32g4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 145:Core/Src/system_stm32g4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
ARM GAS   			page 4


 146:Core/Src/system_stm32g4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 147:Core/Src/system_stm32g4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 148:Core/Src/system_stm32g4xx.c ****          Note: If you use this function to configure the system clock; then there
 149:Core/Src/system_stm32g4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 150:Core/Src/system_stm32g4xx.c ****                variable is updated automatically.
 151:Core/Src/system_stm32g4xx.c ****   */
 152:Core/Src/system_stm32g4xx.c ****   uint32_t SystemCoreClock = HSI_VALUE;
 153:Core/Src/system_stm32g4xx.c **** 
 154:Core/Src/system_stm32g4xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 155:Core/Src/system_stm32g4xx.c ****   const uint8_t APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 156:Core/Src/system_stm32g4xx.c **** 
 157:Core/Src/system_stm32g4xx.c **** /**
 158:Core/Src/system_stm32g4xx.c ****   * @}
 159:Core/Src/system_stm32g4xx.c ****   */
 160:Core/Src/system_stm32g4xx.c **** 
 161:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_FunctionPrototypes
 162:Core/Src/system_stm32g4xx.c ****   * @{
 163:Core/Src/system_stm32g4xx.c ****   */
 164:Core/Src/system_stm32g4xx.c **** 
 165:Core/Src/system_stm32g4xx.c **** /**
 166:Core/Src/system_stm32g4xx.c ****   * @}
 167:Core/Src/system_stm32g4xx.c ****   */
 168:Core/Src/system_stm32g4xx.c **** 
 169:Core/Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Functions
 170:Core/Src/system_stm32g4xx.c ****   * @{
 171:Core/Src/system_stm32g4xx.c ****   */
 172:Core/Src/system_stm32g4xx.c **** 
 173:Core/Src/system_stm32g4xx.c **** /**
 174:Core/Src/system_stm32g4xx.c ****   * @brief  Setup the microcontroller system.
 175:Core/Src/system_stm32g4xx.c ****   * @param  None
 176:Core/Src/system_stm32g4xx.c ****   * @retval None
 177:Core/Src/system_stm32g4xx.c ****   */
 178:Core/Src/system_stm32g4xx.c **** 
 179:Core/Src/system_stm32g4xx.c **** void SystemInit(void)
 180:Core/Src/system_stm32g4xx.c **** {
  28              	 .loc 1 180 1 view-0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
 181:Core/Src/system_stm32g4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 182:Core/Src/system_stm32g4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 183:Core/Src/system_stm32g4xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              	 .loc 1 183 5 view .LVU1
  34              	 .loc 1 183 8 is_stmt 0 view .LVU2
  35 0000 034A     	 ldr r2,.L3
  36 0002 D2F88830 	 ldr r3,[r2,#136]
  37              	 .loc 1 183 16 view .LVU3
  38 0006 43F47003 	 orr r3,r3,#15728640
  39 000a C2F88830 	 str r3,[r2,#136]
 184:Core/Src/system_stm32g4xx.c ****   #endif
 185:Core/Src/system_stm32g4xx.c **** 
 186:Core/Src/system_stm32g4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 187:Core/Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 188:Core/Src/system_stm32g4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 189:Core/Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 190:Core/Src/system_stm32g4xx.c **** }
ARM GAS   			page 5


  40              	 .loc 1 190 1 view .LVU4
  41 000e 7047     	 bx lr
  42              	.L4:
  43              	 .align 2
  44              	.L3:
  45 0010 00ED00E0 	 .word -536810240
  46              	 .cfi_endproc
  47              	.LFE361:
  49              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
  50              	 .align 1
  51              	 .p2align 2,,3
  52              	 .global SystemCoreClockUpdate
  53              	 .syntax unified
  54              	 .thumb
  55              	 .thumb_func
  57              	SystemCoreClockUpdate:
  58              	.LFB362:
 191:Core/Src/system_stm32g4xx.c **** 
 192:Core/Src/system_stm32g4xx.c **** /**
 193:Core/Src/system_stm32g4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 194:Core/Src/system_stm32g4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 195:Core/Src/system_stm32g4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 196:Core/Src/system_stm32g4xx.c ****   *         other parameters.
 197:Core/Src/system_stm32g4xx.c ****   *
 198:Core/Src/system_stm32g4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 199:Core/Src/system_stm32g4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 200:Core/Src/system_stm32g4xx.c ****   *         based on this variable will be incorrect.
 201:Core/Src/system_stm32g4xx.c ****   *
 202:Core/Src/system_stm32g4xx.c ****   * @note   - The system frequency computed by this function is not the real
 203:Core/Src/system_stm32g4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 204:Core/Src/system_stm32g4xx.c ****   *           constant and the selected clock source:
 205:Core/Src/system_stm32g4xx.c ****   *
 206:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 207:Core/Src/system_stm32g4xx.c ****   *
 208:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 209:Core/Src/system_stm32g4xx.c ****   *
 210:Core/Src/system_stm32g4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 211:Core/Src/system_stm32g4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 212:Core/Src/system_stm32g4xx.c ****   *
 213:Core/Src/system_stm32g4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32g4xx_hal.h file (default value
 214:Core/Src/system_stm32g4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 215:Core/Src/system_stm32g4xx.c ****   *              in voltage and temperature.
 216:Core/Src/system_stm32g4xx.c ****   *
 217:Core/Src/system_stm32g4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32g4xx_hal.h file (default value
 218:Core/Src/system_stm32g4xx.c ****   *              24 MHz), user has to ensure that HSE_VALUE is same as the real
 219:Core/Src/system_stm32g4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 220:Core/Src/system_stm32g4xx.c ****   *              have wrong result.
 221:Core/Src/system_stm32g4xx.c ****   *
 222:Core/Src/system_stm32g4xx.c ****   *         - The result of this function could be not correct when using fractional
 223:Core/Src/system_stm32g4xx.c ****   *           value for HSE crystal.
 224:Core/Src/system_stm32g4xx.c ****   *
 225:Core/Src/system_stm32g4xx.c ****   * @param  None
 226:Core/Src/system_stm32g4xx.c ****   * @retval None
 227:Core/Src/system_stm32g4xx.c ****   */
 228:Core/Src/system_stm32g4xx.c **** void SystemCoreClockUpdate(void)
 229:Core/Src/system_stm32g4xx.c **** {
  59              	 .loc 1 229 1 is_stmt 1 view-0
ARM GAS   			page 6


  60              	 .cfi_startproc
  61              	 
  62              	 
  63              	 
 230:Core/Src/system_stm32g4xx.c ****   uint32_t tmp, pllvco, pllr, pllsource, pllm;
  64              	 .loc 1 230 3 view .LVU6
 231:Core/Src/system_stm32g4xx.c **** 
 232:Core/Src/system_stm32g4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 233:Core/Src/system_stm32g4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  65              	 .loc 1 233 3 view .LVU7
  66              	 .loc 1 233 14 is_stmt 0 view .LVU8
  67 0000 1B4A     	 ldr r2,.L12
  68 0002 9368     	 ldr r3,[r2,#8]
  69              	 .loc 1 233 21 view .LVU9
  70 0004 03F00C03 	 and r3,r3,#12
  71              	 .loc 1 233 3 view .LVU10
  72 0008 082B     	 cmp r3,#8
  73 000a 2AD0     	 beq .L10
  74 000c 0C2B     	 cmp r3,#12
  75 000e 0CD0     	 beq .L7
  76 0010 042B     	 cmp r3,#4
  77 0012 29D0     	 beq .L11
 234:Core/Src/system_stm32g4xx.c ****   {
 235:Core/Src/system_stm32g4xx.c ****     case 0x04:  /* HSI used as system clock source */
 236:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = HSI_VALUE;
 237:Core/Src/system_stm32g4xx.c ****       break;
 238:Core/Src/system_stm32g4xx.c **** 
 239:Core/Src/system_stm32g4xx.c ****     case 0x08:  /* HSE used as system clock source */
 240:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = HSE_VALUE;
 241:Core/Src/system_stm32g4xx.c ****       break;
 242:Core/Src/system_stm32g4xx.c **** 
 243:Core/Src/system_stm32g4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
 244:Core/Src/system_stm32g4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 245:Core/Src/system_stm32g4xx.c ****          SYSCLK = PLL_VCO / PLLR
 246:Core/Src/system_stm32g4xx.c ****          */
 247:Core/Src/system_stm32g4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 248:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 249:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 250:Core/Src/system_stm32g4xx.c ****       {
 251:Core/Src/system_stm32g4xx.c ****         pllvco = (HSI_VALUE / pllm);
 252:Core/Src/system_stm32g4xx.c ****       }
 253:Core/Src/system_stm32g4xx.c ****       else                   /* HSE used as PLL clock source */
 254:Core/Src/system_stm32g4xx.c ****       {
 255:Core/Src/system_stm32g4xx.c ****         pllvco = (HSE_VALUE / pllm);
 256:Core/Src/system_stm32g4xx.c ****       }
 257:Core/Src/system_stm32g4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8);
 258:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 259:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 260:Core/Src/system_stm32g4xx.c ****       break;
 261:Core/Src/system_stm32g4xx.c **** 
 262:Core/Src/system_stm32g4xx.c ****     default:
 263:Core/Src/system_stm32g4xx.c ****       break;
 264:Core/Src/system_stm32g4xx.c ****   }
 265:Core/Src/system_stm32g4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 266:Core/Src/system_stm32g4xx.c ****   /* Get HCLK prescaler */
 267:Core/Src/system_stm32g4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 268:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
ARM GAS   			page 7


 269:Core/Src/system_stm32g4xx.c ****   SystemCoreClock >>= tmp;
  78              	 .loc 1 269 19 view .LVU11
  79 0014 1749     	 ldr r1,.L12+4
  80 0016 0B68     	 ldr r3,[r1]
  81              	.L6:
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  82              	 .loc 1 267 3 is_stmt 1 view .LVU12
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  83              	 .loc 1 267 28 is_stmt 0 view .LVU13
  84 0018 154A     	 ldr r2,.L12
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  85              	 .loc 1 267 22 view .LVU14
  86 001a 1748     	 ldr r0,.L12+8
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  87              	 .loc 1 267 28 view .LVU15
  88 001c 9268     	 ldr r2,[r2,#8]
  89              	.LVL0:
  90              	 .loc 1 269 3 is_stmt 1 view .LVU16
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  91              	 .loc 1 267 52 is_stmt 0 view .LVU17
  92 001e C2F30312 	 ubfx r2,r2,#4,#4
  93              	.LVL1:
 267:Core/Src/system_stm32g4xx.c ****   /* HCLK clock frequency */
  94              	 .loc 1 267 7 view .LVU18
  95 0022 825C     	 ldrb r2,[r0,r2]
  96              	 .loc 1 269 19 view .LVU19
  97 0024 D340     	 lsrs r3,r3,r2
  98 0026 0B60     	 str r3,[r1]
 270:Core/Src/system_stm32g4xx.c **** }
  99              	 .loc 1 270 1 view .LVU20
 100 0028 7047     	 bx lr
 101              	.LVL2:
 102              	.L7:
 247:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 103              	 .loc 1 247 7 is_stmt 1 view .LVU21
 247:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 104              	 .loc 1 247 23 is_stmt 0 view .LVU22
 105 002a D368     	 ldr r3,[r2,#12]
 106              	.LVL3:
 248:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 107              	 .loc 1 248 7 is_stmt 1 view .LVU23
 248:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 108              	 .loc 1 248 19 is_stmt 0 view .LVU24
 109 002c D068     	 ldr r0,[r2,#12]
 257:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 110              	 .loc 1 257 30 view .LVU25
 111 002e 104A     	 ldr r2,.L12
 112 0030 1049     	 ldr r1,.L12+4
 247:Core/Src/system_stm32g4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
 113              	 .loc 1 247 17 view .LVU26
 114 0032 03F00303 	 and r3,r3,#3
 115              	.LVL4:
 249:Core/Src/system_stm32g4xx.c ****       {
 116              	 .loc 1 249 10 view .LVU27
 117 0036 022B     	 cmp r3,#2
 248:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 118              	 .loc 1 248 49 view .LVU28
ARM GAS   			page 8


 119 0038 C0F30310 	 ubfx r0,r0,#4,#4
 251:Core/Src/system_stm32g4xx.c ****       }
 120              	 .loc 1 251 16 view .LVU29
 121 003c 0CBF     	 ite eq
 122 003e 0F4B     	 ldreq r3,.L12+12
 123              	.LVL5:
 255:Core/Src/system_stm32g4xx.c ****       }
 124              	 .loc 1 255 16 view .LVU30
 125 0040 0F4B     	 ldrne r3,.L12+16
 248:Core/Src/system_stm32g4xx.c ****       if (pllsource == 0x02UL) /* HSI used as PLL clock source */
 126              	 .loc 1 248 12 view .LVU31
 127 0042 0130     	 adds r0,r0,#1
 128              	.LVL6:
 249:Core/Src/system_stm32g4xx.c ****       {
 129              	 .loc 1 249 7 is_stmt 1 view .LVU32
 251:Core/Src/system_stm32g4xx.c ****       }
 130              	 .loc 1 251 9 view .LVU33
 255:Core/Src/system_stm32g4xx.c ****       }
 131              	 .loc 1 255 9 view .LVU34
 255:Core/Src/system_stm32g4xx.c ****       }
 132              	 .loc 1 255 16 is_stmt 0 view .LVU35
 133 0044 B3FBF0F0 	 udiv r0,r3,r0
 134              	.LVL7:
 257:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 135              	 .loc 1 257 7 is_stmt 1 view .LVU36
 257:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 136              	 .loc 1 257 30 is_stmt 0 view .LVU37
 137 0048 D368     	 ldr r3,[r2,#12]
 138              	.LVL8:
 258:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 139              	 .loc 1 258 7 is_stmt 1 view .LVU38
 258:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 140              	 .loc 1 258 20 is_stmt 0 view .LVU39
 141 004a D268     	 ldr r2,[r2,#12]
 142              	.LVL9:
 259:Core/Src/system_stm32g4xx.c ****       break;
 143              	 .loc 1 259 7 is_stmt 1 view .LVU40
 258:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 144              	 .loc 1 258 50 is_stmt 0 view .LVU41
 145 004c C2F34162 	 ubfx r2,r2,#25,#2
 146              	.LVL10:
 257:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 147              	 .loc 1 257 60 view .LVU42
 148 0050 C3F30623 	 ubfx r3,r3,#8,#7
 149              	.LVL11:
 258:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 150              	 .loc 1 258 57 view .LVU43
 151 0054 0132     	 adds r2,r2,#1
 257:Core/Src/system_stm32g4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
 152              	 .loc 1 257 14 view .LVU44
 153 0056 00FB03F3 	 mul r3,r0,r3
 258:Core/Src/system_stm32g4xx.c ****       SystemCoreClock = pllvco/pllr;
 154              	 .loc 1 258 12 view .LVU45
 155 005a 5200     	 lsls r2,r2,#1
 259:Core/Src/system_stm32g4xx.c ****       break;
 156              	 .loc 1 259 31 view .LVU46
 157 005c B3FBF2F3 	 udiv r3,r3,r2
ARM GAS   			page 9


 260:Core/Src/system_stm32g4xx.c **** 
 158              	 .loc 1 260 7 is_stmt 1 view .LVU47
 159 0060 DAE7     	 b .L6
 160              	.LVL12:
 161              	.L10:
 233:Core/Src/system_stm32g4xx.c ****   {
 162              	 .loc 1 233 3 is_stmt 0 view .LVU48
 163 0062 074B     	 ldr r3,.L12+16
 164 0064 0349     	 ldr r1,.L12+4
 165 0066 D7E7     	 b .L6
 166              	.L11:
 167 0068 044B     	 ldr r3,.L12+12
 168 006a 0249     	 ldr r1,.L12+4
 169 006c D4E7     	 b .L6
 170              	.L13:
 171 006e 00BF     	 .align 2
 172              	.L12:
 173 0070 00100240 	 .word 1073876992
 174 0074 00000000 	 .word SystemCoreClock
 175 0078 00000000 	 .word AHBPrescTable
 176 007c 0024F400 	 .word 16000000
 177 0080 40787D01 	 .word 25000000
 178              	 .cfi_endproc
 179              	.LFE362:
 181              	 .global APBPrescTable
 182              	 .section .rodata.APBPrescTable,"a"
 183              	 .align 2
 186              	APBPrescTable:
 187 0000 00000000 	 .ascii "\000\000\000\000\001\002\003\004"
 187      01020304 
 188              	 .global AHBPrescTable
 189              	 .section .rodata.AHBPrescTable,"a"
 190              	 .align 2
 193              	AHBPrescTable:
 194 0000 00000000 	 .ascii "\000\000\000\000\000\000\000\000\001\002\003\004\006"
 194      00000000 
 194      01020304 
 194      06
 195 000d 070809   	 .ascii "\007\010\011"
 196              	 .global SystemCoreClock
 197              	 .section .data.SystemCoreClock,"aw"
 198              	 .align 2
 201              	SystemCoreClock:
 202 0000 0024F400 	 .word 16000000
 203              	 .text
 204              	.Letext0:
 205              	 .file 2 "D:/msys2/mingw64/arm-none-eabi/include/machine/_default_types.h"
 206              	 .file 3 "D:/msys2/mingw64/arm-none-eabi/include/sys/_stdint.h"
 207              	 .file 4 "Drivers/CMSIS/Include/core_cm4.h"
 208              	 .file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 209              	 .file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
ARM GAS   			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32g4xx.c
    {standard input}:19     .text.SystemInit:00000000 $t
    {standard input}:26     .text.SystemInit:00000000 SystemInit
    {standard input}:45     .text.SystemInit:00000010 $d
    {standard input}:50     .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:57     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:173    .text.SystemCoreClockUpdate:00000070 $d
    {standard input}:201    .data.SystemCoreClock:00000000 SystemCoreClock
    {standard input}:193    .rodata.AHBPrescTable:00000000 AHBPrescTable
    {standard input}:186    .rodata.APBPrescTable:00000000 APBPrescTable
    {standard input}:183    .rodata.APBPrescTable:00000000 $d
    {standard input}:190    .rodata.AHBPrescTable:00000000 $d
    {standard input}:198    .data.SystemCoreClock:00000000 $d
                           .group:00000000 wm4.0.0a7385083264a66d46f50bd0ca9333d7
                           .group:00000000 wm4.stm32g4xx.h.38.4ce5d67cecf3db23972af81b516b937b
                           .group:00000000 wm4.stm32g474xx.h.34.0f14ed7ce45f8c3c7c55af7520d7efa5
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.d554620bb17bd3b714c3fb5c268772bc
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32g474xx.h.714.40df4d5d8bd1a3a0e2dcb49e18b09038
                           .group:00000000 wm4.stm32g4xx.h.158.aa4340ed3b15fb0d4b1741cf5ce96563
                           .group:00000000 wm4.stm32g4xx_hal_conf.h.23.29f848e16b8f40ab9160f466e02fbac5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.e1e932ae083ad1562e3b1af87ae47999
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32g4xx_hal_def.h.57.460ac21f0caebde175d7222cb23afe15
                           .group:00000000 wm4.stm32g4xx_hal_rcc.h.135.8d28bdf720f4165758e115c83d05a7c2
                           .group:00000000 wm4.stm32g4xx_hal_rcc_ex.h.20.a381de89af88802207f549f948fabbc4
                           .group:00000000 wm4.stm32g4xx_hal_gpio.h.21.2ca30689d7a5ad939e06f5298d557243
                           .group:00000000 wm4.stm32g4xx_hal_gpio_ex.h.22.1b7da6fc7615b2341724123ae8e461d9
                           .group:00000000 wm4.stm32g4xx_hal_dma.h.21.2e23b0d56595a6b838cda841e78b2cf2
                           .group:00000000 wm4.stm32g4xx_hal_dma_ex.h.21.93a1fe56678997ad72754076070f4a0d
                           .group:00000000 wm4.stm32g4xx_hal_dma.h.803.dd88ea57b632f588d556f066658ac8d8
                           .group:00000000 wm4.stm32g4xx_hal_cortex.h.20.1ad77fb6b4fc679887cb0a980ea44a7a
                           .group:00000000 wm4.stm32g4xx_ll_adc.h.21.8052bcc80fb264686ac0eb0df096b4eb
                           .group:00000000 wm4.stm32g4xx_hal_adc.h.441.b9143c2a34e1e7389f3042e2226178dc
                           .group:00000000 wm4.stm32g4xx_hal_adc_ex.h.21.bf5e513b0c782ac53971b6599734b8c4
                           .group:00000000 wm4.stm32g4xx_ll_exti.h.21.3148a6980741767f71761eb445f346e9
                           .group:00000000 wm4.stm32g4xx_hal_comp.h.74.993852ecfac8b19c902e64e33c61511c
                           .group:00000000 wm4.stm32g4xx_hal_dac.h.21.db627068e52007634376a4c972c5d419
                           .group:00000000 wm4.stm32g4xx_hal_dac_ex.h.21.3725e9b2e9e08a08e2a598b2d2f18a92
                           .group:00000000 wm4.stm32g4xx_hal_exti.h.21.723acd8e98480aae634680651af4eb2a
                           .group:00000000 wm4.stm32g4xx_hal_fdcan.h.21.7e3b4b48cfc4adf8b669f7e4b16ec2a0
                           .group:00000000 wm4.stm32g4xx_hal_flash.h.20.d5eb04c7abbe2eb79b40a04b3414a774
                           .group:00000000 wm4.stm32g4xx_hal_flash.h.868.06dd2f9ca2f40ac164951ad647480079
                           .group:00000000 wm4.stm32g4xx_hal_hrtim.h.21.5bb9cc2116aa63503a68d53ce84fbb8c
                           .group:00000000 wm4.stm32g4xx_hal_opamp.h.21.0de86917e81e98dccfa125838db59b66
                           .group:00000000 wm4.stm32g4xx_hal_pwr.h.21.9b149e14c0ecf58cee46e8fb7f654b77
                           .group:00000000 wm4.stm32g4xx_hal_pwr_ex.h.21.32206cbbd2cbec024b8600a98cfa3df7
ARM GAS   			page 11


                           .group:00000000 wm4.stm32g4xx_hal_tim.h.21.48998681c932026239437f6645b6b47f
                           .group:00000000 wm4.stm32g4xx_hal_tim_ex.h.21.931c546f492dcdbc9ac587da38712500
                           .group:00000000 wm4.stm32g4xx_hal.h.49.77ad48c45d6a59e5132483403b560be0

NO UNDEFINED SYMBOLS
