<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4643" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4643{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4643{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4643{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4643{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_4643{left:531px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_4643{left:531px;bottom:976px;letter-spacing:-0.11px;}
#t7_4643{left:531px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t8_4643{left:531px;bottom:943px;letter-spacing:-0.14px;}
#t9_4643{left:82px;bottom:918px;letter-spacing:-0.17px;}
#ta_4643{left:139px;bottom:918px;letter-spacing:-0.16px;}
#tb_4643{left:190px;bottom:918px;letter-spacing:-0.14px;}
#tc_4643{left:438px;bottom:918px;letter-spacing:-0.14px;}
#td_4643{left:531px;bottom:918px;letter-spacing:-0.12px;}
#te_4643{left:531px;bottom:897px;letter-spacing:-0.12px;}
#tf_4643{left:531px;bottom:880px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#tg_4643{left:531px;bottom:863px;letter-spacing:-0.11px;}
#th_4643{left:531px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#ti_4643{left:531px;bottom:825px;letter-spacing:-0.11px;}
#tj_4643{left:531px;bottom:808px;letter-spacing:-0.12px;}
#tk_4643{left:82px;bottom:784px;letter-spacing:-0.16px;}
#tl_4643{left:139px;bottom:784px;letter-spacing:-0.16px;}
#tm_4643{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tn_4643{left:438px;bottom:784px;letter-spacing:-0.14px;}
#to_4643{left:531px;bottom:784px;letter-spacing:-0.11px;}
#tp_4643{left:714px;bottom:784px;}
#tq_4643{left:717px;bottom:784px;letter-spacing:-0.13px;}
#tr_4643{left:82px;bottom:759px;letter-spacing:-0.16px;}
#ts_4643{left:139px;bottom:759px;letter-spacing:-0.16px;}
#tt_4643{left:190px;bottom:759px;letter-spacing:-0.14px;}
#tu_4643{left:438px;bottom:759px;letter-spacing:-0.13px;}
#tv_4643{left:531px;bottom:759px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tw_4643{left:531px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4643{left:82px;bottom:718px;letter-spacing:-0.15px;}
#ty_4643{left:139px;bottom:718px;letter-spacing:-0.17px;}
#tz_4643{left:190px;bottom:718px;letter-spacing:-0.15px;}
#t10_4643{left:438px;bottom:718px;letter-spacing:-0.14px;}
#t11_4643{left:531px;bottom:718px;letter-spacing:-0.12px;}
#t12_4643{left:83px;bottom:694px;letter-spacing:-0.16px;}
#t13_4643{left:139px;bottom:694px;letter-spacing:-0.16px;}
#t14_4643{left:190px;bottom:694px;letter-spacing:-0.14px;}
#t15_4643{left:438px;bottom:694px;letter-spacing:-0.13px;}
#t16_4643{left:531px;bottom:694px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_4643{left:83px;bottom:669px;letter-spacing:-0.16px;}
#t18_4643{left:139px;bottom:669px;letter-spacing:-0.16px;}
#t19_4643{left:190px;bottom:669px;letter-spacing:-0.14px;}
#t1a_4643{left:438px;bottom:669px;letter-spacing:-0.13px;}
#t1b_4643{left:531px;bottom:669px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1c_4643{left:83px;bottom:645px;letter-spacing:-0.16px;}
#t1d_4643{left:139px;bottom:645px;letter-spacing:-0.16px;}
#t1e_4643{left:190px;bottom:645px;letter-spacing:-0.15px;}
#t1f_4643{left:438px;bottom:645px;letter-spacing:-0.13px;}
#t1g_4643{left:531px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_4643{left:531px;bottom:623px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1i_4643{left:531px;bottom:606px;letter-spacing:-0.12px;}
#t1j_4643{left:190px;bottom:582px;}
#t1k_4643{left:531px;bottom:582px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_4643{left:531px;bottom:561px;letter-spacing:-0.11px;}
#t1m_4643{left:531px;bottom:544px;letter-spacing:-0.13px;}
#t1n_4643{left:190px;bottom:519px;}
#t1o_4643{left:531px;bottom:519px;letter-spacing:-0.14px;}
#t1p_4643{left:190px;bottom:495px;}
#t1q_4643{left:531px;bottom:495px;letter-spacing:-0.14px;}
#t1r_4643{left:531px;bottom:474px;letter-spacing:-0.1px;}
#t1s_4643{left:531px;bottom:457px;letter-spacing:-0.13px;}
#t1t_4643{left:531px;bottom:440px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1u_4643{left:531px;bottom:423px;letter-spacing:-0.12px;}
#t1v_4643{left:531px;bottom:406px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4643{left:531px;bottom:385px;letter-spacing:-0.11px;}
#t1x_4643{left:531px;bottom:368px;letter-spacing:-0.12px;}
#t1y_4643{left:531px;bottom:351px;letter-spacing:-0.11px;}
#t1z_4643{left:531px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_4643{left:190px;bottom:310px;letter-spacing:-0.14px;}
#t21_4643{left:531px;bottom:310px;letter-spacing:-0.14px;}
#t22_4643{left:83px;bottom:286px;letter-spacing:-0.16px;}
#t23_4643{left:139px;bottom:286px;letter-spacing:-0.16px;}
#t24_4643{left:190px;bottom:286px;letter-spacing:-0.15px;}
#t25_4643{left:438px;bottom:286px;letter-spacing:-0.13px;}
#t26_4643{left:531px;bottom:286px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_4643{left:531px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t28_4643{left:531px;bottom:247px;letter-spacing:-0.11px;}
#t29_4643{left:531px;bottom:231px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_4643{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2b_4643{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2c_4643{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_4643{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2e_4643{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2f_4643{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t2g_4643{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2h_4643{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2i_4643{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4643{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4643{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4643{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4643{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4643{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4643{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4643" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4643Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4643" style="-webkit-user-select: none;"><object width="935" height="1210" data="4643/4643.svg" type="image/svg+xml" id="pdf4643" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4643" class="t s1_4643">Vol. 4 </span><span id="t2_4643" class="t s1_4643">2-121 </span>
<span id="t3_4643" class="t s2_4643">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4643" class="t s3_4643">63:0 </span><span id="t5_4643" class="t s3_4643">CORE C3 Residency Counter (R/O) </span>
<span id="t6_4643" class="t s3_4643">Value since last reset that this core is in processor- </span>
<span id="t7_4643" class="t s3_4643">specific C3 states. Count at the same frequency as the </span>
<span id="t8_4643" class="t s3_4643">TSC. </span>
<span id="t9_4643" class="t s3_4643">406H </span><span id="ta_4643" class="t s3_4643">1030 </span><span id="tb_4643" class="t s3_4643">IA32_MC1_ADDR </span><span id="tc_4643" class="t s3_4643">Module </span><span id="td_4643" class="t s3_4643">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="te_4643" class="t s3_4643">The IA32_MC2_ADDR register is either not </span>
<span id="tf_4643" class="t s3_4643">implemented or contains no address if the ADDRV flag </span>
<span id="tg_4643" class="t s3_4643">in the IA32_MC2_STATUS register is clear. </span>
<span id="th_4643" class="t s3_4643">When not implemented in the processor, all reads and </span>
<span id="ti_4643" class="t s3_4643">writes to this MSR will cause a general-protection </span>
<span id="tj_4643" class="t s3_4643">exception. </span>
<span id="tk_4643" class="t s3_4643">418H </span><span id="tl_4643" class="t s3_4643">1048 </span><span id="tm_4643" class="t s3_4643">IA32_MC6_CTL </span><span id="tn_4643" class="t s3_4643">Package </span><span id="to_4643" class="t s3_4643">See Section 16.3.2.1, “IA32_MC</span><span id="tp_4643" class="t s4_4643">i</span><span id="tq_4643" class="t s3_4643">_CTL MSRs.” </span>
<span id="tr_4643" class="t s3_4643">419H </span><span id="ts_4643" class="t s3_4643">1049 </span><span id="tt_4643" class="t s3_4643">IA32_MC6_STATUS </span><span id="tu_4643" class="t s3_4643">Package </span><span id="tv_4643" class="t s3_4643">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="tw_4643" class="t s3_4643">Chapter 17. </span>
<span id="tx_4643" class="t s3_4643">41AH </span><span id="ty_4643" class="t s3_4643">1050 </span><span id="tz_4643" class="t s3_4643">IA32_MC6_ADDR </span><span id="t10_4643" class="t s3_4643">Package </span><span id="t11_4643" class="t s3_4643">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t12_4643" class="t s3_4643">4C3H </span><span id="t13_4643" class="t s3_4643">1219 </span><span id="t14_4643" class="t s3_4643">IA32_A_PMC2 </span><span id="t15_4643" class="t s3_4643">Core </span><span id="t16_4643" class="t s3_4643">See Table 2-2. </span>
<span id="t17_4643" class="t s3_4643">4C4H </span><span id="t18_4643" class="t s3_4643">1220 </span><span id="t19_4643" class="t s3_4643">IA32_A_PMC3 </span><span id="t1a_4643" class="t s3_4643">Core </span><span id="t1b_4643" class="t s3_4643">See Table 2-2. </span>
<span id="t1c_4643" class="t s3_4643">4E0H </span><span id="t1d_4643" class="t s3_4643">1248 </span><span id="t1e_4643" class="t s3_4643">MSR_SMM_FEATURE_CONTROL </span><span id="t1f_4643" class="t s3_4643">Package </span><span id="t1g_4643" class="t s3_4643">Enhanced SMM Feature Control (SMM-RW) </span>
<span id="t1h_4643" class="t s3_4643">Reports SMM capability Enhancement. Accessible only </span>
<span id="t1i_4643" class="t s3_4643">while in SMM. </span>
<span id="t1j_4643" class="t s3_4643">0 </span><span id="t1k_4643" class="t s3_4643">Lock (SMM-RWO) </span>
<span id="t1l_4643" class="t s3_4643">When set to ‘1’ locks this register from further </span>
<span id="t1m_4643" class="t s3_4643">changes. </span>
<span id="t1n_4643" class="t s3_4643">1 </span><span id="t1o_4643" class="t s3_4643">Reserved </span>
<span id="t1p_4643" class="t s3_4643">2 </span><span id="t1q_4643" class="t s3_4643">SMM_Code_Chk_En (SMM-RW) </span>
<span id="t1r_4643" class="t s3_4643">This control bit is available only if </span>
<span id="t1s_4643" class="t s3_4643">MSR_SMM_MCA_CAP[58] == 1. When set to ‘0’ </span>
<span id="t1t_4643" class="t s3_4643">(default) none of the logical processors are prevented </span>
<span id="t1u_4643" class="t s3_4643">from executing SMM code outside the ranges defined </span>
<span id="t1v_4643" class="t s3_4643">by the SMRR. </span>
<span id="t1w_4643" class="t s3_4643">When set to ‘1’ any logical processor in the package </span>
<span id="t1x_4643" class="t s3_4643">that attempts to execute SMM code not within the </span>
<span id="t1y_4643" class="t s3_4643">ranges defined by the SMRR will assert an </span>
<span id="t1z_4643" class="t s3_4643">unrecoverable MCE. </span>
<span id="t20_4643" class="t s3_4643">63:3 </span><span id="t21_4643" class="t s3_4643">Reserved </span>
<span id="t22_4643" class="t s3_4643">4E2H </span><span id="t23_4643" class="t s3_4643">1250 </span><span id="t24_4643" class="t s3_4643">MSR_SMM_DELAYED </span><span id="t25_4643" class="t s3_4643">Package </span><span id="t26_4643" class="t s3_4643">SMM Delayed (SMM-RO) </span>
<span id="t27_4643" class="t s3_4643">Reports the interruptible state of all logical processors </span>
<span id="t28_4643" class="t s3_4643">in the package. Available only while in SMM and </span>
<span id="t29_4643" class="t s3_4643">MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1. </span>
<span id="t2a_4643" class="t s5_4643">Table 2-12. </span><span id="t2b_4643" class="t s5_4643">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2c_4643" class="t s6_4643">Register </span>
<span id="t2d_4643" class="t s6_4643">Address </span><span id="t2e_4643" class="t s6_4643">Register Name / Bit Fields </span><span id="t2f_4643" class="t s6_4643">Scope </span><span id="t2g_4643" class="t s6_4643">Bit Description </span>
<span id="t2h_4643" class="t s6_4643">Hex </span><span id="t2i_4643" class="t s6_4643">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
