// Seed: 2383909940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
  assign id_10 = 1;
  wire id_16;
  assign id_13[1|1'b0] = 1 & 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_20 = 1;
  wire id_21;
  assign id_3 = id_19;
  tri0 id_22;
  final begin : LABEL_0
    id_1 = 1'b0;
    id_8[1'b0] <= 1'h0;
  end
  wire id_23;
  wire id_24;
  wire id_25;
  always_latch @((id_3) or posedge id_17);
  assign id_10 = id_15;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_3,
      id_2,
      id_23,
      id_13,
      id_20,
      id_18,
      id_4,
      id_24,
      id_3,
      id_14,
      id_8,
      id_7
  );
  tri1 id_26 = 1;
  assign id_22 = 1;
endmodule
