
20. Printing statistics.

=== aes_cipher_top ===

   Number of wires:              16653
   Number of wire bits:          17034
   Number of public wires:         442
   Number of public wire bits:     823
   Number of ports:                  7
   Number of port bits:            388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16498
     gf180mcu_fd_sc_mcu9t5v0__addh_1    277
     gf180mcu_fd_sc_mcu9t5v0__and2_2    884
     gf180mcu_fd_sc_mcu9t5v0__and2_4     29
     gf180mcu_fd_sc_mcu9t5v0__and3_2    135
     gf180mcu_fd_sc_mcu9t5v0__and4_2      4
     gf180mcu_fd_sc_mcu9t5v0__aoi211_2      3
     gf180mcu_fd_sc_mcu9t5v0__aoi21_2   1470
     gf180mcu_fd_sc_mcu9t5v0__aoi21_4      3
     gf180mcu_fd_sc_mcu9t5v0__aoi22_2     16
     gf180mcu_fd_sc_mcu9t5v0__buf_12      6
     gf180mcu_fd_sc_mcu9t5v0__buf_2    354
     gf180mcu_fd_sc_mcu9t5v0__buf_3    210
     gf180mcu_fd_sc_mcu9t5v0__buf_4    184
     gf180mcu_fd_sc_mcu9t5v0__buf_8     26
     gf180mcu_fd_sc_mcu9t5v0__clkbuf_2     32
     gf180mcu_fd_sc_mcu9t5v0__clkbuf_4      4
     gf180mcu_fd_sc_mcu9t5v0__clkbuf_8     26
     gf180mcu_fd_sc_mcu9t5v0__clkinv_2   1100
     gf180mcu_fd_sc_mcu9t5v0__clkinv_3      4
     gf180mcu_fd_sc_mcu9t5v0__clkinv_4      2
     gf180mcu_fd_sc_mcu9t5v0__dffq_2    562
     gf180mcu_fd_sc_mcu9t5v0__inv_2     97
     gf180mcu_fd_sc_mcu9t5v0__inv_3     29
     gf180mcu_fd_sc_mcu9t5v0__inv_4      4
     gf180mcu_fd_sc_mcu9t5v0__inv_8      3
     gf180mcu_fd_sc_mcu9t5v0__mux2_2    227
     gf180mcu_fd_sc_mcu9t5v0__nand2_2   5505
     gf180mcu_fd_sc_mcu9t5v0__nand2_4    220
     gf180mcu_fd_sc_mcu9t5v0__nand3_2   3068
     gf180mcu_fd_sc_mcu9t5v0__nand3_4     28
     gf180mcu_fd_sc_mcu9t5v0__nand4_2     20
     gf180mcu_fd_sc_mcu9t5v0__nor2_2    413
     gf180mcu_fd_sc_mcu9t5v0__nor2_4     12
     gf180mcu_fd_sc_mcu9t5v0__nor3_2     21
     gf180mcu_fd_sc_mcu9t5v0__oai211_2    105
     gf180mcu_fd_sc_mcu9t5v0__oai21_2    516
     gf180mcu_fd_sc_mcu9t5v0__oai21_4     11
     gf180mcu_fd_sc_mcu9t5v0__oai221_2      3
     gf180mcu_fd_sc_mcu9t5v0__oai22_2      6
     gf180mcu_fd_sc_mcu9t5v0__oai31_2      8
     gf180mcu_fd_sc_mcu9t5v0__oai32_2      1
     gf180mcu_fd_sc_mcu9t5v0__or2_2    312
     gf180mcu_fd_sc_mcu9t5v0__or2_4      2
     gf180mcu_fd_sc_mcu9t5v0__or3_2     67
     gf180mcu_fd_sc_mcu9t5v0__or3_4      1
     gf180mcu_fd_sc_mcu9t5v0__xnor2_2     85
     gf180mcu_fd_sc_mcu9t5v0__xnor3_2      1
     gf180mcu_fd_sc_mcu9t5v0__xor2_2    362
     gf180mcu_fd_sc_mcu9t5v0__xor3_2     40

   Chip area for module '\aes_cipher_top': 542978.956800
     of which used for sequential elements: 47585.664000 (8.76%)

