0.6
2018.2
Jul 26 2018
19:36:16
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sim_1/new/TB_Adder_3_Bit.vhd,1685800577,vhdl,,,,tb_adder_3_bit,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/FA.vhd,1685797076,vhdl,,,,fa,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/imports/new/HA.vhd,1685797076,vhdl,,,,ha,,,,,,,,
F:/Workplace/Vivado/Nanoprocessor_Design/Nanoprocessor_Design.srcs/sources_1/new/Adder_3_Bit.vhd,1685799033,vhdl,,,,adder_3_bit,,,,,,,,
