Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  8 23:44:32 2022
| Host         : CDJD-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIVS_top_timing_summary_routed.rpt -pb FIVS_top_timing_summary_routed.pb -rpx FIVS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : FIVS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 330 register/latch pins with no clock driven by root clock pin: clk100mhz (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: FP_controller_0/sck/sck010/ur/po_flag_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: FP_controller_0/scl/scl010/ur/po_flag_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: FP_controller_0/sfp/sfp010/ur/po_flag_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: FP_controller_0/sfp/sfp100/ur/po_flag_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_machine_0/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_machine_0/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: state_machine_0/FSM_sequential_present_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.655        0.000                      0                 1030        0.123        0.000                      0                 1030        3.000        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_wiz_0_i/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_60mhz_clk_wiz_0        {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_i/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_60mhz_clk_wiz_0             10.655        0.000                      0                  994        0.123        0.000                      0                  994        7.353        0.000                       0                   408  
  clkfbout_clk_wiz_0                                                                                                                                                          47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_60mhz_clk_wiz_0  clk_60mhz_clk_wiz_0       12.019        0.000                      0                   36        0.673        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_i/inst/clk_100mhz
  To Clock:  clk_wiz_0_i/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_i/inst/clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_i/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_60mhz_clk_wiz_0
  To Clock:  clk_60mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[17]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.524    17.708    usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[17]
  -------------------------------------------------------------------
                         required time                         17.708    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[22]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.524    17.708    usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[22]
  -------------------------------------------------------------------
                         required time                         17.708    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[3]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.524    17.708    usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.708    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X8Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[4]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X8Y110         FDRE (Setup_fdre_C_R)       -0.524    17.708    usb_keyboard_0/usb_hid_keyboard_0/in_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.708    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[0]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.429    17.803    usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[2]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.429    17.803    usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[3]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.429    17.803    usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.718ns (13.656%)  route 4.540ns (86.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 18.280 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         4.086     7.053    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i_n_1
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.613    18.280    usb_keyboard_0/usb_hid_keyboard_0/clk_60mhz
    SLICE_X9Y110         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[4]/C
                         clock pessimism              0.087    18.367    
                         clock uncertainty           -0.135    18.232    
    SLICE_X9Y110         FDRE (Setup_fdre_C_R)       -0.429    17.803    usb_keyboard_0/usb_hid_keyboard_0/in_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.803    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 10.750    

Slack (MET) :             10.782ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.718ns (13.997%)  route 4.412ns (86.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 18.279 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         3.958     6.925    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn_reg
    SLICE_X10Y111        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.612    18.279    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X10Y111        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[5]/C
                         clock pessimism              0.087    18.366    
                         clock uncertainty           -0.135    18.231    
    SLICE_X10Y111        FDSE (Setup_fdse_C_S)       -0.524    17.707    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         17.707    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 10.782    

Slack (MET) :             10.782ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 0.718ns (13.997%)  route 4.412ns (86.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 18.279 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         3.958     6.925    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn_reg
    SLICE_X10Y111        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.612    18.279    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X10Y111        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[9]/C
                         clock pessimism              0.087    18.366    
                         clock uncertainty           -0.135    18.231    
    SLICE_X10Y111        FDSE (Setup_fdse_C_S)       -0.524    17.707    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         17.707    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 10.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.837%)  route 0.242ns (63.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.644     0.644    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X11Y111        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDSE (Prop_fdse_C_Q)         0.141     0.785 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[3]/Q
                         net (fo=5, routed)           0.242     1.027    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.959     0.959    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.721    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.904    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.737%)  route 0.243ns (63.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.643     0.643    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X11Y112        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDSE (Prop_fdse_C_Q)         0.141     0.784 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[1]/Q
                         net (fo=7, routed)           0.243     1.027    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.959     0.959    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.721    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.904    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.670     0.670    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     0.811 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][14]/Q
                         net (fo=2, routed)           0.068     0.879    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/Q[14]
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.943     0.943    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][6]/C
                         clock pessimism             -0.273     0.670    
    SLICE_X7Y114         FDRE (Hold_fdre_C_D)         0.078     0.748    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][6]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.670     0.670    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     0.811 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][12]/Q
                         net (fo=2, routed)           0.068     0.879    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/Q[12]
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.943     0.943    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][4]/C
                         clock pessimism             -0.273     0.670    
    SLICE_X7Y114         FDRE (Hold_fdre_C_D)         0.076     0.746    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][4]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.185%)  route 0.234ns (58.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.643     0.643    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X10Y112        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDSE (Prop_fdse_C_Q)         0.164     0.807 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[7]/Q
                         net (fo=7, routed)           0.234     1.041    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.959     0.959    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.721    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.904    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.670     0.670    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     0.811 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][10]/Q
                         net (fo=2, routed)           0.068     0.879    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/Q[10]
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.943     0.943    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X7Y114         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][2]/C
                         clock pessimism             -0.273     0.670    
    SLICE_X7Y114         FDRE (Hold_fdre_C_D)         0.071     0.741    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.670     0.670    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/clk_60mhz
    SLICE_X0Y116         FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDSE (Prop_fdse_C_Q)         0.141     0.811 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[0]/Q
                         net (fo=2, routed)           0.069     0.880    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/p_1_in_1[1]
    SLICE_X0Y116         FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.943     0.943    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/clk_60mhz
    SLICE_X0Y116         FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[1]/C
                         clock pessimism             -0.273     0.670    
    SLICE_X0Y116         FDSE (Hold_fdse_C_D)         0.071     0.741    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_rx_i/rx_crc16_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.487%)  route 0.181ns (52.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.668     0.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X6Y117         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     0.832 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wLength][7]/Q
                         net (fo=2, routed)           0.181     1.013    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/Q[7]
    SLICE_X6Y114         SRL16E                                       r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.943     0.943    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X6Y114         SRL16E                                       r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][7]_srl2/CLK
                         clock pessimism             -0.258     0.685    
    SLICE_X6Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.868    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.082%)  route 0.245ns (59.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.643     0.643    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X10Y112        FDSE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDSE (Prop_fdse_C_Q)         0.164     0.807 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/desc_addr_reg[8]/Q
                         net (fo=6, routed)           0.245     1.052    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.959     0.959    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.238     0.721    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.904    usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/tp_pid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/pid_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_60mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.383%)  route 0.127ns (40.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.642     0.642    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/clk_60mhz
    SLICE_X9Y115         FDRE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/tp_pid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     0.783 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/tp_pid_reg[0]/Q
                         net (fo=3, routed)           0.127     0.910    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/D[0]
    SLICE_X10Y115        LUT1 (Prop_lut1_I0_O)        0.045     0.955 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/pid[4]_i_1/O
                         net (fo=1, routed)           0.000     0.955    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/p_0_out[4]
    SLICE_X10Y115        FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/pid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.915     0.915    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X10Y115        FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/pid_reg[4]/C
                         clock pessimism             -0.238     0.677    
    SLICE_X10Y115        FDCE (Hold_fdce_C_D)         0.121     0.798    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/pid_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_60mhz_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X0Y44     usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X0Y44     usb_keyboard_0/usb_hid_keyboard_0/parameter_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X0Y42     usb_keyboard_0/key_value_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    clk_wiz_0_i/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         16.667      15.667     SLICE_X13Y105    FP_controller_0/sck/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X13Y103    FP_controller_0/sck/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X13Y103    FP_controller_0/sck/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X13Y104    FP_controller_0/sck/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X13Y105    FP_controller_0/sck/start_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y114     usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/setup_cmd_reg[wIndex][4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    clk_wiz_0_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_0_i/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_60mhz_clk_wiz_0
  To Clock:  clk_60mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[10]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.718%)  route 3.334ns (82.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.275 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.881     5.848    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y116        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.608    18.275    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y116        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[10]/C
                         clock pessimism              0.087    18.362    
                         clock uncertainty           -0.135    18.227    
    SLICE_X12Y116        FDPE (Recov_fdpe_C_PRE)     -0.361    17.866    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[10]
  -------------------------------------------------------------------
                         required time                         17.866    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[11]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.718%)  route 3.334ns (82.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.275 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.881     5.848    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y116        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.608    18.275    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y116        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[11]/C
                         clock pessimism              0.087    18.362    
                         clock uncertainty           -0.135    18.227    
    SLICE_X12Y116        FDPE (Recov_fdpe_C_PRE)     -0.361    17.866    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[11]
  -------------------------------------------------------------------
                         required time                         17.866    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[14]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.718%)  route 3.334ns (82.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.275 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.881     5.848    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y116        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.608    18.275    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y116        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[14]/C
                         clock pessimism              0.087    18.362    
                         clock uncertainty           -0.135    18.227    
    SLICE_X12Y116        FDPE (Recov_fdpe_C_PRE)     -0.361    17.866    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[14]
  -------------------------------------------------------------------
                         required time                         17.866    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[9]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.718%)  route 3.334ns (82.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 18.275 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.881     5.848    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y116        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.608    18.275    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y116        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[9]/C
                         clock pessimism              0.087    18.362    
                         clock uncertainty           -0.135    18.227    
    SLICE_X12Y116        FDPE (Recov_fdpe_C_PRE)     -0.361    17.866    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[9]
  -------------------------------------------------------------------
                         required time                         17.866    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[3]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.718ns (18.410%)  route 3.182ns (81.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 18.271 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.729     5.695    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y119        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.604    18.271    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y119        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[3]/C
                         clock pessimism              0.087    18.358    
                         clock uncertainty           -0.135    18.223    
    SLICE_X12Y119        FDPE (Recov_fdpe_C_PRE)     -0.361    17.862    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[3]
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[4]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.718ns (18.410%)  route 3.182ns (81.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 18.271 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.729     5.695    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y119        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.604    18.271    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y119        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[4]/C
                         clock pessimism              0.087    18.358    
                         clock uncertainty           -0.135    18.223    
    SLICE_X12Y119        FDPE (Recov_fdpe_C_PRE)     -0.361    17.862    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[4]
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[5]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.718ns (18.410%)  route 3.182ns (81.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 18.271 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.729     5.695    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y119        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.604    18.271    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y119        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[5]/C
                         clock pessimism              0.087    18.358    
                         clock uncertainty           -0.135    18.223    
    SLICE_X12Y119        FDPE (Recov_fdpe_C_PRE)     -0.361    17.862    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[5]
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.168ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[12]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.718ns (18.403%)  route 3.184ns (81.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 18.274 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.730     5.697    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y117        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    18.274    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y117        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[12]/C
                         clock pessimism              0.087    18.361    
                         clock uncertainty           -0.135    18.226    
    SLICE_X12Y117        FDPE (Recov_fdpe_C_PRE)     -0.361    17.865    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[12]
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 12.168    

Slack (MET) :             12.168ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[13]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.718ns (18.403%)  route 3.184ns (81.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 18.274 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.730     5.697    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y117        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.607    18.274    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y117        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[13]/C
                         clock pessimism              0.087    18.361    
                         clock uncertainty           -0.135    18.226    
    SLICE_X12Y117        FDPE (Recov_fdpe_C_PRE)     -0.361    17.865    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[13]
  -------------------------------------------------------------------
                         required time                         17.865    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                 12.168    

Slack (MET) :             12.306ns  (required time - arrival time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[6]/PRE
                            (recovery check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_60mhz_clk_wiz_0 rise@16.667ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.718ns (19.088%)  route 3.044ns (80.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 18.272 - 16.667 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.575     1.575    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.795     1.795    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.419     2.214 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.453     2.668    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.299     2.967 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         2.590     5.557    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X12Y118        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457    18.124    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.995 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.576    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.667 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         1.605    18.272    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X12Y118        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[6]/C
                         clock pessimism              0.087    18.359    
                         clock uncertainty           -0.135    18.224    
    SLICE_X12Y118        FDPE (Recov_fdpe_C_PRE)     -0.361    17.863    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[6]
  -------------------------------------------------------------------
                         required time                         17.863    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                 12.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 state_machine_0/clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FP_controller_0/scl/rst_reg/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.169%)  route 0.411ns (68.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.646     0.646    state_machine_0/clk_60mhz
    SLICE_X16Y105        FDRE                                         r  state_machine_0/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141     0.787 f  state_machine_0/clear_reg/Q
                         net (fo=7, routed)           0.185     0.972    state_machine_0/clear
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.045     1.017 f  state_machine_0/rst_i_2__0/O
                         net (fo=1, routed)           0.225     1.243    FP_controller_0/scl/rst_reg_0
    SLICE_X18Y105        FDCE                                         f  FP_controller_0/scl/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.919     0.919    FP_controller_0/scl/clk_60mhz
    SLICE_X18Y105        FDCE                                         r  FP_controller_0/scl/rst_reg/C
                         clock pessimism             -0.257     0.662    
    SLICE_X18Y105        FDCE (Remov_fdce_C_CLR)     -0.092     0.570    FP_controller_0/scl/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 FP_controller_0/sfp/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FP_controller_0/sfp/rst_reg/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.883%)  route 0.458ns (71.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.645     0.645    FP_controller_0/sfp/clk_60mhz
    SLICE_X19Y109        FDCE                                         r  FP_controller_0/sfp/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  FP_controller_0/sfp/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.225     1.011    FP_controller_0/sfp/state[2]
    SLICE_X14Y109        LUT5 (Prop_lut5_I0_O)        0.045     1.056 f  FP_controller_0/sfp/rst_i_2/O
                         net (fo=1, routed)           0.233     1.289    FP_controller_0/sfp/rst_i_2_n_1
    SLICE_X20Y110        FDCE                                         f  FP_controller_0/sfp/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.917     0.917    FP_controller_0/sfp/clk_60mhz
    SLICE_X20Y110        FDCE                                         r  FP_controller_0/sfp/rst_reg/C
                         clock pessimism             -0.238     0.679    
    SLICE_X20Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.587    FP_controller_0/sfp/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 state_machine_0/check_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FP_controller_0/sck/rst_reg/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.184ns (27.392%)  route 0.488ns (72.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.646     0.646    state_machine_0/clk_60mhz
    SLICE_X16Y105        FDRE                                         r  state_machine_0/check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141     0.787 f  state_machine_0/check_reg/Q
                         net (fo=7, routed)           0.301     1.088    state_machine_0/check
    SLICE_X16Y105        LUT3 (Prop_lut3_I0_O)        0.043     1.131 f  state_machine_0/rst_i_2__1/O
                         net (fo=1, routed)           0.187     1.318    FP_controller_0/sck/rst_reg_0
    SLICE_X13Y104        FDCE                                         f  FP_controller_0/sck/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.920     0.920    FP_controller_0/sck/clk_60mhz
    SLICE_X13Y104        FDCE                                         r  FP_controller_0/sck/rst_reg/C
                         clock pessimism             -0.238     0.682    
    SLICE_X13Y104        FDCE (Remov_fdce_C_CLR)     -0.159     0.523    FP_controller_0/sck/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.227ns (19.739%)  route 0.923ns (80.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.739     1.815    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X9Y116         FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X9Y116         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[0]/C
                         clock pessimism             -0.238     0.676    
    SLICE_X9Y116         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.227ns (19.739%)  route 0.923ns (80.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.739     1.815    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X9Y116         FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X9Y116         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[1]/C
                         clock pessimism             -0.238     0.676    
    SLICE_X9Y116         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.227ns (19.739%)  route 0.923ns (80.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.739     1.815    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X9Y116         FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X9Y116         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[2]/C
                         clock pessimism             -0.238     0.676    
    SLICE_X9Y116         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.227ns (19.739%)  route 0.923ns (80.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.739     1.815    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X9Y116         FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X9Y116         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[3]/C
                         clock pessimism             -0.238     0.676    
    SLICE_X9Y116         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[15]/PRE
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.227ns (17.753%)  route 1.052ns (82.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.867     1.944    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X10Y116        FDPE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X10Y116        FDPE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[15]/C
                         clock pessimism             -0.238     0.676    
    SLICE_X10Y116        FDPE (Remov_fdpe_C_PRE)     -0.071     0.605    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/crc16_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tp_byte_req_reg/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.227ns (17.753%)  route 1.052ns (82.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.867     1.944    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X11Y116        FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tp_byte_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X11Y116        FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tp_byte_req_reg/C
                         clock pessimism             -0.238     0.676    
    SLICE_X11Y116        FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tp_byte_req_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg/CLR
                            (removal check against rising-edge clock clk_60mhz_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_60mhz_clk_wiz_0 rise@0.000ns - clk_60mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.227ns (17.753%)  route 1.052ns (82.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.549     0.549    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.665     0.665    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/clk_60mhz
    SLICE_X3Y121         FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.128     0.793 r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usb_rstn_reg/Q
                         net (fo=13, routed)          0.184     0.977    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/usb_rstn
    SLICE_X7Y119         LUT1 (Prop_lut1_I0_O)        0.099     1.076 f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_transaction_i/FSM_sequential_status[3]_i_1/O
                         net (fo=145, routed)         0.867     1.944    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg_0
    SLICE_X11Y116        FDCE                                         f  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_60mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.817     0.817    clk_wiz_0_i/inst/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz_0_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz_0_i/inst/clk_60mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz_0_i/inst/clkout1_buf/O
                         net (fo=406, routed)         0.914     0.914    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/clk_60mhz
    SLICE_X11Y116        FDCE                                         r  usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg/C
                         clock pessimism             -0.238     0.676    
    SLICE_X11Y116        FDCE (Remov_fdce_C_CLR)     -0.092     0.584    usb_keyboard_0/usb_hid_keyboard_0/usbfs_core_i/usbfs_packet_tx_i/tx_bit_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.360    





