$date
	Tue Apr 27 17:02:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Sequence_Detector_Moore_FSM_Verilog $end
$var wire 1 ! detector_out $end
$var reg 1 " clock $end
$var reg 1 # reset $end
$var reg 1 $ sequence_in $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ sequence_in $end
$var reg 3 & current_state [2:0] $end
$var reg 1 ! detector_out $end
$var reg 3 ' next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
1#
0"
0!
$end
#5000
b1 %
1"
#10000
b10 %
0"
#15000
b11 %
1"
#20000
b100 %
0"
#25000
b101 %
1"
#30000
b110 %
0"
0#
#35000
b111 %
1"
#40000
b1000 %
0"
#45000
b1001 %
1"
#50000
b1010 %
0"
#55000
b1011 %
1"
#60000
b1100 %
0"
#65000
b1101 %
1"
#70000
b1 '
b1110 %
0"
1$
#75000
b1 &
b1111 %
1"
#80000
b11 '
b10000 %
0"
0$
#85000
b0 '
b11 &
b10001 %
1"
#90000
b10 '
b10010 %
0"
1$
#95000
b110 '
b10 &
b10011 %
1"
#100000
b10100 %
0"
#105000
1!
b1 '
b110 &
b10101 %
1"
#110000
b11 '
b10110 %
0"
0$
#115000
0!
b0 '
b11 &
b10111 %
1"
#120000
b11000 %
0"
#125000
b0 &
b11001 %
1"
#130000
b1 '
b11010 %
0"
1$
#135000
b1 &
b11011 %
1"
#140000
b11100 %
0"
#145000
b11101 %
1"
#150000
b11 '
b11110 %
0"
0$
#155000
b0 '
b11 &
b11111 %
1"
#160000
b100000 %
0"
#165000
b0 &
b100001 %
1"
#170000
b100010 %
0"
#175000
b100011 %
1"
#180000
b100100 %
0"
#185000
b100101 %
1"
#190000
b100110 %
0"
#195000
b100111 %
1"
#200000
b101000 %
0"
#205000
b101001 %
1"
