--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock KEYSET<0>
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.407(R)|    3.122(R)|clk               |   0.000|
ram1_data<0> |   -3.303(R)|    6.095(R)|clk               |   0.000|
ram1_data<1> |   -1.836(R)|    4.916(R)|clk               |   0.000|
ram1_data<2> |   -1.809(R)|    4.906(R)|clk               |   0.000|
ram1_data<3> |   -2.103(R)|    5.136(R)|clk               |   0.000|
ram1_data<4> |   -3.067(R)|    5.911(R)|clk               |   0.000|
ram1_data<5> |   -3.404(R)|    6.178(R)|clk               |   0.000|
ram1_data<6> |   -1.848(R)|    4.950(R)|clk               |   0.000|
ram1_data<7> |   -2.689(R)|    5.608(R)|clk               |   0.000|
ram1_data<8> |   -2.182(R)|    5.205(R)|clk               |   0.000|
ram1_data<9> |   -2.672(R)|    5.597(R)|clk               |   0.000|
ram1_data<10>|   -2.560(R)|    5.521(R)|clk               |   0.000|
ram1_data<11>|   -2.323(R)|    5.331(R)|clk               |   0.000|
ram1_data<12>|   -2.751(R)|    5.655(R)|clk               |   0.000|
ram1_data<13>|   -2.140(R)|    5.166(R)|clk               |   0.000|
ram1_data<14>|   -2.186(R)|    5.203(R)|clk               |   0.000|
ram1_data<15>|   -2.235(R)|    5.237(R)|clk               |   0.000|
ram2_data<0> |   -0.694(R)|    5.003(R)|clk               |   0.000|
ram2_data<1> |   -0.658(R)|    4.562(R)|clk               |   0.000|
ram2_data<2> |    1.409(R)|    5.086(R)|clk               |   0.000|
ram2_data<3> |   -0.872(R)|    5.588(R)|clk               |   0.000|
ram2_data<4> |   -1.380(R)|    5.605(R)|clk               |   0.000|
ram2_data<5> |   -1.214(R)|    4.745(R)|clk               |   0.000|
ram2_data<6> |   -0.453(R)|    5.787(R)|clk               |   0.000|
ram2_data<7> |   -1.325(R)|    5.422(R)|clk               |   0.000|
ram2_data<8> |   -1.642(R)|    4.925(R)|clk               |   0.000|
ram2_data<9> |   -1.265(R)|    4.571(R)|clk               |   0.000|
ram2_data<10>|   -1.203(R)|    5.236(R)|clk               |   0.000|
ram2_data<11>|   -0.712(R)|    5.705(R)|clk               |   0.000|
ram2_data<12>|   -0.112(R)|    5.062(R)|clk               |   0.000|
ram2_data<13>|   -0.732(R)|    4.366(R)|clk               |   0.000|
ram2_data<14>|   -1.140(R)|    5.035(R)|clk               |   0.000|
ram2_data<15>|   -0.338(R)|    5.326(R)|clk               |   0.000|
tbre         |   -0.783(R)|    4.079(R)|clk               |   0.000|
tsre         |   -0.468(R)|    3.827(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock KEYSET<1>
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.223(R)|    3.289(R)|clk               |   0.000|
ram1_data<0> |   -3.487(R)|    6.262(R)|clk               |   0.000|
ram1_data<1> |   -2.020(R)|    5.083(R)|clk               |   0.000|
ram1_data<2> |   -1.993(R)|    5.073(R)|clk               |   0.000|
ram1_data<3> |   -2.287(R)|    5.303(R)|clk               |   0.000|
ram1_data<4> |   -3.251(R)|    6.078(R)|clk               |   0.000|
ram1_data<5> |   -3.588(R)|    6.345(R)|clk               |   0.000|
ram1_data<6> |   -2.032(R)|    5.117(R)|clk               |   0.000|
ram1_data<7> |   -2.873(R)|    5.775(R)|clk               |   0.000|
ram1_data<8> |   -2.366(R)|    5.372(R)|clk               |   0.000|
ram1_data<9> |   -2.856(R)|    5.764(R)|clk               |   0.000|
ram1_data<10>|   -2.744(R)|    5.688(R)|clk               |   0.000|
ram1_data<11>|   -2.507(R)|    5.498(R)|clk               |   0.000|
ram1_data<12>|   -2.935(R)|    5.822(R)|clk               |   0.000|
ram1_data<13>|   -2.324(R)|    5.333(R)|clk               |   0.000|
ram1_data<14>|   -2.370(R)|    5.370(R)|clk               |   0.000|
ram1_data<15>|   -2.419(R)|    5.404(R)|clk               |   0.000|
ram2_data<0> |   -0.878(R)|    5.170(R)|clk               |   0.000|
ram2_data<1> |   -0.842(R)|    4.729(R)|clk               |   0.000|
ram2_data<2> |    1.225(R)|    5.253(R)|clk               |   0.000|
ram2_data<3> |   -1.056(R)|    5.755(R)|clk               |   0.000|
ram2_data<4> |   -1.564(R)|    5.772(R)|clk               |   0.000|
ram2_data<5> |   -1.398(R)|    4.912(R)|clk               |   0.000|
ram2_data<6> |   -0.637(R)|    5.954(R)|clk               |   0.000|
ram2_data<7> |   -1.509(R)|    5.589(R)|clk               |   0.000|
ram2_data<8> |   -1.826(R)|    5.092(R)|clk               |   0.000|
ram2_data<9> |   -1.449(R)|    4.738(R)|clk               |   0.000|
ram2_data<10>|   -1.387(R)|    5.403(R)|clk               |   0.000|
ram2_data<11>|   -0.896(R)|    5.872(R)|clk               |   0.000|
ram2_data<12>|   -0.296(R)|    5.229(R)|clk               |   0.000|
ram2_data<13>|   -0.916(R)|    4.533(R)|clk               |   0.000|
ram2_data<14>|   -1.324(R)|    5.202(R)|clk               |   0.000|
ram2_data<15>|   -0.522(R)|    5.493(R)|clk               |   0.000|
tbre         |   -0.967(R)|    4.246(R)|clk               |   0.000|
tsre         |   -0.652(R)|    3.994(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk1x
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.765(R)|    2.610(R)|clk               |   0.000|
ram1_data<0> |   -2.945(R)|    5.583(R)|clk               |   0.000|
ram1_data<1> |   -1.478(R)|    4.404(R)|clk               |   0.000|
ram1_data<2> |   -1.451(R)|    4.394(R)|clk               |   0.000|
ram1_data<3> |   -1.745(R)|    4.624(R)|clk               |   0.000|
ram1_data<4> |   -2.709(R)|    5.399(R)|clk               |   0.000|
ram1_data<5> |   -3.046(R)|    5.666(R)|clk               |   0.000|
ram1_data<6> |   -1.490(R)|    4.438(R)|clk               |   0.000|
ram1_data<7> |   -2.331(R)|    5.096(R)|clk               |   0.000|
ram1_data<8> |   -1.824(R)|    4.693(R)|clk               |   0.000|
ram1_data<9> |   -2.314(R)|    5.085(R)|clk               |   0.000|
ram1_data<10>|   -2.202(R)|    5.009(R)|clk               |   0.000|
ram1_data<11>|   -1.965(R)|    4.819(R)|clk               |   0.000|
ram1_data<12>|   -2.393(R)|    5.143(R)|clk               |   0.000|
ram1_data<13>|   -1.782(R)|    4.654(R)|clk               |   0.000|
ram1_data<14>|   -1.828(R)|    4.691(R)|clk               |   0.000|
ram1_data<15>|   -1.877(R)|    4.725(R)|clk               |   0.000|
ram2_data<0> |   -0.336(R)|    4.491(R)|clk               |   0.000|
ram2_data<1> |   -0.300(R)|    4.050(R)|clk               |   0.000|
ram2_data<2> |    1.767(R)|    4.574(R)|clk               |   0.000|
ram2_data<3> |   -0.514(R)|    5.076(R)|clk               |   0.000|
ram2_data<4> |   -1.022(R)|    5.093(R)|clk               |   0.000|
ram2_data<5> |   -0.856(R)|    4.233(R)|clk               |   0.000|
ram2_data<6> |   -0.095(R)|    5.275(R)|clk               |   0.000|
ram2_data<7> |   -0.967(R)|    4.910(R)|clk               |   0.000|
ram2_data<8> |   -1.284(R)|    4.413(R)|clk               |   0.000|
ram2_data<9> |   -0.907(R)|    4.059(R)|clk               |   0.000|
ram2_data<10>|   -0.845(R)|    4.724(R)|clk               |   0.000|
ram2_data<11>|   -0.354(R)|    5.193(R)|clk               |   0.000|
ram2_data<12>|    0.246(R)|    4.550(R)|clk               |   0.000|
ram2_data<13>|   -0.374(R)|    3.854(R)|clk               |   0.000|
ram2_data<14>|   -0.782(R)|    4.523(R)|clk               |   0.000|
ram2_data<15>|    0.020(R)|    4.814(R)|clk               |   0.000|
tbre         |   -0.425(R)|    3.567(R)|clk               |   0.000|
tsre         |   -0.110(R)|    3.315(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk11m
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.251(R)|    3.253(R)|clk               |   0.000|
ram1_data<0> |   -3.459(R)|    6.226(R)|clk               |   0.000|
ram1_data<1> |   -1.992(R)|    5.047(R)|clk               |   0.000|
ram1_data<2> |   -1.965(R)|    5.037(R)|clk               |   0.000|
ram1_data<3> |   -2.259(R)|    5.267(R)|clk               |   0.000|
ram1_data<4> |   -3.223(R)|    6.042(R)|clk               |   0.000|
ram1_data<5> |   -3.560(R)|    6.309(R)|clk               |   0.000|
ram1_data<6> |   -2.004(R)|    5.081(R)|clk               |   0.000|
ram1_data<7> |   -2.845(R)|    5.739(R)|clk               |   0.000|
ram1_data<8> |   -2.338(R)|    5.336(R)|clk               |   0.000|
ram1_data<9> |   -2.828(R)|    5.728(R)|clk               |   0.000|
ram1_data<10>|   -2.716(R)|    5.652(R)|clk               |   0.000|
ram1_data<11>|   -2.479(R)|    5.462(R)|clk               |   0.000|
ram1_data<12>|   -2.907(R)|    5.786(R)|clk               |   0.000|
ram1_data<13>|   -2.296(R)|    5.297(R)|clk               |   0.000|
ram1_data<14>|   -2.342(R)|    5.334(R)|clk               |   0.000|
ram1_data<15>|   -2.391(R)|    5.368(R)|clk               |   0.000|
ram2_data<0> |   -0.850(R)|    5.134(R)|clk               |   0.000|
ram2_data<1> |   -0.814(R)|    4.693(R)|clk               |   0.000|
ram2_data<2> |    1.253(R)|    5.217(R)|clk               |   0.000|
ram2_data<3> |   -1.028(R)|    5.719(R)|clk               |   0.000|
ram2_data<4> |   -1.536(R)|    5.736(R)|clk               |   0.000|
ram2_data<5> |   -1.370(R)|    4.876(R)|clk               |   0.000|
ram2_data<6> |   -0.609(R)|    5.918(R)|clk               |   0.000|
ram2_data<7> |   -1.481(R)|    5.553(R)|clk               |   0.000|
ram2_data<8> |   -1.798(R)|    5.056(R)|clk               |   0.000|
ram2_data<9> |   -1.421(R)|    4.702(R)|clk               |   0.000|
ram2_data<10>|   -1.359(R)|    5.367(R)|clk               |   0.000|
ram2_data<11>|   -0.868(R)|    5.836(R)|clk               |   0.000|
ram2_data<12>|   -0.268(R)|    5.193(R)|clk               |   0.000|
ram2_data<13>|   -0.888(R)|    4.497(R)|clk               |   0.000|
ram2_data<14>|   -1.296(R)|    5.166(R)|clk               |   0.000|
ram2_data<15>|   -0.494(R)|    5.457(R)|clk               |   0.000|
tbre         |   -0.939(R)|    4.210(R)|clk               |   0.000|
tsre         |   -0.624(R)|    3.958(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk50m
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
data_ready   |    0.565(R)|    2.860(R)|clk               |   0.000|
ram1_data<0> |   -3.145(R)|    5.833(R)|clk               |   0.000|
ram1_data<1> |   -1.678(R)|    4.654(R)|clk               |   0.000|
ram1_data<2> |   -1.651(R)|    4.644(R)|clk               |   0.000|
ram1_data<3> |   -1.945(R)|    4.874(R)|clk               |   0.000|
ram1_data<4> |   -2.909(R)|    5.649(R)|clk               |   0.000|
ram1_data<5> |   -3.246(R)|    5.916(R)|clk               |   0.000|
ram1_data<6> |   -1.690(R)|    4.688(R)|clk               |   0.000|
ram1_data<7> |   -2.531(R)|    5.346(R)|clk               |   0.000|
ram1_data<8> |   -2.024(R)|    4.943(R)|clk               |   0.000|
ram1_data<9> |   -2.514(R)|    5.335(R)|clk               |   0.000|
ram1_data<10>|   -2.402(R)|    5.259(R)|clk               |   0.000|
ram1_data<11>|   -2.165(R)|    5.069(R)|clk               |   0.000|
ram1_data<12>|   -2.593(R)|    5.393(R)|clk               |   0.000|
ram1_data<13>|   -1.982(R)|    4.904(R)|clk               |   0.000|
ram1_data<14>|   -2.028(R)|    4.941(R)|clk               |   0.000|
ram1_data<15>|   -2.077(R)|    4.975(R)|clk               |   0.000|
ram2_data<0> |   -0.536(R)|    4.741(R)|clk               |   0.000|
ram2_data<1> |   -0.500(R)|    4.300(R)|clk               |   0.000|
ram2_data<2> |    1.567(R)|    4.824(R)|clk               |   0.000|
ram2_data<3> |   -0.714(R)|    5.326(R)|clk               |   0.000|
ram2_data<4> |   -1.222(R)|    5.343(R)|clk               |   0.000|
ram2_data<5> |   -1.056(R)|    4.483(R)|clk               |   0.000|
ram2_data<6> |   -0.295(R)|    5.525(R)|clk               |   0.000|
ram2_data<7> |   -1.167(R)|    5.160(R)|clk               |   0.000|
ram2_data<8> |   -1.484(R)|    4.663(R)|clk               |   0.000|
ram2_data<9> |   -1.107(R)|    4.309(R)|clk               |   0.000|
ram2_data<10>|   -1.045(R)|    4.974(R)|clk               |   0.000|
ram2_data<11>|   -0.554(R)|    5.443(R)|clk               |   0.000|
ram2_data<12>|    0.046(R)|    4.800(R)|clk               |   0.000|
ram2_data<13>|   -0.574(R)|    4.104(R)|clk               |   0.000|
ram2_data<14>|   -0.982(R)|    4.773(R)|clk               |   0.000|
ram2_data<15>|   -0.180(R)|    5.064(R)|clk               |   0.000|
tbre         |   -0.625(R)|    3.817(R)|clk               |   0.000|
tsre         |   -0.310(R)|    3.565(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock KEYSET<0> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   20.187(R)|clk               |   0.000|
digit1<1>    |   20.262(R)|clk               |   0.000|
digit1<2>    |   20.357(R)|clk               |   0.000|
digit1<3>    |   20.486(R)|clk               |   0.000|
digit1<4>    |   20.413(R)|clk               |   0.000|
digit1<5>    |   19.665(R)|clk               |   0.000|
digit1<6>    |   19.602(R)|clk               |   0.000|
digit2<0>    |   17.280(R)|clk               |   0.000|
digit2<1>    |   16.887(R)|clk               |   0.000|
digit2<2>    |   17.006(R)|clk               |   0.000|
digit2<3>    |   17.463(R)|clk               |   0.000|
digit2<4>    |   21.140(R)|clk               |   0.000|
digit2<5>    |   17.534(R)|clk               |   0.000|
digit2<6>    |   17.512(R)|clk               |   0.000|
led<0>       |   32.233(R)|clk               |   0.000|
             |   27.917(F)|clk               |   0.000|
led<1>       |   32.325(R)|clk               |   0.000|
             |   24.184(F)|clk               |   0.000|
led<2>       |   32.017(R)|clk               |   0.000|
             |   26.471(F)|clk               |   0.000|
led<3>       |   32.177(R)|clk               |   0.000|
             |   25.750(F)|clk               |   0.000|
led<4>       |   30.516(R)|clk               |   0.000|
             |   26.935(F)|clk               |   0.000|
led<5>       |   30.716(R)|clk               |   0.000|
             |   25.744(F)|clk               |   0.000|
led<6>       |   30.974(R)|clk               |   0.000|
             |   25.664(F)|clk               |   0.000|
led<7>       |   32.192(R)|clk               |   0.000|
             |   28.500(F)|clk               |   0.000|
led<8>       |   30.844(R)|clk               |   0.000|
             |   26.983(F)|clk               |   0.000|
led<9>       |   30.210(R)|clk               |   0.000|
             |   25.775(F)|clk               |   0.000|
led<10>      |   31.605(R)|clk               |   0.000|
             |   27.042(F)|clk               |   0.000|
led<11>      |   30.096(R)|clk               |   0.000|
             |   27.680(F)|clk               |   0.000|
led<12>      |   29.585(R)|clk               |   0.000|
             |   27.292(F)|clk               |   0.000|
led<13>      |   30.394(R)|clk               |   0.000|
             |   27.777(F)|clk               |   0.000|
led<14>      |   31.318(R)|clk               |   0.000|
             |   27.125(F)|clk               |   0.000|
led<15>      |   30.462(R)|clk               |   0.000|
             |   27.784(F)|clk               |   0.000|
ram1_addr<0> |   14.436(F)|clk               |   0.000|
ram1_addr<1> |   14.376(F)|clk               |   0.000|
ram1_addr<2> |   14.597(F)|clk               |   0.000|
ram1_addr<3> |   14.328(F)|clk               |   0.000|
ram1_addr<4> |   14.395(F)|clk               |   0.000|
ram1_addr<5> |   14.335(F)|clk               |   0.000|
ram1_addr<6> |   13.961(F)|clk               |   0.000|
ram1_addr<7> |   13.706(F)|clk               |   0.000|
ram1_addr<8> |   14.223(F)|clk               |   0.000|
ram1_addr<9> |   14.148(F)|clk               |   0.000|
ram1_addr<10>|   13.631(F)|clk               |   0.000|
ram1_addr<11>|   13.635(F)|clk               |   0.000|
ram1_addr<12>|   14.584(F)|clk               |   0.000|
ram1_addr<13>|   14.481(F)|clk               |   0.000|
ram1_addr<14>|   14.460(F)|clk               |   0.000|
ram1_addr<15>|   14.240(F)|clk               |   0.000|
ram1_data<0> |   13.893(F)|clk               |   0.000|
ram1_data<1> |   14.239(F)|clk               |   0.000|
ram1_data<2> |   14.243(F)|clk               |   0.000|
ram1_data<3> |   13.637(F)|clk               |   0.000|
ram1_data<4> |   13.701(F)|clk               |   0.000|
ram1_data<5> |   14.645(F)|clk               |   0.000|
ram1_data<6> |   14.123(F)|clk               |   0.000|
ram1_data<7> |   13.942(F)|clk               |   0.000|
ram1_data<8> |   14.247(F)|clk               |   0.000|
ram1_data<9> |   13.980(F)|clk               |   0.000|
ram1_data<10>|   14.565(F)|clk               |   0.000|
ram1_data<11>|   14.519(F)|clk               |   0.000|
ram1_data<12>|   14.414(F)|clk               |   0.000|
ram1_data<13>|   14.316(F)|clk               |   0.000|
ram1_data<14>|   15.204(F)|clk               |   0.000|
ram1_data<15>|   14.843(F)|clk               |   0.000|
ram1_en      |   15.501(F)|clk               |   0.000|
ram1_oe      |   15.870(F)|clk               |   0.000|
ram1_we      |   17.078(F)|clk               |   0.000|
ram2_addr<0> |   18.286(R)|clk               |   0.000|
             |   20.112(F)|clk               |   0.000|
ram2_addr<1> |   19.456(R)|clk               |   0.000|
             |   20.569(F)|clk               |   0.000|
ram2_addr<2> |   18.698(R)|clk               |   0.000|
             |   19.667(F)|clk               |   0.000|
ram2_addr<3> |   17.565(R)|clk               |   0.000|
             |   20.785(F)|clk               |   0.000|
ram2_addr<4> |   19.186(R)|clk               |   0.000|
             |   20.074(F)|clk               |   0.000|
ram2_addr<5> |   19.992(R)|clk               |   0.000|
             |   20.557(F)|clk               |   0.000|
ram2_addr<6> |   18.167(R)|clk               |   0.000|
             |   21.648(F)|clk               |   0.000|
ram2_addr<7> |   18.567(R)|clk               |   0.000|
             |   21.857(F)|clk               |   0.000|
ram2_addr<8> |   18.110(R)|clk               |   0.000|
             |   21.469(F)|clk               |   0.000|
ram2_addr<9> |   19.384(R)|clk               |   0.000|
             |   21.192(F)|clk               |   0.000|
ram2_addr<10>|   18.449(R)|clk               |   0.000|
             |   21.000(F)|clk               |   0.000|
ram2_addr<11>|   19.529(R)|clk               |   0.000|
             |   21.776(F)|clk               |   0.000|
ram2_addr<12>|   18.819(R)|clk               |   0.000|
             |   21.471(F)|clk               |   0.000|
ram2_addr<13>|   17.114(R)|clk               |   0.000|
             |   21.720(F)|clk               |   0.000|
ram2_addr<14>|   17.526(R)|clk               |   0.000|
             |   21.423(F)|clk               |   0.000|
ram2_addr<15>|   18.300(R)|clk               |   0.000|
             |   19.027(F)|clk               |   0.000|
ram2_data<0> |   19.043(F)|clk               |   0.000|
ram2_data<1> |   20.191(F)|clk               |   0.000|
ram2_data<2> |   18.374(F)|clk               |   0.000|
ram2_data<3> |   18.096(F)|clk               |   0.000|
ram2_data<4> |   19.425(F)|clk               |   0.000|
ram2_data<5> |   18.768(F)|clk               |   0.000|
ram2_data<6> |   18.371(F)|clk               |   0.000|
ram2_data<7> |   18.026(F)|clk               |   0.000|
ram2_data<8> |   18.730(F)|clk               |   0.000|
ram2_data<9> |   18.590(F)|clk               |   0.000|
ram2_data<10>|   18.557(F)|clk               |   0.000|
ram2_data<11>|   18.037(F)|clk               |   0.000|
ram2_data<12>|   17.939(F)|clk               |   0.000|
ram2_data<13>|   18.919(F)|clk               |   0.000|
ram2_data<14>|   17.789(F)|clk               |   0.000|
ram2_data<15>|   19.023(F)|clk               |   0.000|
ram2_oe      |   20.091(F)|clk               |   0.000|
ram2_we      |   18.257(F)|clk               |   0.000|
rdn          |   18.971(F)|clk               |   0.000|
wrn          |   19.601(F)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock KEYSET<1> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   20.354(R)|clk               |   0.000|
digit1<1>    |   20.429(R)|clk               |   0.000|
digit1<2>    |   20.524(R)|clk               |   0.000|
digit1<3>    |   20.653(R)|clk               |   0.000|
digit1<4>    |   20.580(R)|clk               |   0.000|
digit1<5>    |   19.832(R)|clk               |   0.000|
digit1<6>    |   19.769(R)|clk               |   0.000|
digit2<0>    |   17.447(R)|clk               |   0.000|
digit2<1>    |   17.054(R)|clk               |   0.000|
digit2<2>    |   17.173(R)|clk               |   0.000|
digit2<3>    |   17.630(R)|clk               |   0.000|
digit2<4>    |   21.307(R)|clk               |   0.000|
digit2<5>    |   17.701(R)|clk               |   0.000|
digit2<6>    |   17.679(R)|clk               |   0.000|
led<0>       |   32.400(R)|clk               |   0.000|
             |   28.084(F)|clk               |   0.000|
led<1>       |   32.492(R)|clk               |   0.000|
             |   24.351(F)|clk               |   0.000|
led<2>       |   32.184(R)|clk               |   0.000|
             |   26.638(F)|clk               |   0.000|
led<3>       |   32.344(R)|clk               |   0.000|
             |   25.917(F)|clk               |   0.000|
led<4>       |   30.683(R)|clk               |   0.000|
             |   27.102(F)|clk               |   0.000|
led<5>       |   30.883(R)|clk               |   0.000|
             |   25.911(F)|clk               |   0.000|
led<6>       |   31.141(R)|clk               |   0.000|
             |   25.831(F)|clk               |   0.000|
led<7>       |   32.359(R)|clk               |   0.000|
             |   28.667(F)|clk               |   0.000|
led<8>       |   31.011(R)|clk               |   0.000|
             |   27.150(F)|clk               |   0.000|
led<9>       |   30.377(R)|clk               |   0.000|
             |   25.942(F)|clk               |   0.000|
led<10>      |   31.772(R)|clk               |   0.000|
             |   27.209(F)|clk               |   0.000|
led<11>      |   30.263(R)|clk               |   0.000|
             |   27.847(F)|clk               |   0.000|
led<12>      |   29.752(R)|clk               |   0.000|
             |   27.459(F)|clk               |   0.000|
led<13>      |   30.561(R)|clk               |   0.000|
             |   27.944(F)|clk               |   0.000|
led<14>      |   31.485(R)|clk               |   0.000|
             |   27.292(F)|clk               |   0.000|
led<15>      |   30.629(R)|clk               |   0.000|
             |   27.951(F)|clk               |   0.000|
ram1_addr<0> |   14.603(F)|clk               |   0.000|
ram1_addr<1> |   14.543(F)|clk               |   0.000|
ram1_addr<2> |   14.764(F)|clk               |   0.000|
ram1_addr<3> |   14.495(F)|clk               |   0.000|
ram1_addr<4> |   14.562(F)|clk               |   0.000|
ram1_addr<5> |   14.502(F)|clk               |   0.000|
ram1_addr<6> |   14.128(F)|clk               |   0.000|
ram1_addr<7> |   13.873(F)|clk               |   0.000|
ram1_addr<8> |   14.390(F)|clk               |   0.000|
ram1_addr<9> |   14.315(F)|clk               |   0.000|
ram1_addr<10>|   13.798(F)|clk               |   0.000|
ram1_addr<11>|   13.802(F)|clk               |   0.000|
ram1_addr<12>|   14.751(F)|clk               |   0.000|
ram1_addr<13>|   14.648(F)|clk               |   0.000|
ram1_addr<14>|   14.627(F)|clk               |   0.000|
ram1_addr<15>|   14.407(F)|clk               |   0.000|
ram1_data<0> |   14.060(F)|clk               |   0.000|
ram1_data<1> |   14.406(F)|clk               |   0.000|
ram1_data<2> |   14.410(F)|clk               |   0.000|
ram1_data<3> |   13.804(F)|clk               |   0.000|
ram1_data<4> |   13.868(F)|clk               |   0.000|
ram1_data<5> |   14.812(F)|clk               |   0.000|
ram1_data<6> |   14.290(F)|clk               |   0.000|
ram1_data<7> |   14.109(F)|clk               |   0.000|
ram1_data<8> |   14.414(F)|clk               |   0.000|
ram1_data<9> |   14.147(F)|clk               |   0.000|
ram1_data<10>|   14.732(F)|clk               |   0.000|
ram1_data<11>|   14.686(F)|clk               |   0.000|
ram1_data<12>|   14.581(F)|clk               |   0.000|
ram1_data<13>|   14.483(F)|clk               |   0.000|
ram1_data<14>|   15.371(F)|clk               |   0.000|
ram1_data<15>|   15.010(F)|clk               |   0.000|
ram1_en      |   15.668(F)|clk               |   0.000|
ram1_oe      |   16.037(F)|clk               |   0.000|
ram1_we      |   17.245(F)|clk               |   0.000|
ram2_addr<0> |   18.453(R)|clk               |   0.000|
             |   20.279(F)|clk               |   0.000|
ram2_addr<1> |   19.623(R)|clk               |   0.000|
             |   20.736(F)|clk               |   0.000|
ram2_addr<2> |   18.865(R)|clk               |   0.000|
             |   19.834(F)|clk               |   0.000|
ram2_addr<3> |   17.732(R)|clk               |   0.000|
             |   20.952(F)|clk               |   0.000|
ram2_addr<4> |   19.353(R)|clk               |   0.000|
             |   20.241(F)|clk               |   0.000|
ram2_addr<5> |   20.159(R)|clk               |   0.000|
             |   20.724(F)|clk               |   0.000|
ram2_addr<6> |   18.334(R)|clk               |   0.000|
             |   21.815(F)|clk               |   0.000|
ram2_addr<7> |   18.734(R)|clk               |   0.000|
             |   22.024(F)|clk               |   0.000|
ram2_addr<8> |   18.277(R)|clk               |   0.000|
             |   21.636(F)|clk               |   0.000|
ram2_addr<9> |   19.551(R)|clk               |   0.000|
             |   21.359(F)|clk               |   0.000|
ram2_addr<10>|   18.616(R)|clk               |   0.000|
             |   21.167(F)|clk               |   0.000|
ram2_addr<11>|   19.696(R)|clk               |   0.000|
             |   21.943(F)|clk               |   0.000|
ram2_addr<12>|   18.986(R)|clk               |   0.000|
             |   21.638(F)|clk               |   0.000|
ram2_addr<13>|   17.281(R)|clk               |   0.000|
             |   21.887(F)|clk               |   0.000|
ram2_addr<14>|   17.693(R)|clk               |   0.000|
             |   21.590(F)|clk               |   0.000|
ram2_addr<15>|   18.467(R)|clk               |   0.000|
             |   19.194(F)|clk               |   0.000|
ram2_data<0> |   19.210(F)|clk               |   0.000|
ram2_data<1> |   20.358(F)|clk               |   0.000|
ram2_data<2> |   18.541(F)|clk               |   0.000|
ram2_data<3> |   18.263(F)|clk               |   0.000|
ram2_data<4> |   19.592(F)|clk               |   0.000|
ram2_data<5> |   18.935(F)|clk               |   0.000|
ram2_data<6> |   18.538(F)|clk               |   0.000|
ram2_data<7> |   18.193(F)|clk               |   0.000|
ram2_data<8> |   18.897(F)|clk               |   0.000|
ram2_data<9> |   18.757(F)|clk               |   0.000|
ram2_data<10>|   18.724(F)|clk               |   0.000|
ram2_data<11>|   18.204(F)|clk               |   0.000|
ram2_data<12>|   18.106(F)|clk               |   0.000|
ram2_data<13>|   19.086(F)|clk               |   0.000|
ram2_data<14>|   17.956(F)|clk               |   0.000|
ram2_data<15>|   19.190(F)|clk               |   0.000|
ram2_oe      |   20.258(F)|clk               |   0.000|
ram2_we      |   18.424(F)|clk               |   0.000|
rdn          |   19.138(F)|clk               |   0.000|
wrn          |   19.768(F)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk1x to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   19.675(R)|clk               |   0.000|
digit1<1>    |   19.750(R)|clk               |   0.000|
digit1<2>    |   19.845(R)|clk               |   0.000|
digit1<3>    |   19.974(R)|clk               |   0.000|
digit1<4>    |   19.901(R)|clk               |   0.000|
digit1<5>    |   19.153(R)|clk               |   0.000|
digit1<6>    |   19.090(R)|clk               |   0.000|
digit2<0>    |   16.768(R)|clk               |   0.000|
digit2<1>    |   16.375(R)|clk               |   0.000|
digit2<2>    |   16.494(R)|clk               |   0.000|
digit2<3>    |   16.951(R)|clk               |   0.000|
digit2<4>    |   20.628(R)|clk               |   0.000|
digit2<5>    |   17.022(R)|clk               |   0.000|
digit2<6>    |   17.000(R)|clk               |   0.000|
led<0>       |   31.721(R)|clk               |   0.000|
             |   27.405(F)|clk               |   0.000|
led<1>       |   31.813(R)|clk               |   0.000|
             |   23.672(F)|clk               |   0.000|
led<2>       |   31.505(R)|clk               |   0.000|
             |   25.959(F)|clk               |   0.000|
led<3>       |   31.665(R)|clk               |   0.000|
             |   25.238(F)|clk               |   0.000|
led<4>       |   30.004(R)|clk               |   0.000|
             |   26.423(F)|clk               |   0.000|
led<5>       |   30.204(R)|clk               |   0.000|
             |   25.232(F)|clk               |   0.000|
led<6>       |   30.462(R)|clk               |   0.000|
             |   25.152(F)|clk               |   0.000|
led<7>       |   31.680(R)|clk               |   0.000|
             |   27.988(F)|clk               |   0.000|
led<8>       |   30.332(R)|clk               |   0.000|
             |   26.471(F)|clk               |   0.000|
led<9>       |   29.698(R)|clk               |   0.000|
             |   25.263(F)|clk               |   0.000|
led<10>      |   31.093(R)|clk               |   0.000|
             |   26.530(F)|clk               |   0.000|
led<11>      |   29.584(R)|clk               |   0.000|
             |   27.168(F)|clk               |   0.000|
led<12>      |   29.073(R)|clk               |   0.000|
             |   26.780(F)|clk               |   0.000|
led<13>      |   29.882(R)|clk               |   0.000|
             |   27.265(F)|clk               |   0.000|
led<14>      |   30.806(R)|clk               |   0.000|
             |   26.613(F)|clk               |   0.000|
led<15>      |   29.950(R)|clk               |   0.000|
             |   27.272(F)|clk               |   0.000|
ram1_addr<0> |   13.924(F)|clk               |   0.000|
ram1_addr<1> |   13.864(F)|clk               |   0.000|
ram1_addr<2> |   14.085(F)|clk               |   0.000|
ram1_addr<3> |   13.816(F)|clk               |   0.000|
ram1_addr<4> |   13.883(F)|clk               |   0.000|
ram1_addr<5> |   13.823(F)|clk               |   0.000|
ram1_addr<6> |   13.449(F)|clk               |   0.000|
ram1_addr<7> |   13.194(F)|clk               |   0.000|
ram1_addr<8> |   13.711(F)|clk               |   0.000|
ram1_addr<9> |   13.636(F)|clk               |   0.000|
ram1_addr<10>|   13.119(F)|clk               |   0.000|
ram1_addr<11>|   13.123(F)|clk               |   0.000|
ram1_addr<12>|   14.072(F)|clk               |   0.000|
ram1_addr<13>|   13.969(F)|clk               |   0.000|
ram1_addr<14>|   13.948(F)|clk               |   0.000|
ram1_addr<15>|   13.728(F)|clk               |   0.000|
ram1_data<0> |   13.381(F)|clk               |   0.000|
ram1_data<1> |   13.727(F)|clk               |   0.000|
ram1_data<2> |   13.731(F)|clk               |   0.000|
ram1_data<3> |   13.125(F)|clk               |   0.000|
ram1_data<4> |   13.189(F)|clk               |   0.000|
ram1_data<5> |   14.133(F)|clk               |   0.000|
ram1_data<6> |   13.611(F)|clk               |   0.000|
ram1_data<7> |   13.430(F)|clk               |   0.000|
ram1_data<8> |   13.735(F)|clk               |   0.000|
ram1_data<9> |   13.468(F)|clk               |   0.000|
ram1_data<10>|   14.053(F)|clk               |   0.000|
ram1_data<11>|   14.007(F)|clk               |   0.000|
ram1_data<12>|   13.902(F)|clk               |   0.000|
ram1_data<13>|   13.804(F)|clk               |   0.000|
ram1_data<14>|   14.692(F)|clk               |   0.000|
ram1_data<15>|   14.331(F)|clk               |   0.000|
ram1_en      |   14.989(F)|clk               |   0.000|
ram1_oe      |   15.358(F)|clk               |   0.000|
ram1_we      |   16.566(F)|clk               |   0.000|
ram2_addr<0> |   17.774(R)|clk               |   0.000|
             |   19.600(F)|clk               |   0.000|
ram2_addr<1> |   18.944(R)|clk               |   0.000|
             |   20.057(F)|clk               |   0.000|
ram2_addr<2> |   18.186(R)|clk               |   0.000|
             |   19.155(F)|clk               |   0.000|
ram2_addr<3> |   17.053(R)|clk               |   0.000|
             |   20.273(F)|clk               |   0.000|
ram2_addr<4> |   18.674(R)|clk               |   0.000|
             |   19.562(F)|clk               |   0.000|
ram2_addr<5> |   19.480(R)|clk               |   0.000|
             |   20.045(F)|clk               |   0.000|
ram2_addr<6> |   17.655(R)|clk               |   0.000|
             |   21.136(F)|clk               |   0.000|
ram2_addr<7> |   18.055(R)|clk               |   0.000|
             |   21.345(F)|clk               |   0.000|
ram2_addr<8> |   17.598(R)|clk               |   0.000|
             |   20.957(F)|clk               |   0.000|
ram2_addr<9> |   18.872(R)|clk               |   0.000|
             |   20.680(F)|clk               |   0.000|
ram2_addr<10>|   17.937(R)|clk               |   0.000|
             |   20.488(F)|clk               |   0.000|
ram2_addr<11>|   19.017(R)|clk               |   0.000|
             |   21.264(F)|clk               |   0.000|
ram2_addr<12>|   18.307(R)|clk               |   0.000|
             |   20.959(F)|clk               |   0.000|
ram2_addr<13>|   16.602(R)|clk               |   0.000|
             |   21.208(F)|clk               |   0.000|
ram2_addr<14>|   17.014(R)|clk               |   0.000|
             |   20.911(F)|clk               |   0.000|
ram2_addr<15>|   17.788(R)|clk               |   0.000|
             |   18.515(F)|clk               |   0.000|
ram2_data<0> |   18.531(F)|clk               |   0.000|
ram2_data<1> |   19.679(F)|clk               |   0.000|
ram2_data<2> |   17.862(F)|clk               |   0.000|
ram2_data<3> |   17.584(F)|clk               |   0.000|
ram2_data<4> |   18.913(F)|clk               |   0.000|
ram2_data<5> |   18.256(F)|clk               |   0.000|
ram2_data<6> |   17.859(F)|clk               |   0.000|
ram2_data<7> |   17.514(F)|clk               |   0.000|
ram2_data<8> |   18.218(F)|clk               |   0.000|
ram2_data<9> |   18.078(F)|clk               |   0.000|
ram2_data<10>|   18.045(F)|clk               |   0.000|
ram2_data<11>|   17.525(F)|clk               |   0.000|
ram2_data<12>|   17.427(F)|clk               |   0.000|
ram2_data<13>|   18.407(F)|clk               |   0.000|
ram2_data<14>|   17.277(F)|clk               |   0.000|
ram2_data<15>|   18.511(F)|clk               |   0.000|
ram2_oe      |   19.579(F)|clk               |   0.000|
ram2_we      |   17.745(F)|clk               |   0.000|
rdn          |   18.459(F)|clk               |   0.000|
wrn          |   19.089(F)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk11m to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   20.318(R)|clk               |   0.000|
digit1<1>    |   20.393(R)|clk               |   0.000|
digit1<2>    |   20.488(R)|clk               |   0.000|
digit1<3>    |   20.617(R)|clk               |   0.000|
digit1<4>    |   20.544(R)|clk               |   0.000|
digit1<5>    |   19.796(R)|clk               |   0.000|
digit1<6>    |   19.733(R)|clk               |   0.000|
digit2<0>    |   17.411(R)|clk               |   0.000|
digit2<1>    |   17.018(R)|clk               |   0.000|
digit2<2>    |   17.137(R)|clk               |   0.000|
digit2<3>    |   17.594(R)|clk               |   0.000|
digit2<4>    |   21.271(R)|clk               |   0.000|
digit2<5>    |   17.665(R)|clk               |   0.000|
digit2<6>    |   17.643(R)|clk               |   0.000|
led<0>       |   32.364(R)|clk               |   0.000|
             |   28.048(F)|clk               |   0.000|
led<1>       |   32.456(R)|clk               |   0.000|
             |   24.315(F)|clk               |   0.000|
led<2>       |   32.148(R)|clk               |   0.000|
             |   26.602(F)|clk               |   0.000|
led<3>       |   32.308(R)|clk               |   0.000|
             |   25.881(F)|clk               |   0.000|
led<4>       |   30.647(R)|clk               |   0.000|
             |   27.066(F)|clk               |   0.000|
led<5>       |   30.847(R)|clk               |   0.000|
             |   25.875(F)|clk               |   0.000|
led<6>       |   31.105(R)|clk               |   0.000|
             |   25.795(F)|clk               |   0.000|
led<7>       |   32.323(R)|clk               |   0.000|
             |   28.631(F)|clk               |   0.000|
led<8>       |   30.975(R)|clk               |   0.000|
             |   27.114(F)|clk               |   0.000|
led<9>       |   30.341(R)|clk               |   0.000|
             |   25.906(F)|clk               |   0.000|
led<10>      |   31.736(R)|clk               |   0.000|
             |   27.173(F)|clk               |   0.000|
led<11>      |   30.227(R)|clk               |   0.000|
             |   27.811(F)|clk               |   0.000|
led<12>      |   29.716(R)|clk               |   0.000|
             |   27.423(F)|clk               |   0.000|
led<13>      |   30.525(R)|clk               |   0.000|
             |   27.908(F)|clk               |   0.000|
led<14>      |   31.449(R)|clk               |   0.000|
             |   27.256(F)|clk               |   0.000|
led<15>      |   30.593(R)|clk               |   0.000|
             |   27.915(F)|clk               |   0.000|
ram1_addr<0> |   14.567(F)|clk               |   0.000|
ram1_addr<1> |   14.507(F)|clk               |   0.000|
ram1_addr<2> |   14.728(F)|clk               |   0.000|
ram1_addr<3> |   14.459(F)|clk               |   0.000|
ram1_addr<4> |   14.526(F)|clk               |   0.000|
ram1_addr<5> |   14.466(F)|clk               |   0.000|
ram1_addr<6> |   14.092(F)|clk               |   0.000|
ram1_addr<7> |   13.837(F)|clk               |   0.000|
ram1_addr<8> |   14.354(F)|clk               |   0.000|
ram1_addr<9> |   14.279(F)|clk               |   0.000|
ram1_addr<10>|   13.762(F)|clk               |   0.000|
ram1_addr<11>|   13.766(F)|clk               |   0.000|
ram1_addr<12>|   14.715(F)|clk               |   0.000|
ram1_addr<13>|   14.612(F)|clk               |   0.000|
ram1_addr<14>|   14.591(F)|clk               |   0.000|
ram1_addr<15>|   14.371(F)|clk               |   0.000|
ram1_data<0> |   14.024(F)|clk               |   0.000|
ram1_data<1> |   14.370(F)|clk               |   0.000|
ram1_data<2> |   14.374(F)|clk               |   0.000|
ram1_data<3> |   13.768(F)|clk               |   0.000|
ram1_data<4> |   13.832(F)|clk               |   0.000|
ram1_data<5> |   14.776(F)|clk               |   0.000|
ram1_data<6> |   14.254(F)|clk               |   0.000|
ram1_data<7> |   14.073(F)|clk               |   0.000|
ram1_data<8> |   14.378(F)|clk               |   0.000|
ram1_data<9> |   14.111(F)|clk               |   0.000|
ram1_data<10>|   14.696(F)|clk               |   0.000|
ram1_data<11>|   14.650(F)|clk               |   0.000|
ram1_data<12>|   14.545(F)|clk               |   0.000|
ram1_data<13>|   14.447(F)|clk               |   0.000|
ram1_data<14>|   15.335(F)|clk               |   0.000|
ram1_data<15>|   14.974(F)|clk               |   0.000|
ram1_en      |   15.632(F)|clk               |   0.000|
ram1_oe      |   16.001(F)|clk               |   0.000|
ram1_we      |   17.209(F)|clk               |   0.000|
ram2_addr<0> |   18.417(R)|clk               |   0.000|
             |   20.243(F)|clk               |   0.000|
ram2_addr<1> |   19.587(R)|clk               |   0.000|
             |   20.700(F)|clk               |   0.000|
ram2_addr<2> |   18.829(R)|clk               |   0.000|
             |   19.798(F)|clk               |   0.000|
ram2_addr<3> |   17.696(R)|clk               |   0.000|
             |   20.916(F)|clk               |   0.000|
ram2_addr<4> |   19.317(R)|clk               |   0.000|
             |   20.205(F)|clk               |   0.000|
ram2_addr<5> |   20.123(R)|clk               |   0.000|
             |   20.688(F)|clk               |   0.000|
ram2_addr<6> |   18.298(R)|clk               |   0.000|
             |   21.779(F)|clk               |   0.000|
ram2_addr<7> |   18.698(R)|clk               |   0.000|
             |   21.988(F)|clk               |   0.000|
ram2_addr<8> |   18.241(R)|clk               |   0.000|
             |   21.600(F)|clk               |   0.000|
ram2_addr<9> |   19.515(R)|clk               |   0.000|
             |   21.323(F)|clk               |   0.000|
ram2_addr<10>|   18.580(R)|clk               |   0.000|
             |   21.131(F)|clk               |   0.000|
ram2_addr<11>|   19.660(R)|clk               |   0.000|
             |   21.907(F)|clk               |   0.000|
ram2_addr<12>|   18.950(R)|clk               |   0.000|
             |   21.602(F)|clk               |   0.000|
ram2_addr<13>|   17.245(R)|clk               |   0.000|
             |   21.851(F)|clk               |   0.000|
ram2_addr<14>|   17.657(R)|clk               |   0.000|
             |   21.554(F)|clk               |   0.000|
ram2_addr<15>|   18.431(R)|clk               |   0.000|
             |   19.158(F)|clk               |   0.000|
ram2_data<0> |   19.174(F)|clk               |   0.000|
ram2_data<1> |   20.322(F)|clk               |   0.000|
ram2_data<2> |   18.505(F)|clk               |   0.000|
ram2_data<3> |   18.227(F)|clk               |   0.000|
ram2_data<4> |   19.556(F)|clk               |   0.000|
ram2_data<5> |   18.899(F)|clk               |   0.000|
ram2_data<6> |   18.502(F)|clk               |   0.000|
ram2_data<7> |   18.157(F)|clk               |   0.000|
ram2_data<8> |   18.861(F)|clk               |   0.000|
ram2_data<9> |   18.721(F)|clk               |   0.000|
ram2_data<10>|   18.688(F)|clk               |   0.000|
ram2_data<11>|   18.168(F)|clk               |   0.000|
ram2_data<12>|   18.070(F)|clk               |   0.000|
ram2_data<13>|   19.050(F)|clk               |   0.000|
ram2_data<14>|   17.920(F)|clk               |   0.000|
ram2_data<15>|   19.154(F)|clk               |   0.000|
ram2_oe      |   20.222(F)|clk               |   0.000|
ram2_we      |   18.388(F)|clk               |   0.000|
rdn          |   19.102(F)|clk               |   0.000|
wrn          |   19.732(F)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk50m to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   19.925(R)|clk               |   0.000|
digit1<1>    |   20.000(R)|clk               |   0.000|
digit1<2>    |   20.095(R)|clk               |   0.000|
digit1<3>    |   20.224(R)|clk               |   0.000|
digit1<4>    |   20.151(R)|clk               |   0.000|
digit1<5>    |   19.403(R)|clk               |   0.000|
digit1<6>    |   19.340(R)|clk               |   0.000|
digit2<0>    |   17.018(R)|clk               |   0.000|
digit2<1>    |   16.625(R)|clk               |   0.000|
digit2<2>    |   16.744(R)|clk               |   0.000|
digit2<3>    |   17.201(R)|clk               |   0.000|
digit2<4>    |   20.878(R)|clk               |   0.000|
digit2<5>    |   17.272(R)|clk               |   0.000|
digit2<6>    |   17.250(R)|clk               |   0.000|
led<0>       |   31.971(R)|clk               |   0.000|
             |   27.655(F)|clk               |   0.000|
led<1>       |   32.063(R)|clk               |   0.000|
             |   23.922(F)|clk               |   0.000|
             |   16.503(R)|clk50m_IBUF       |   0.000|
led<2>       |   31.755(R)|clk               |   0.000|
             |   26.209(F)|clk               |   0.000|
             |   17.184(R)|clk50m_IBUF       |   0.000|
led<3>       |   31.915(R)|clk               |   0.000|
             |   25.488(F)|clk               |   0.000|
led<4>       |   30.254(R)|clk               |   0.000|
             |   26.673(F)|clk               |   0.000|
led<5>       |   30.454(R)|clk               |   0.000|
             |   25.482(F)|clk               |   0.000|
led<6>       |   30.712(R)|clk               |   0.000|
             |   25.402(F)|clk               |   0.000|
led<7>       |   31.930(R)|clk               |   0.000|
             |   28.238(F)|clk               |   0.000|
led<8>       |   30.582(R)|clk               |   0.000|
             |   26.721(F)|clk               |   0.000|
led<9>       |   29.948(R)|clk               |   0.000|
             |   25.513(F)|clk               |   0.000|
led<10>      |   31.343(R)|clk               |   0.000|
             |   26.780(F)|clk               |   0.000|
led<11>      |   29.834(R)|clk               |   0.000|
             |   27.418(F)|clk               |   0.000|
led<12>      |   29.323(R)|clk               |   0.000|
             |   27.030(F)|clk               |   0.000|
led<13>      |   30.132(R)|clk               |   0.000|
             |   27.515(F)|clk               |   0.000|
led<14>      |   31.056(R)|clk               |   0.000|
             |   26.863(F)|clk               |   0.000|
led<15>      |   30.200(R)|clk               |   0.000|
             |   27.522(F)|clk               |   0.000|
ram1_addr<0> |   14.174(F)|clk               |   0.000|
ram1_addr<1> |   14.114(F)|clk               |   0.000|
ram1_addr<2> |   14.335(F)|clk               |   0.000|
ram1_addr<3> |   14.066(F)|clk               |   0.000|
ram1_addr<4> |   14.133(F)|clk               |   0.000|
ram1_addr<5> |   14.073(F)|clk               |   0.000|
ram1_addr<6> |   13.699(F)|clk               |   0.000|
ram1_addr<7> |   13.444(F)|clk               |   0.000|
ram1_addr<8> |   13.961(F)|clk               |   0.000|
ram1_addr<9> |   13.886(F)|clk               |   0.000|
ram1_addr<10>|   13.369(F)|clk               |   0.000|
ram1_addr<11>|   13.373(F)|clk               |   0.000|
ram1_addr<12>|   14.322(F)|clk               |   0.000|
ram1_addr<13>|   14.219(F)|clk               |   0.000|
ram1_addr<14>|   14.198(F)|clk               |   0.000|
ram1_addr<15>|   13.978(F)|clk               |   0.000|
ram1_data<0> |   13.631(F)|clk               |   0.000|
ram1_data<1> |   13.977(F)|clk               |   0.000|
ram1_data<2> |   13.981(F)|clk               |   0.000|
ram1_data<3> |   13.375(F)|clk               |   0.000|
ram1_data<4> |   13.439(F)|clk               |   0.000|
ram1_data<5> |   14.383(F)|clk               |   0.000|
ram1_data<6> |   13.861(F)|clk               |   0.000|
ram1_data<7> |   13.680(F)|clk               |   0.000|
ram1_data<8> |   13.985(F)|clk               |   0.000|
ram1_data<9> |   13.718(F)|clk               |   0.000|
ram1_data<10>|   14.303(F)|clk               |   0.000|
ram1_data<11>|   14.257(F)|clk               |   0.000|
ram1_data<12>|   14.152(F)|clk               |   0.000|
ram1_data<13>|   14.054(F)|clk               |   0.000|
ram1_data<14>|   14.942(F)|clk               |   0.000|
ram1_data<15>|   14.581(F)|clk               |   0.000|
ram1_en      |   15.239(F)|clk               |   0.000|
ram1_oe      |   15.608(F)|clk               |   0.000|
ram1_we      |   16.816(F)|clk               |   0.000|
             |   15.018(R)|clk50m_IBUF       |   0.000|
ram2_addr<0> |   18.024(R)|clk               |   0.000|
             |   19.850(F)|clk               |   0.000|
ram2_addr<1> |   19.194(R)|clk               |   0.000|
             |   20.307(F)|clk               |   0.000|
ram2_addr<2> |   18.436(R)|clk               |   0.000|
             |   19.405(F)|clk               |   0.000|
ram2_addr<3> |   17.303(R)|clk               |   0.000|
             |   20.523(F)|clk               |   0.000|
ram2_addr<4> |   18.924(R)|clk               |   0.000|
             |   19.812(F)|clk               |   0.000|
ram2_addr<5> |   19.730(R)|clk               |   0.000|
             |   20.295(F)|clk               |   0.000|
ram2_addr<6> |   17.905(R)|clk               |   0.000|
             |   21.386(F)|clk               |   0.000|
ram2_addr<7> |   18.305(R)|clk               |   0.000|
             |   21.595(F)|clk               |   0.000|
ram2_addr<8> |   17.848(R)|clk               |   0.000|
             |   21.207(F)|clk               |   0.000|
ram2_addr<9> |   19.122(R)|clk               |   0.000|
             |   20.930(F)|clk               |   0.000|
ram2_addr<10>|   18.187(R)|clk               |   0.000|
             |   20.738(F)|clk               |   0.000|
ram2_addr<11>|   19.267(R)|clk               |   0.000|
             |   21.514(F)|clk               |   0.000|
ram2_addr<12>|   18.557(R)|clk               |   0.000|
             |   21.209(F)|clk               |   0.000|
ram2_addr<13>|   16.852(R)|clk               |   0.000|
             |   21.458(F)|clk               |   0.000|
ram2_addr<14>|   17.264(R)|clk               |   0.000|
             |   21.161(F)|clk               |   0.000|
ram2_addr<15>|   18.038(R)|clk               |   0.000|
             |   18.765(F)|clk               |   0.000|
ram2_data<0> |   18.781(F)|clk               |   0.000|
ram2_data<1> |   19.929(F)|clk               |   0.000|
ram2_data<2> |   18.112(F)|clk               |   0.000|
ram2_data<3> |   17.834(F)|clk               |   0.000|
ram2_data<4> |   19.163(F)|clk               |   0.000|
ram2_data<5> |   18.506(F)|clk               |   0.000|
ram2_data<6> |   18.109(F)|clk               |   0.000|
ram2_data<7> |   17.764(F)|clk               |   0.000|
ram2_data<8> |   18.468(F)|clk               |   0.000|
ram2_data<9> |   18.328(F)|clk               |   0.000|
ram2_data<10>|   18.295(F)|clk               |   0.000|
ram2_data<11>|   17.775(F)|clk               |   0.000|
ram2_data<12>|   17.677(F)|clk               |   0.000|
ram2_data<13>|   18.657(F)|clk               |   0.000|
ram2_data<14>|   17.527(F)|clk               |   0.000|
ram2_data<15>|   18.761(F)|clk               |   0.000|
ram2_oe      |   19.829(F)|clk               |   0.000|
ram2_we      |   16.162(R)|clk50m_IBUF       |   0.000|
             |   17.995(F)|clk               |   0.000|
rdn          |   15.405(R)|clk50m_IBUF       |   0.000|
             |   18.709(F)|clk               |   0.000|
wrn          |   14.727(R)|clk50m_IBUF       |   0.000|
             |   19.339(F)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------------------+--------+
            | clk (edge) |                              | Clock  |
Destination |   to PAD   |Internal Clock(s)             | Phase  |
------------+------------+------------------------------+--------+
led<0>      |   29.708(F)|rst_IBUF                      |   0.000|
            |   24.717(F)|u_controller/alu_op_not0001   |   0.000|
            |   23.437(F)|u_controller/b_src_o_not0001  |   0.000|
            |   22.666(F)|u_controller/reg_dst_0_not0001|   0.000|
            |   27.300(F)|u_controller/reg_write_not0001|   0.000|
led<1>      |   26.309(F)|rst_IBUF                      |   0.000|
            |   18.513(F)|u_controller/alu_op_not0001   |   0.000|
            |   20.039(F)|u_controller/b_src_o_not0001  |   0.000|
            |   16.388(F)|u_controller/reg_dst_1_not0001|   0.000|
            |   22.732(F)|u_controller/reg_write_not0001|   0.000|
led<2>      |   28.485(F)|rst_IBUF                      |   0.000|
            |   19.099(F)|u_controller/alu_op_not0001   |   0.000|
            |   20.706(F)|u_controller/b_src_o_not0001  |   0.000|
            |   16.952(F)|u_controller/reg_dst_2_not0001|   0.000|
            |   23.403(F)|u_controller/reg_write_not0001|   0.000|
led<3>      |   28.278(F)|rst_IBUF                      |   0.000|
            |   17.418(F)|u_controller/alu_op_not0001   |   0.000|
            |   18.361(F)|u_controller/b_src_o_not0001  |   0.000|
            |   15.446(F)|u_controller/reg_dst_3_not0001|   0.000|
            |   20.940(F)|u_controller/reg_write_not0001|   0.000|
led<4>      |   28.591(F)|rst_IBUF                      |   0.000|
            |   19.282(F)|u_controller/b_src_o_not0001  |   0.000|
            |   20.963(F)|u_controller/reg_write_not0001|   0.000|
led<5>      |   29.103(F)|rst_IBUF                      |   0.000|
            |   19.624(F)|u_controller/b_src_o_not0001  |   0.000|
            |   21.577(F)|u_controller/reg_write_not0001|   0.000|
led<6>      |   29.083(F)|rst_IBUF                      |   0.000|
            |   19.997(F)|u_controller/b_src_o_not0001  |   0.000|
            |   21.028(F)|u_controller/reg_write_not0001|   0.000|
led<7>      |   28.549(F)|rst_IBUF                      |   0.000|
            |   20.488(F)|u_controller/b_src_o_not0001  |   0.000|
            |   23.897(F)|u_controller/reg_write_not0001|   0.000|
led<8>      |   27.721(F)|rst_IBUF                      |   0.000|
            |   20.674(F)|u_controller/b_src_o_not0001  |   0.000|
            |   24.501(F)|u_controller/reg_write_not0001|   0.000|
led<9>      |   26.627(F)|rst_IBUF                      |   0.000|
            |   20.758(F)|u_controller/b_src_o_not0001  |   0.000|
            |   24.077(F)|u_controller/reg_write_not0001|   0.000|
led<10>     |   28.932(F)|rst_IBUF                      |   0.000|
            |   20.397(F)|u_controller/b_src_o_not0001  |   0.000|
            |   26.186(F)|u_controller/reg_write_not0001|   0.000|
led<11>     |   29.452(F)|rst_IBUF                      |   0.000|
            |   20.831(F)|u_controller/b_src_o_not0001  |   0.000|
            |   24.794(F)|u_controller/reg_write_not0001|   0.000|
led<12>     |   29.800(F)|rst_IBUF                      |   0.000|
            |   20.556(F)|u_controller/b_src_o_not0001  |   0.000|
            |   23.967(F)|u_controller/reg_write_not0001|   0.000|
led<13>     |   30.461(F)|rst_IBUF                      |   0.000|
            |   20.697(F)|u_controller/b_src_o_not0001  |   0.000|
            |   24.152(F)|u_controller/reg_write_not0001|   0.000|
led<14>     |   28.283(F)|rst_IBUF                      |   0.000|
            |   21.312(F)|u_controller/b_src_o_not0001  |   0.000|
            |   25.241(F)|u_controller/reg_write_not0001|   0.000|
led<15>     |   29.808(F)|rst_IBUF                      |   0.000|
            |   20.169(F)|u_controller/b_src_o_not0001  |   0.000|
            |   23.861(F)|u_controller/reg_write_not0001|   0.000|
------------+------------+------------------------------+--------+

Clock to Setup on destination clock KEYSET<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |   15.938|    7.899|    7.983|    2.809|
KEYSET<1>      |   15.938|    7.899|    7.983|    2.809|
clk1x          |   15.938|    7.899|    7.983|    2.809|
clk11m         |   15.938|    7.899|    7.983|    2.809|
clk50m         |   15.938|    7.899|    7.983|    2.809|
rst            |   10.571|   19.733|    2.828|    2.828|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock KEYSET<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |   15.938|    7.899|    7.983|    2.809|
KEYSET<1>      |   15.938|    7.899|    7.983|    2.809|
clk1x          |   15.938|    7.899|    7.983|    2.809|
clk11m         |   15.938|    7.899|    7.983|    2.809|
clk50m         |   15.938|    7.899|    7.983|    2.809|
rst            |   10.387|   19.733|    2.644|    2.644|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1x
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |   15.938|    7.899|    7.983|    2.809|
KEYSET<1>      |   15.938|    7.899|    7.983|    2.809|
clk1x          |   15.938|    7.899|    7.983|    2.809|
clk11m         |   15.938|    7.899|    7.983|    2.809|
clk50m         |   15.938|    7.899|    7.983|    2.809|
rst            |   10.929|   19.733|    3.186|    3.186|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk11m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |   15.938|    7.899|    7.983|    2.809|
KEYSET<1>      |   15.938|    7.899|    7.983|    2.809|
clk1x          |   15.938|    7.899|    7.983|    2.809|
clk11m         |   15.938|    7.899|    7.983|    2.809|
clk50m         |   15.938|    7.899|    7.983|    2.809|
rst            |   10.415|   19.733|    2.672|    2.672|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |   15.938|    7.899|    7.983|    2.809|
KEYSET<1>      |   15.938|    7.899|    7.983|    2.809|
clk1x          |   15.938|    7.899|    7.983|    2.809|
clk11m         |   15.938|    7.899|    7.983|    2.809|
clk50m         |   15.938|    7.899|    7.983|    2.809|
rst            |   10.729|   19.733|    2.986|    2.986|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
KEYSET<0>      |         |         |   21.257|         |
KEYSET<1>      |         |         |   21.257|         |
clk1x          |         |         |   21.257|         |
clk11m         |         |         |   21.257|         |
clk50m         |         |         |   21.257|         |
rst            |         |         |   14.727|   14.727|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
KEYSET<0>      |led<1>         |   14.516|
KEYSET<0>      |led<2>         |   15.197|
KEYSET<0>      |ram1_we        |   13.031|
KEYSET<0>      |ram2_we        |   14.175|
KEYSET<0>      |rdn            |   13.418|
KEYSET<0>      |wrn            |   12.740|
KEYSET<1>      |led<1>         |   14.683|
KEYSET<1>      |led<2>         |   15.364|
KEYSET<1>      |ram1_we        |   13.198|
KEYSET<1>      |ram2_we        |   14.342|
KEYSET<1>      |rdn            |   13.585|
KEYSET<1>      |wrn            |   12.907|
KEYSET<8>      |led<0>         |   25.541|
KEYSET<8>      |led<1>         |   18.443|
KEYSET<8>      |led<2>         |   18.765|
KEYSET<8>      |led<3>         |   18.815|
KEYSET<8>      |led<4>         |   18.622|
KEYSET<8>      |led<5>         |   19.248|
KEYSET<8>      |led<6>         |   18.862|
KEYSET<8>      |led<7>         |   20.215|
KEYSET<8>      |led<8>         |   20.598|
KEYSET<8>      |led<9>         |   20.481|
KEYSET<8>      |led<10>        |   20.368|
KEYSET<8>      |led<11>        |   21.870|
KEYSET<8>      |led<12>        |   21.324|
KEYSET<8>      |led<13>        |   20.611|
KEYSET<8>      |led<14>        |   22.151|
KEYSET<8>      |led<15>        |   21.610|
KEYSET<9>      |led<0>         |   25.818|
KEYSET<9>      |led<1>         |   19.302|
KEYSET<9>      |led<2>         |   19.501|
KEYSET<9>      |led<3>         |   18.535|
KEYSET<9>      |led<4>         |   19.775|
KEYSET<9>      |led<5>         |   21.956|
KEYSET<9>      |led<6>         |   21.599|
KEYSET<9>      |led<7>         |   22.733|
KEYSET<9>      |led<8>         |   24.136|
KEYSET<9>      |led<9>         |   21.677|
KEYSET<9>      |led<10>        |   23.378|
KEYSET<9>      |led<11>        |   24.386|
KEYSET<9>      |led<12>        |   23.266|
KEYSET<9>      |led<13>        |   23.744|
KEYSET<9>      |led<14>        |   24.833|
KEYSET<9>      |led<15>        |   23.453|
KEYSET<10>     |led<0>         |   25.339|
KEYSET<10>     |led<1>         |   18.281|
KEYSET<10>     |led<2>         |   18.407|
KEYSET<10>     |led<3>         |   17.938|
KEYSET<10>     |led<4>         |   18.373|
KEYSET<10>     |led<5>         |   20.149|
KEYSET<10>     |led<6>         |   19.792|
KEYSET<10>     |led<7>         |   20.926|
KEYSET<10>     |led<8>         |   22.329|
KEYSET<10>     |led<9>         |   19.870|
KEYSET<10>     |led<10>        |   21.571|
KEYSET<10>     |led<11>        |   22.579|
KEYSET<10>     |led<12>        |   21.459|
KEYSET<10>     |led<13>        |   21.937|
KEYSET<10>     |led<14>        |   23.026|
KEYSET<10>     |led<15>        |   21.646|
KEYSET<11>     |led<0>         |   24.974|
KEYSET<11>     |led<1>         |   17.997|
KEYSET<11>     |led<2>         |   18.042|
KEYSET<11>     |led<3>         |   17.861|
KEYSET<11>     |led<4>         |   18.089|
KEYSET<11>     |led<5>         |   20.189|
KEYSET<11>     |led<6>         |   19.832|
KEYSET<11>     |led<7>         |   20.966|
KEYSET<11>     |led<8>         |   22.369|
KEYSET<11>     |led<9>         |   19.910|
KEYSET<11>     |led<10>        |   21.611|
KEYSET<11>     |led<11>        |   22.619|
KEYSET<11>     |led<12>        |   21.499|
KEYSET<11>     |led<13>        |   21.977|
KEYSET<11>     |led<14>        |   23.066|
KEYSET<11>     |led<15>        |   21.686|
KEYSET<12>     |led<0>         |   24.310|
KEYSET<12>     |led<1>         |   17.520|
KEYSET<12>     |led<2>         |   17.510|
KEYSET<12>     |led<3>         |   17.586|
KEYSET<12>     |led<4>         |   17.746|
KEYSET<12>     |led<5>         |   19.393|
KEYSET<12>     |led<6>         |   19.036|
KEYSET<12>     |led<7>         |   20.170|
KEYSET<12>     |led<8>         |   21.573|
KEYSET<12>     |led<9>         |   19.114|
KEYSET<12>     |led<10>        |   20.815|
KEYSET<12>     |led<11>        |   21.823|
KEYSET<12>     |led<12>        |   20.703|
KEYSET<12>     |led<13>        |   21.181|
KEYSET<12>     |led<14>        |   22.270|
KEYSET<12>     |led<15>        |   20.890|
KEYSET<13>     |led<0>         |   26.416|
KEYSET<13>     |led<1>         |   18.856|
KEYSET<13>     |led<2>         |   19.484|
KEYSET<13>     |led<3>         |   18.330|
KEYSET<13>     |led<4>         |   19.113|
KEYSET<13>     |led<5>         |   20.167|
KEYSET<13>     |led<6>         |   19.416|
KEYSET<13>     |led<7>         |   20.885|
KEYSET<13>     |led<8>         |   21.799|
KEYSET<13>     |led<9>         |   19.385|
KEYSET<13>     |led<10>        |   20.926|
KEYSET<13>     |led<11>        |   22.578|
KEYSET<13>     |led<12>        |   21.707|
KEYSET<13>     |led<13>        |   21.283|
KEYSET<13>     |led<14>        |   22.124|
KEYSET<13>     |led<15>        |   21.405|
KEYSET<14>     |led<0>         |   21.577|
KEYSET<14>     |led<1>         |   15.061|
KEYSET<14>     |led<2>         |   15.260|
KEYSET<14>     |led<3>         |   14.294|
KEYSET<14>     |led<4>         |   15.534|
KEYSET<14>     |led<5>         |   17.715|
KEYSET<14>     |led<6>         |   17.358|
KEYSET<14>     |led<7>         |   18.492|
KEYSET<14>     |led<8>         |   19.895|
KEYSET<14>     |led<9>         |   17.436|
KEYSET<14>     |led<10>        |   19.137|
KEYSET<14>     |led<11>        |   20.145|
KEYSET<14>     |led<12>        |   19.025|
KEYSET<14>     |led<13>        |   19.503|
KEYSET<14>     |led<14>        |   20.592|
KEYSET<14>     |led<15>        |   19.212|
KEYSET<15>     |led<0>         |   20.923|
KEYSET<15>     |led<1>         |   14.407|
KEYSET<15>     |led<2>         |   14.606|
KEYSET<15>     |led<3>         |   13.640|
KEYSET<15>     |led<4>         |   14.880|
KEYSET<15>     |led<5>         |   17.061|
KEYSET<15>     |led<6>         |   16.704|
KEYSET<15>     |led<7>         |   17.838|
KEYSET<15>     |led<8>         |   19.241|
KEYSET<15>     |led<9>         |   16.782|
KEYSET<15>     |led<10>        |   18.483|
KEYSET<15>     |led<11>        |   19.491|
KEYSET<15>     |led<12>        |   18.371|
KEYSET<15>     |led<13>        |   18.849|
KEYSET<15>     |led<14>        |   19.938|
KEYSET<15>     |led<15>        |   18.558|
clk1x          |led<1>         |   14.004|
clk1x          |led<2>         |   14.685|
clk1x          |ram1_we        |   12.519|
clk1x          |ram2_we        |   13.663|
clk1x          |rdn            |   12.906|
clk1x          |wrn            |   12.228|
clk11m         |led<1>         |   14.647|
clk11m         |led<2>         |   15.328|
clk11m         |ram1_we        |   13.162|
clk11m         |ram2_we        |   14.306|
clk11m         |rdn            |   13.549|
clk11m         |wrn            |   12.871|
clk50m         |led<1>         |   14.254|
clk50m         |led<2>         |   14.935|
clk50m         |ram1_we        |   12.769|
clk50m         |ram2_we        |   13.913|
clk50m         |rdn            |   13.156|
clk50m         |wrn            |   12.478|
data_ready     |led<0>         |   20.966|
data_ready     |led<1>         |   17.878|
ram1_data<0>   |led<0>         |   16.757|
ram1_data<1>   |led<1>         |   15.635|
ram1_data<2>   |led<2>         |   16.191|
ram1_data<3>   |led<3>         |   15.114|
ram1_data<4>   |led<4>         |   15.371|
ram1_data<5>   |led<5>         |   14.007|
ram1_data<6>   |led<6>         |   16.252|
ram1_data<7>   |led<7>         |   17.259|
ram1_data<8>   |led<8>         |   16.381|
ram1_data<9>   |led<9>         |   15.119|
ram1_data<10>  |led<10>        |   16.358|
ram1_data<11>  |led<11>        |   17.814|
ram1_data<12>  |led<12>        |   16.526|
ram1_data<13>  |led<13>        |   17.141|
ram1_data<14>  |led<14>        |   17.260|
ram1_data<15>  |led<15>        |   17.669|
ram2_data<0>   |led<0>         |   19.673|
ram2_data<1>   |led<1>         |   16.078|
ram2_data<2>   |led<2>         |   16.455|
ram2_data<3>   |led<3>         |   14.585|
ram2_data<4>   |led<4>         |   15.752|
ram2_data<5>   |led<5>         |   15.797|
ram2_data<6>   |led<6>         |   15.205|
ram2_data<7>   |led<7>         |   17.491|
ram2_data<8>   |led<8>         |   16.731|
ram2_data<9>   |led<9>         |   16.401|
ram2_data<10>  |led<10>        |   16.713|
ram2_data<11>  |led<11>        |   17.345|
ram2_data<12>  |led<12>        |   17.266|
ram2_data<13>  |led<13>        |   18.141|
ram2_data<14>  |led<14>        |   17.468|
ram2_data<15>  |led<15>        |   17.557|
rst            |led<0>         |   24.862|
rst            |led<1>         |   25.088|
rst            |led<2>         |   24.849|
rst            |led<3>         |   25.029|
rst            |led<4>         |   23.376|
rst            |led<5>         |   23.667|
rst            |led<6>         |   23.107|
rst            |led<7>         |   22.432|
rst            |led<8>         |   22.535|
rst            |led<9>         |   23.352|
rst            |led<10>        |   23.020|
rst            |led<11>        |   22.653|
rst            |led<12>        |   22.232|
rst            |led<13>        |   22.710|
rst            |led<14>        |   24.114|
rst            |led<15>        |   22.137|
rst            |ram2_addr<0>   |   12.902|
rst            |ram2_addr<1>   |   14.245|
rst            |ram2_addr<2>   |   13.305|
rst            |ram2_addr<3>   |   14.474|
rst            |ram2_addr<4>   |   12.650|
rst            |ram2_addr<5>   |   13.198|
rst            |ram2_addr<6>   |   13.944|
rst            |ram2_addr<7>   |   15.546|
rst            |ram2_addr<8>   |   13.765|
rst            |ram2_addr<9>   |   13.488|
rst            |ram2_addr<10>  |   14.024|
rst            |ram2_addr<11>  |   14.151|
rst            |ram2_addr<12>  |   13.897|
rst            |ram2_addr<13>  |   15.409|
rst            |ram2_addr<14>  |   15.112|
rst            |ram2_addr<15>  |    8.717|
rst            |ram2_data<0>   |   11.703|
rst            |ram2_data<1>   |   13.451|
rst            |ram2_data<2>   |   12.271|
rst            |ram2_data<3>   |   11.996|
rst            |ram2_data<4>   |   11.498|
rst            |ram2_data<5>   |   12.525|
rst            |ram2_data<6>   |   12.329|
rst            |ram2_data<7>   |   11.958|
rst            |ram2_data<8>   |   11.865|
rst            |ram2_data<9>   |   12.522|
rst            |ram2_data<10>  |   11.539|
rst            |ram2_data<11>  |   11.969|
rst            |ram2_data<12>  |   12.188|
rst            |ram2_data<13>  |   13.237|
rst            |ram2_data<14>  |   12.007|
rst            |ram2_data<15>  |   12.723|
rst            |ram2_en        |    5.122|
rst            |ram2_oe        |   13.072|
tbre           |led<0>         |   19.277|
tbre           |led<4>         |   11.267|
tsre           |led<0>         |   19.592|
tsre           |led<3>         |   10.256|
---------------+---------------+---------+


Analysis completed Wed Nov 30 22:53:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



