
==========================================================================
03_croc.dpl check_setup
--------------------------------------------------------------------------
0

==========================================================================
03_croc.dpl report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
03_croc.dpl report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
03_croc.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack 0.43

==========================================================================
03_croc.dpl report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_resp/i_src/i_sync/serial_o_reg
          (removal check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.20    0.20 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.03    0.00    0.20 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     3    0.17    0.22    0.19    0.39 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.25    0.06    0.45 ^ fanout1416/A (sg13g2_buf_8)
     5    0.12    0.05    0.12    0.57 ^ fanout1416/X (sg13g2_buf_8)
                                         net1416 (net)
                  0.07    0.02    0.60 ^ fanout1260/A (sg13g2_buf_4)
     4    0.08    0.07    0.11    0.71 ^ fanout1260/X (sg13g2_buf_4)
                                         net1260 (net)
                  0.07    0.01    0.71 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_resp/i_src/i_sync/serial_o_reg/RESET_B (sg13g2_dfrbp_1)
                                  0.71   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_resp/i_src/i_sync/serial_o_reg/CLK (sg13g2_dfrbp_1)
                         -0.06    0.04   library removal time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_0__reg
            (rising edge-triggered flip-flop clocked by clk_jtg)
Endpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_o_reg
          (rising edge-triggered flip-flop clocked by clk_jtg)
Path Group: clk_jtg
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_jtg (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_0__reg/CLK (sg13g2_dfrbp_1)
     1    0.00    0.01    0.18    0.18 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_0__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_0_ (net)
                  0.01    0.00    0.18 v i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_o_reg/D (sg13g2_dfrbp_1)
                                  0.18   data arrival time

                  0.20    0.00    0.00   clock clk_jtg (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_o_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/master_add_o[5]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/master_add_o[5]_reg/CLK (sg13g2_dfrbp_2)
     4    0.06    0.08    0.26    0.26 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/master_add_o[5]_reg/Q (sg13g2_dfrbp_2)
                                         i_croc_soc/i_croc/i_dm_top.master_addr_o_5_ (net)
                  0.08    0.00    0.26 ^ i_croc_soc/i_croc/_4961_/A (sg13g2_nand3_1)
     1    0.00    0.04    0.06    0.32 v i_croc_soc/i_croc/_4961_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/_1305_ (net)
                  0.04    0.00    0.32 v i_croc_soc/i_croc/_4962_/C (sg13g2_nand3_1)
     1    0.00    0.03    0.04    0.36 ^ i_croc_soc/i_croc/_4962_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/_1306_ (net)
                  0.03    0.00    0.36 ^ i_croc_soc/i_croc/_4963_/B (sg13g2_and2_2)
     1    0.02    0.04    0.09    0.45 ^ i_croc_soc/i_croc/_4963_/X (sg13g2_and2_2)
                                         i_croc_soc/i_croc/all_sbr_obi_req_195_ (net)
                  0.06    0.00    0.45 ^ i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_ADDR[2] (RM_IHPSG13_1P_256x64_c2_bm_bist)
                                  0.45   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut/A_CLK (RM_IHPSG13_1P_256x64_c2_bm_bist)
                          0.46    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
03_croc.dpl report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg
          (recovery check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.05    0.29    0.29 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.05    0.00    0.29 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     3    0.17    0.34    0.31    0.60 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.37    0.07    0.66 ^ max_cap1563/A (sg13g2_buf_1)
     1    0.00    0.04    0.15    0.81 ^ max_cap1563/X (sg13g2_buf_1)
                                         net1563 (net)
                  0.04    0.00    0.81 ^ fanout1559/A (sg13g2_buf_4)
     3    0.06    0.08    0.13    0.95 ^ fanout1559/X (sg13g2_buf_4)
                                         net1559 (net)
                  0.08    0.00    0.95 ^ max_cap1561/A (sg13g2_buf_1)
     2    0.01    0.04    0.10    1.05 ^ max_cap1561/X (sg13g2_buf_1)
                                         net1561 (net)
                  0.04    0.00    1.05 ^ fanout1558/A (sg13g2_buf_1)
     4    0.03    0.15    0.16    1.20 ^ fanout1558/X (sg13g2_buf_1)
                                         net1558 (net)
                  0.15    0.00    1.20 ^ fanout1546/A (sg13g2_buf_2)
     8    0.04    0.09    0.17    1.37 ^ fanout1546/X (sg13g2_buf_2)
                                         net1546 (net)
                  0.09    0.00    1.37 ^ fanout1534/A (sg13g2_buf_4)
     8    0.08    0.10    0.17    1.55 ^ fanout1534/X (sg13g2_buf_4)
                                         net1534 (net)
                  0.10    0.00    1.55 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg/RESET_B (sg13g2_dfrbp_1)
                                  1.55   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                                 12.40 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg/CLK (sg13g2_dfrbp_1)
                         -0.11   12.29   library recovery time
                                 12.29   data required time
-----------------------------------------------------------------------------
                                 12.29   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                 10.74   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_sba.state_q_0__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
     6    0.02    0.06    0.34    0.34 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/Q (sg13g2_dfrbp_2)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/async_ack (net)
                  0.06    0.00    0.34 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/A (sg13g2_xor2_1)
     1    0.00    0.05    0.10    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/X (sg13g2_xor2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/s_dst_valid (net)
                  0.05    0.00    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/B_N (sg13g2_nor2b_1)
     2    0.03    0.25    0.24    0.68 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/Y (sg13g2_nor2b_1)
                                         i_croc_soc/i_croc/dmi_req_valid (net)
                  0.25    0.00    0.68 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/A (sg13g2_nand2_2)
     4    0.03    0.15    0.18    0.87 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/Y (sg13g2_nand2_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0598_ (net)
                  0.15    0.00    0.87 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/A (sg13g2_nor2_1)
     2    0.01    0.08    0.11    0.98 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0600_ (net)
                  0.08    0.00    0.98 ^ fanout2633/A (sg13g2_buf_2)
     8    0.03    0.07    0.13    1.11 ^ fanout2633/X (sg13g2_buf_2)
                                         net2633 (net)
                  0.07    0.00    1.11 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7313_/A (sg13g2_nand3_1)
     3    0.03    0.29    0.26    1.37 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7313_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2605_ (net)
                  0.29    0.00    1.37 v fanout2611/A (sg13g2_buf_4)
     8    0.04    0.05    0.18    1.55 v fanout2611/X (sg13g2_buf_4)
                                         net2611 (net)
                  0.05    0.00    1.55 v fanout2610/A (sg13g2_buf_2)
     8    0.03    0.06    0.12    1.67 v fanout2610/X (sg13g2_buf_2)
                                         net2610 (net)
                  0.06    0.00    1.67 v fanout2609/A (sg13g2_buf_2)
     8    0.03    0.06    0.12    1.79 v fanout2609/X (sg13g2_buf_2)
                                         net2609 (net)
                  0.06    0.00    1.79 v fanout2608/A (sg13g2_buf_2)
     7    0.04    0.07    0.13    1.91 v fanout2608/X (sg13g2_buf_2)
                                         net2608 (net)
                  0.07    0.00    1.91 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7418_/A (sg13g2_inv_4)
     8    0.05    0.07    0.07    1.98 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7418_/Y (sg13g2_inv_4)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2701_ (net)
                  0.07    0.00    1.99 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8673_/B (sg13g2_nand3_1)
     1    0.01    0.08    0.11    2.09 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8673_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3751_ (net)
                  0.08    0.00    2.09 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8685_/A1 (sg13g2_a21oi_2)
     6    0.02    0.11    0.12    2.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8685_/Y (sg13g2_a21oi_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3763_ (net)
                  0.11    0.00    2.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8690_/C (sg13g2_nand3_1)
     1    0.00    0.07    0.11    2.33 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8690_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3768_ (net)
                  0.07    0.00    2.33 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8691_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.09    2.41 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8691_/Y (sg13g2_a21oi_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0588_ (net)
                  0.06    0.00    2.41 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_sba.state_q_0__reg/D (sg13g2_dfrbp_2)
                                  2.41   data arrival time

                          4.38    4.38   max_delay
                         -0.10    4.27   library setup time
                                  4.27   data required time
-----------------------------------------------------------------------------
                                  4.27   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/td_o_reg
            (rising edge-triggered flip-flop clocked by clk_jtg')
Endpoint: jtag_tdo_o (output port clocked by clk_jtg)
Path Group: clk_jtg
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20   10.00   10.00   clock clk_jtg' (rise edge)
                          0.00   10.00   clock network delay (ideal)
                  0.20    0.00   10.00 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK (sg13g2_dfrbp_2)
     1    0.12    0.24    0.45   10.45 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/Q (sg13g2_dfrbp_2)
                                         soc_jtag_tdo_o (net)
                  0.33    0.03   10.48 ^ pad_jtag_tdo_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.25   13.73 ^ pad_jtag_tdo_o/pad (sg13g2_IOPadOut16mA)
                                         jtag_tdo_o (net)
                  2.66    0.00   13.73 ^ jtag_tdo_o (out)
                                 13.73   data arrival time

                  0.20   20.00   20.00   clock clk_jtg (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.10   19.90   clock uncertainty
                          0.00   19.90   clock reconvergence pessimism
                         -5.00   14.90   output external delay
                                 14.90   data required time
-----------------------------------------------------------------------------
                                 14.90   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: i_croc_soc/i_croc/i_timer
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: status_o (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_timer/clk_i (timer_unit)
     1    0.09    0.38    2.36    2.36 ^ i_croc_soc/i_croc/i_timer/irq_lo_o (timer_unit)
                                         i_croc_soc/i_croc/timer0_irq0 (net)
                  0.38    0.01    2.38 ^ i_croc_soc/i_croc/i_core_wrap/timer0_irq_i (core_wrap)
     5    0.34    0.69    2.25    4.63 ^ i_croc_soc/i_croc/i_core_wrap/core_busy_o (core_wrap)
                                         soc_status_o (net)
                  0.92    0.06    4.68 ^ pad_status_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.54    8.22 ^ pad_status_o/pad (sg13g2_IOPadOut16mA)
                                         status_o (net)
                  2.66    0.00    8.22 ^ status_o (out)
                                  8.22   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -3.75    8.65   output external delay
                                  8.65   data required time
-----------------------------------------------------------------------------
                                  8.65   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
03_croc.dpl report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg
          (recovery check against rising-edge clock clk_sys)
Path Group: asynchronous
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/CLK (sg13g2_dfrbp_1)
     2    0.01    0.05    0.29    0.29 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3__reg/Q (sg13g2_dfrbp_1)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.synch_regs_q_3_ (net)
                  0.05    0.00    0.29 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/A0 (sg13g2_mux2_2)
     3    0.17    0.34    0.31    0.60 ^ i_croc_soc/i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no/i_mux/X (sg13g2_mux2_2)
                                         i_croc_soc/i_rstgen.i_rstgen_bypass.rst_no (net)
                  0.37    0.07    0.66 ^ max_cap1563/A (sg13g2_buf_1)
     1    0.00    0.04    0.15    0.81 ^ max_cap1563/X (sg13g2_buf_1)
                                         net1563 (net)
                  0.04    0.00    0.81 ^ fanout1559/A (sg13g2_buf_4)
     3    0.06    0.08    0.13    0.95 ^ fanout1559/X (sg13g2_buf_4)
                                         net1559 (net)
                  0.08    0.00    0.95 ^ max_cap1561/A (sg13g2_buf_1)
     2    0.01    0.04    0.10    1.05 ^ max_cap1561/X (sg13g2_buf_1)
                                         net1561 (net)
                  0.04    0.00    1.05 ^ fanout1558/A (sg13g2_buf_1)
     4    0.03    0.15    0.16    1.20 ^ fanout1558/X (sg13g2_buf_1)
                                         net1558 (net)
                  0.15    0.00    1.20 ^ fanout1546/A (sg13g2_buf_2)
     8    0.04    0.09    0.17    1.37 ^ fanout1546/X (sg13g2_buf_2)
                                         net1546 (net)
                  0.09    0.00    1.37 ^ fanout1534/A (sg13g2_buf_4)
     8    0.08    0.10    0.17    1.55 ^ fanout1534/X (sg13g2_buf_4)
                                         net1534 (net)
                  0.10    0.00    1.55 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg/RESET_B (sg13g2_dfrbp_1)
                                  1.55   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                                 12.40 ^ i_croc_soc/i_croc/i_uart/i_apb_uart.UART_TXFF.iFIFOMem_4__reg/CLK (sg13g2_dfrbp_1)
                         -0.11   12.29   library recovery time
                                 12.29   data required time
-----------------------------------------------------------------------------
                                 12.29   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                 10.74   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_sba.state_q_0__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: path delay
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
     6    0.02    0.06    0.34    0.34 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/Q (sg13g2_dfrbp_2)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/async_ack (net)
                  0.06    0.00    0.34 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/A (sg13g2_xor2_1)
     1    0.00    0.05    0.10    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/i_dst/_199_/X (sg13g2_xor2_1)
                                         i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/s_dst_valid (net)
                  0.05    0.00    0.44 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/B_N (sg13g2_nor2b_1)
     2    0.03    0.25    0.24    0.68 ^ i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc.i_cdc_req/_5_/Y (sg13g2_nor2b_1)
                                         i_croc_soc/i_croc/dmi_req_valid (net)
                  0.25    0.00    0.68 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/A (sg13g2_nand2_2)
     4    0.03    0.15    0.18    0.87 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4827_/Y (sg13g2_nand2_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0598_ (net)
                  0.15    0.00    0.87 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/A (sg13g2_nor2_1)
     2    0.01    0.08    0.11    0.98 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_4829_/Y (sg13g2_nor2_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0600_ (net)
                  0.08    0.00    0.98 ^ fanout2633/A (sg13g2_buf_2)
     8    0.03    0.07    0.13    1.11 ^ fanout2633/X (sg13g2_buf_2)
                                         net2633 (net)
                  0.07    0.00    1.11 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7313_/A (sg13g2_nand3_1)
     3    0.03    0.29    0.26    1.37 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7313_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2605_ (net)
                  0.29    0.00    1.37 v fanout2611/A (sg13g2_buf_4)
     8    0.04    0.05    0.18    1.55 v fanout2611/X (sg13g2_buf_4)
                                         net2611 (net)
                  0.05    0.00    1.55 v fanout2610/A (sg13g2_buf_2)
     8    0.03    0.06    0.12    1.67 v fanout2610/X (sg13g2_buf_2)
                                         net2610 (net)
                  0.06    0.00    1.67 v fanout2609/A (sg13g2_buf_2)
     8    0.03    0.06    0.12    1.79 v fanout2609/X (sg13g2_buf_2)
                                         net2609 (net)
                  0.06    0.00    1.79 v fanout2608/A (sg13g2_buf_2)
     7    0.04    0.07    0.13    1.91 v fanout2608/X (sg13g2_buf_2)
                                         net2608 (net)
                  0.07    0.00    1.91 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_7418_/A (sg13g2_inv_4)
     8    0.05    0.07    0.07    1.98 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_7418_/Y (sg13g2_inv_4)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_2701_ (net)
                  0.07    0.00    1.99 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8673_/B (sg13g2_nand3_1)
     1    0.01    0.08    0.11    2.09 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8673_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3751_ (net)
                  0.08    0.00    2.09 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8685_/A1 (sg13g2_a21oi_2)
     6    0.02    0.11    0.12    2.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8685_/Y (sg13g2_a21oi_2)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3763_ (net)
                  0.11    0.00    2.21 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8690_/C (sg13g2_nand3_1)
     1    0.00    0.07    0.11    2.33 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8690_/Y (sg13g2_nand3_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_3768_ (net)
                  0.07    0.00    2.33 v i_croc_soc/i_croc/i_dm_top.i_dm_top/_8691_/A2 (sg13g2_a21oi_1)
     1    0.00    0.06    0.09    2.41 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/_8691_/Y (sg13g2_a21oi_1)
                                         i_croc_soc/i_croc/i_dm_top.i_dm_top/_0588_ (net)
                  0.06    0.00    2.41 ^ i_croc_soc/i_croc/i_dm_top.i_dm_top/i_dm_sba.state_q_0__reg/D (sg13g2_dfrbp_2)
                                  2.41   data arrival time

                          4.38    4.38   max_delay
                         -0.10    4.27   library setup time
                                  4.27   data required time
-----------------------------------------------------------------------------
                                  4.27   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: i_croc_soc/i_croc/i_dmi_jtag/td_o_reg
            (rising edge-triggered flip-flop clocked by clk_jtg')
Endpoint: jtag_tdo_o (output port clocked by clk_jtg)
Path Group: clk_jtg
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20   10.00   10.00   clock clk_jtg' (rise edge)
                          0.00   10.00   clock network delay (ideal)
                  0.20    0.00   10.00 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/CLK (sg13g2_dfrbp_2)
     1    0.12    0.24    0.45   10.45 ^ i_croc_soc/i_croc/i_dmi_jtag/td_o_reg/Q (sg13g2_dfrbp_2)
                                         soc_jtag_tdo_o (net)
                  0.33    0.03   10.48 ^ pad_jtag_tdo_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.25   13.73 ^ pad_jtag_tdo_o/pad (sg13g2_IOPadOut16mA)
                                         jtag_tdo_o (net)
                  2.66    0.00   13.73 ^ jtag_tdo_o (out)
                                 13.73   data arrival time

                  0.20   20.00   20.00   clock clk_jtg (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.10   19.90   clock uncertainty
                          0.00   19.90   clock reconvergence pessimism
                         -5.00   14.90   output external delay
                                 14.90   data required time
-----------------------------------------------------------------------------
                                 14.90   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: i_croc_soc/i_croc/i_timer
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: status_o (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ i_croc_soc/i_croc/i_timer/clk_i (timer_unit)
     1    0.09    0.38    2.36    2.36 ^ i_croc_soc/i_croc/i_timer/irq_lo_o (timer_unit)
                                         i_croc_soc/i_croc/timer0_irq0 (net)
                  0.38    0.01    2.38 ^ i_croc_soc/i_croc/i_core_wrap/timer0_irq_i (core_wrap)
     5    0.34    0.69    2.25    4.63 ^ i_croc_soc/i_croc/i_core_wrap/core_busy_o (core_wrap)
                                         soc_status_o (net)
                  0.92    0.06    4.68 ^ pad_status_o/c2p (sg13g2_IOPadOut16mA)
     1   15.00    3.55    3.54    8.22 ^ pad_status_o/pad (sg13g2_IOPadOut16mA)
                                         status_o (net)
                  2.66    0.00    8.22 ^ status_o (out)
                                  8.22   data arrival time

                  0.20   12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (ideal)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -3.75    8.65   output external delay
                                  8.65   data required time
-----------------------------------------------------------------------------
                                  8.65   data required time
                                 -8.22   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
03_croc.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_croc.dpl max_slew_check_slack
--------------------------------------------------------------------------
-2.4305672645568848

==========================================================================
03_croc.dpl max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
03_croc.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
-2.0255

==========================================================================
03_croc.dpl max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
03_croc.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_croc.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
03_croc.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-11.160959243774414

==========================================================================
03_croc.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
4.21304988861084

==========================================================================
03_croc.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-2.6491

==========================================================================
03_croc.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 71

==========================================================================
03_croc.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
03_croc.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 199

==========================================================================
03_croc.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 277

==========================================================================
03_croc.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 16

==========================================================================
03_croc.dpl critical path delay
--------------------------------------------------------------------------
8.2247

==========================================================================
03_croc.dpl critical path slack
--------------------------------------------------------------------------
0.4253

==========================================================================
03_croc.dpl slack div critical path delay
--------------------------------------------------------------------------
5.171009

==========================================================================
03_croc.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.29e-02   6.74e-05   1.53e-06   1.30e-02  50.4%
Combinational          1.04e-02   1.81e-04   3.19e-06   1.06e-02  41.0%
Clock                  1.29e-06   6.97e-07   2.94e-10   1.99e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    9.64e-05   2.11e-03   1.08e-07   2.21e-03   8.6%
----------------------------------------------------------------
Total                  2.34e-02   2.36e-03   4.82e-06   2.58e-02 100.0%
                          90.8%       9.2%       0.0%

==========================================================================
03_croc.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_croc.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              3240000.0 um2
Core Area:             1874543.7312 um2
Total Area:            2533445.9238 um2
Total Active Area:     1053445.9238 um2

Core Utilization:      0.5619745788089086
Std Cell Utilization:  0.30048053149219156

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           2533445.924     352704.845      700741.079      313600.000      1166400.000     20596           20272           4               64              256             1512534.006     32534.006       0.000           313600.000      1166400.000     3104            2784            0               64              256             
  i_croc_soc                                                                    1020911.917     320170.838      700741.079      0.000           0.000           17492           17488           4               0               0               195.955         195.955         0.000           0.000           0.000           5               5               0               0               0               
    i_croc                                                                      1019748.887     319007.808      700741.079      0.000           0.000           17433           17429           4               0               0               562004.381      47624.371       514380.010      0.000           0.000           4148            4146            2               0               0               
      gen_sram_bank\[0\].i_sram                                                 95011.264       1830.730        93180.534       0.000           0.000           186             185             1               0               0               95011.264       1830.730        93180.534       0.000           0.000           186             185             1               0               0               
      gen_sram_bank\[1\].i_sram                                                 95005.821       1825.286        93180.534       0.000           0.000           186             185             1               0               0               95005.821       1825.286        93180.534       0.000           0.000           186             185             1               0               0               
      i_dm_top.i_dm_top                                                         73381.594       73381.594       0.000           0.000           0.000           4661            4661            0               0               0               73381.594       73381.594       0.000           0.000           0.000           4661            4661            0               0               0               
      i_dmi_jtag                                                                40872.989       40872.989       0.000           0.000           0.000           2344            2344            0               0               0               17303.933       17303.933       0.000           0.000           0.000           1164            1164            0               0               0               
        i_dmi_cdc.i_cdc_req                                                     12334.291       12334.291       0.000           0.000           0.000           617             617             0               0               0               224.986         224.986         0.000           0.000           0.000           8               8               0               0               0               
          i_cdc_reset_ctrlr                                                     4008.010        4008.010        0.000           0.000           0.000           254             254             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
            i_cdc_reset_ctrlr_half_a                                            2010.355        2010.355        0.000           0.000           0.000           127             127             0               0               0               1028.765        1028.765        0.000           0.000           0.000           79              79              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               506.218         506.218         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
            i_cdc_reset_ctrlr_half_b                                            1997.654        1997.654        0.000           0.000           0.000           127             127             0               0               0               1016.064        1016.064        0.000           0.000           0.000           79              79              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               506.218         506.218         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
          i_dst                                                                 4078.771        4078.771        0.000           0.000           0.000           178             178             0               0               0               3937.248        3937.248        0.000           0.000           0.000           175             175             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
          i_src                                                                 4022.525        4022.525        0.000           0.000           0.000           177             177             0               0               0               3881.002        3881.002        0.000           0.000           0.000           174             174             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
        i_dmi_cdc.i_cdc_resp                                                    11203.920       11203.920       0.000           0.000           0.000           560             560             0               0               0               254.016         254.016         0.000           0.000           0.000           9               9               0               0               0               
          i_cdc_reset_ctrlr                                                     4046.112        4046.112        0.000           0.000           0.000           252             252             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
            i_cdc_reset_ctrlr_half_a                                            2033.942        2033.942        0.000           0.000           0.000           128             128             0               0               0               1045.094        1045.094        0.000           0.000           0.000           80              80              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
            i_cdc_reset_ctrlr_half_b                                            2012.170        2012.170        0.000           0.000           0.000           124             124             0               0               0               1023.322        1023.322        0.000           0.000           0.000           76              76              0               0               0               
              i_state_transition_cdc_dst                                        373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
                i_sync                                                          94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
              i_state_transition_cdc_src                                        615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
                i_sync                                                          101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
          i_dst                                                                 3545.338        3545.338        0.000           0.000           0.000           150             150             0               0               0               3403.814        3403.814        0.000           0.000           0.000           147             147             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
          i_src                                                                 3358.454        3358.454        0.000           0.000           0.000           149             149             0               0               0               3216.931        3216.931        0.000           0.000           0.000           146             146             0               0               0               
            i_sync                                                              141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
        i_dmi_jtag_tap.i_dft_tck_mux                                            25.402          25.402          0.000           0.000           0.000           2               2               0               0               0               25.402          25.402          0.000           0.000           0.000           2               2               0               0               0               
        i_dmi_jtag_tap.i_tck_inv                                                5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               
      i_gpio                                                                    26609.990       26609.990       0.000           0.000           0.000           1253            1253            0               0               0               23569.056       23569.056       0.000           0.000           0.000           1189            1189            0               0               0               
        gen_gpios\[0\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[10\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[11\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[12\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[13\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[14\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[15\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[16\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[17\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[18\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[19\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[1\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[20\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[21\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[22\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[23\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[24\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[25\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[26\].i_sync                                                  101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[27\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[28\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[29\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[2\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[30\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[31\].i_sync                                                  94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[3\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[4\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[5\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[6\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[7\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[8\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        gen_gpios\[9\].i_sync                                                   94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
      i_soc_ctrl                                                                5898.614        5898.614        0.000           0.000           0.000           268             268             0               0               0               5898.614        5898.614        0.000           0.000           0.000           268             268             0               0               0               
      i_uart                                                                    120964.234      120964.234      0.000           0.000           0.000           4387            4387            0               0               0               120964.234      120964.234      0.000           0.000           0.000           4387            4387            0               0               0               
    i_ext_intr_sync                                                             94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no                              32.659          32.659          0.000           0.000           0.000           3               3               0               0               0               32.659          32.659          0.000           0.000           0.000           3               3               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n                                27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               
    i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no                               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               27.216          27.216          0.000           0.000           0.000           2               2               0               0               0               
    i_user                                                                      785.635         785.635         0.000           0.000           0.000           45              45              0               0               0               785.635         785.635         0.000           0.000           0.000           45              45              0               0               0               
