{"filename": "verilator-5.010-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.010-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5307112", "isize": "35833355", "md5sum": "8e56f65997682d6bf5ee4e38c487e27e", "sha256sum": "be1056ced2e77efcc82072854f8141e41c379244f4d8eea30be7eb0539240304", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmRTHtwACgkQdxk/FSvb5qYhrRAAiCOdtom8Rc61e8T93KMB59KHZ1uBPhjlXL9e1HmiQsriBjYtpWNDaoL4x7j3REHKI9sg77QRy12rA9X3V0P3AwfuKitcDybULkgvnYPjam4fN7zFNciBs3+kAGcfXcAkKI+CcaqvBTm40mLdDM+gkLBwRfssYBO4M+L1vL+tj4KZ7xE8ipma300kGUlo4bTqnxXYveuM3l2G6iKA8qHpsqpUVDAn0AmmCG0zXX7TnaH+WzP1z2kOcOR3bnf4QfDg1nvVblD00rCoowCzf3eo2ZdYRBADcNxvKR/0lBv0BXINUHtdW2gJsPeHsb6s8ddHDX3vFc6ZrO9cRLCYWE0Y337r+ECCFUNzE3ns+eg6t9kmsyKmpjZmU1Y/zk8AlQuHKVP0QHQI8GaQ6wADtUKzTkZARiNw0JEaDk1iYX+z6+E5Ez0Dw1wGJOkICecJuHsbOwHpKFaezF8DOn7w+frV/33CngfO7Qv1cFOwrnU0TrP7gEbMwf/6R1U3AZRqunKqhVSRZUZ1SVX6cN8sMf3m+XgM1/wmgeABcYvsFLgOb11hdsIn3vK17JRx55oUYpY9Bd6d9IgWKoHS/xlnv4L1d2trXyCKjEooxN2ABYeV9nlIcWQ7N+xlMriAUu0Bjrb7SCGkyibF4NPjNoBa/+zl+k1hLe/2dHrDZw8roS2n1Ns=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1683168251", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}