{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 1126.14,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 242.726,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 45.1584,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 3302.21,
	"finish__design__instance__count__class:multi_input_combinational_cell": 97,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3959.83,
	"finish__design__instance__count": 178,
	"finish__design__instance__area": 8913.14,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.36568,
	"finish__clock__skew__setup": 0.00410214,
	"finish__clock__skew__hold": 0.00410214,
	"finish__timing__drv__max_slew_limit": 0.824349,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.981387,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00435267,
	"finish__power__switching__total": 0.00108375,
	"finish__power__leakage__total": 7.67427e-08,
	"finish__power__total": 0.0054365,
	"finish__design__io": 25,
	"finish__design__die__area": 19271,
	"finish__design__core__area": 17905.3,
	"finish__design__instance__count": 244,
	"finish__design__instance__area": 9285.7,
	"finish__design__instance__count__stdcell": 244,
	"finish__design__instance__area__stdcell": 9285.7,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.5186,
	"finish__design__instance__utilization__stdcell": 0.5186,
	"finish__design__rows": 26,
	"finish__design__rows:GF018hv5v_green_sc9": 26,
	"finish__design__sites": 6344,
	"finish__design__sites:GF018hv5v_green_sc9": 6344,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}