module hqm_reorder_pipe 
(
input     hqm_gated_clk,
input     hqm_inp_gated_clk,
input     hqm_rst_prep_rop,
input     hqm_gated_rst_b_rop,
input     hqm_inp_gated_rst_b_rop,
input     hqm_gated_rst_b_start_rop,
input     hqm_gated_rst_b_active_rop,
output    hqm_gated_rst_b_done_rop,
output    rop_clk_idle,
input     rop_clk_enable,
output    rop_unit_idle,
output    rop_unit_pipeidle,
output    rop_reset_done,
input     rop_cfg_req_up_read,
input     rop_cfg_req_up_write,
input    [92:0]  rop_cfg_req_up,
input     rop_cfg_rsp_up_ack,
input    [38:0]  rop_cfg_rsp_up,
output    rop_cfg_req_down_read,
output    rop_cfg_req_down_write,
output   [92:0]  rop_cfg_req_down,
output    rop_cfg_rsp_down_ack,
output   [38:0]  rop_cfg_rsp_down,
input     rop_alarm_up_v,
output    rop_alarm_up_ready,
input    [24:0]  rop_alarm_up_data,
output    rop_alarm_down_v,
input     rop_alarm_down_ready,
output   [24:0]  rop_alarm_down_data,
input     chp_rop_hcw_v,
output    chp_rop_hcw_ready,
input    [200:0]  chp_rop_hcw_data,
output    rop_dp_enq_v,
input     rop_dp_enq_ready,
output   [99:0]  rop_dp_enq_data,
output    rop_nalb_enq_v,
input     rop_nalb_enq_ready,
output   [99:0]  rop_nalb_enq_data,
output    rop_qed_dqed_enq_v,
input     rop_qed_enq_ready,
input     rop_dqed_enq_ready,
output   [156:0]  rop_qed_dqed_enq_data,
output    rop_qed_force_clockon,
output    rop_lsp_reordercmp_v,
input     rop_lsp_reordercmp_ready,
output   [16:0]  rop_lsp_reordercmp_data,
output    rf_dir_rply_req_fifo_mem_re,
output    rf_dir_rply_req_fifo_mem_rclk,
output    rf_dir_rply_req_fifo_mem_rclk_rst_n,
output   [2:0]  rf_dir_rply_req_fifo_mem_raddr,
output   [2:0]  rf_dir_rply_req_fifo_mem_waddr,
output    rf_dir_rply_req_fifo_mem_we,
output    rf_dir_rply_req_fifo_mem_wclk,
output    rf_dir_rply_req_fifo_mem_wclk_rst_n,
output   [59:0]  rf_dir_rply_req_fifo_mem_wdata,
input    [59:0]  rf_dir_rply_req_fifo_mem_rdata,
output    rf_ldb_rply_req_fifo_mem_re,
output    rf_ldb_rply_req_fifo_mem_rclk,
output    rf_ldb_rply_req_fifo_mem_rclk_rst_n,
output   [2:0]  rf_ldb_rply_req_fifo_mem_raddr,
output   [2:0]  rf_ldb_rply_req_fifo_mem_waddr,
output    rf_ldb_rply_req_fifo_mem_we,
output    rf_ldb_rply_req_fifo_mem_wclk,
output    rf_ldb_rply_req_fifo_mem_wclk_rst_n,
output   [59:0]  rf_ldb_rply_req_fifo_mem_wdata,
input    [59:0]  rf_ldb_rply_req_fifo_mem_rdata,
output    rf_lsp_reordercmp_fifo_mem_re,
output    rf_lsp_reordercmp_fifo_mem_rclk,
output    rf_lsp_reordercmp_fifo_mem_rclk_rst_n,
output   [2:0]  rf_lsp_reordercmp_fifo_mem_raddr,
output   [2:0]  rf_lsp_reordercmp_fifo_mem_waddr,
output    rf_lsp_reordercmp_fifo_mem_we,
output    rf_lsp_reordercmp_fifo_mem_wclk,
output    rf_lsp_reordercmp_fifo_mem_wclk_rst_n,
output   [18:0]  rf_lsp_reordercmp_fifo_mem_wdata,
input    [18:0]  rf_lsp_reordercmp_fifo_mem_rdata,
output    rf_reord_cnt_mem_re,
output    rf_reord_cnt_mem_rclk,
output    rf_reord_cnt_mem_rclk_rst_n,
output   [10:0]  rf_reord_cnt_mem_raddr,
output   [10:0]  rf_reord_cnt_mem_waddr,
output    rf_reord_cnt_mem_we,
output    rf_reord_cnt_mem_wclk,
output    rf_reord_cnt_mem_wclk_rst_n,
output   [15:0]  rf_reord_cnt_mem_wdata,
input    [15:0]  rf_reord_cnt_mem_rdata,
output    rf_reord_dirhp_mem_re,
output    rf_reord_dirhp_mem_rclk,
output    rf_reord_dirhp_mem_rclk_rst_n,
output   [10:0]  rf_reord_dirhp_mem_raddr,
output   [10:0]  rf_reord_dirhp_mem_waddr,
output    rf_reord_dirhp_mem_we,
output    rf_reord_dirhp_mem_wclk,
output    rf_reord_dirhp_mem_wclk_rst_n,
output   [16:0]  rf_reord_dirhp_mem_wdata,
input    [16:0]  rf_reord_dirhp_mem_rdata,
output    rf_reord_dirtp_mem_re,
output    rf_reord_dirtp_mem_rclk,
output    rf_reord_dirtp_mem_rclk_rst_n,
output   [10:0]  rf_reord_dirtp_mem_raddr,
output   [10:0]  rf_reord_dirtp_mem_waddr,
output    rf_reord_dirtp_mem_we,
output    rf_reord_dirtp_mem_wclk,
output    rf_reord_dirtp_mem_wclk_rst_n,
output   [16:0]  rf_reord_dirtp_mem_wdata,
input    [16:0]  rf_reord_dirtp_mem_rdata,
output    rf_reord_lbhp_mem_re,
output    rf_reord_lbhp_mem_rclk,
output    rf_reord_lbhp_mem_rclk_rst_n,
output   [10:0]  rf_reord_lbhp_mem_raddr,
output   [10:0]  rf_reord_lbhp_mem_waddr,
output    rf_reord_lbhp_mem_we,
output    rf_reord_lbhp_mem_wclk,
output    rf_reord_lbhp_mem_wclk_rst_n,
output   [16:0]  rf_reord_lbhp_mem_wdata,
input    [16:0]  rf_reord_lbhp_mem_rdata,
output    rf_reord_lbtp_mem_re,
output    rf_reord_lbtp_mem_rclk,
output    rf_reord_lbtp_mem_rclk_rst_n,
output   [10:0]  rf_reord_lbtp_mem_raddr,
output   [10:0]  rf_reord_lbtp_mem_waddr,
output    rf_reord_lbtp_mem_we,
output    rf_reord_lbtp_mem_wclk,
output    rf_reord_lbtp_mem_wclk_rst_n,
output   [16:0]  rf_reord_lbtp_mem_wdata,
input    [16:0]  rf_reord_lbtp_mem_rdata,
output    rf_reord_st_mem_re,
output    rf_reord_st_mem_rclk,
output    rf_reord_st_mem_rclk_rst_n,
output   [10:0]  rf_reord_st_mem_raddr,
output   [10:0]  rf_reord_st_mem_waddr,
output    rf_reord_st_mem_we,
output    rf_reord_st_mem_wclk,
output    rf_reord_st_mem_wclk_rst_n,
output   [24:0]  rf_reord_st_mem_wdata,
input    [24:0]  rf_reord_st_mem_rdata,
output    rf_rop_chp_rop_hcw_fifo_mem_re,
output    rf_rop_chp_rop_hcw_fifo_mem_rclk,
output    rf_rop_chp_rop_hcw_fifo_mem_rclk_rst_n,
output   [1:0]  rf_rop_chp_rop_hcw_fifo_mem_raddr,
output   [1:0]  rf_rop_chp_rop_hcw_fifo_mem_waddr,
output    rf_rop_chp_rop_hcw_fifo_mem_we,
output    rf_rop_chp_rop_hcw_fifo_mem_wclk,
output    rf_rop_chp_rop_hcw_fifo_mem_wclk_rst_n,
output   [203:0]  rf_rop_chp_rop_hcw_fifo_mem_wdata,
input    [203:0]  rf_rop_chp_rop_hcw_fifo_mem_rdata,
output    rf_sn0_order_shft_mem_re,
output    rf_sn0_order_shft_mem_rclk,
output    rf_sn0_order_shft_mem_rclk_rst_n,
output   [3:0]  rf_sn0_order_shft_mem_raddr,
output   [3:0]  rf_sn0_order_shft_mem_waddr,
output    rf_sn0_order_shft_mem_we,
output    rf_sn0_order_shft_mem_wclk,
output    rf_sn0_order_shft_mem_wclk_rst_n,
output   [11:0]  rf_sn0_order_shft_mem_wdata,
input    [11:0]  rf_sn0_order_shft_mem_rdata,
output    rf_sn1_order_shft_mem_re,
output    rf_sn1_order_shft_mem_rclk,
output    rf_sn1_order_shft_mem_rclk_rst_n,
output   [3:0]  rf_sn1_order_shft_mem_raddr,
output   [3:0]  rf_sn1_order_shft_mem_waddr,
output    rf_sn1_order_shft_mem_we,
output    rf_sn1_order_shft_mem_wclk,
output    rf_sn1_order_shft_mem_wclk_rst_n,
output   [11:0]  rf_sn1_order_shft_mem_wdata,
input    [11:0]  rf_sn1_order_shft_mem_rdata,
output    rf_sn_complete_fifo_mem_re,
output    rf_sn_complete_fifo_mem_rclk,
output    rf_sn_complete_fifo_mem_rclk_rst_n,
output   [1:0]  rf_sn_complete_fifo_mem_raddr,
output   [1:0]  rf_sn_complete_fifo_mem_waddr,
output    rf_sn_complete_fifo_mem_we,
output    rf_sn_complete_fifo_mem_wclk,
output    rf_sn_complete_fifo_mem_wclk_rst_n,
output   [20:0]  rf_sn_complete_fifo_mem_wdata,
input    [20:0]  rf_sn_complete_fifo_mem_rdata,
output    rf_sn_ordered_fifo_mem_re,
output    rf_sn_ordered_fifo_mem_rclk,
output    rf_sn_ordered_fifo_mem_rclk_rst_n,
output   [4:0]  rf_sn_ordered_fifo_mem_raddr,
output   [4:0]  rf_sn_ordered_fifo_mem_waddr,
output    rf_sn_ordered_fifo_mem_we,
output    rf_sn_ordered_fifo_mem_wclk,
output    rf_sn_ordered_fifo_mem_wclk_rst_n,
output   [12:0]  rf_sn_ordered_fifo_mem_wdata,
input    [12:0]  rf_sn_ordered_fifo_mem_rdata
);

endmodule // hqm_reorder_pipe
