

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Sun Sep 15 04:03:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      109|      109|        47|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln61_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_42"   --->   Operation 51 'read' 'sext_ln61_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln61_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_41"   --->   Operation 52 'read' 'sext_ln61_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln61_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_40"   --->   Operation 53 'read' 'sext_ln61_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln61_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_39"   --->   Operation 54 'read' 'sext_ln61_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln61_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_38"   --->   Operation 55 'read' 'sext_ln61_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln61_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_37"   --->   Operation 56 'read' 'sext_ln61_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln61_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_36"   --->   Operation 57 'read' 'sext_ln61_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln61_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_35"   --->   Operation 58 'read' 'sext_ln61_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln61_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_34"   --->   Operation 59 'read' 'sext_ln61_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln61_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_33"   --->   Operation 60 'read' 'sext_ln61_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln61_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_32"   --->   Operation 61 'read' 'sext_ln61_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln61_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_31"   --->   Operation 62 'read' 'sext_ln61_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln61_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_30"   --->   Operation 63 'read' 'sext_ln61_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln61_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_29"   --->   Operation 64 'read' 'sext_ln61_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln61_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_28"   --->   Operation 65 'read' 'sext_ln61_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln61_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_27"   --->   Operation 66 'read' 'sext_ln61_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln61_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_26"   --->   Operation 67 'read' 'sext_ln61_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln61_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_25"   --->   Operation 68 'read' 'sext_ln61_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln61_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_24"   --->   Operation 69 'read' 'sext_ln61_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln61_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_23"   --->   Operation 70 'read' 'sext_ln61_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln61_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_22"   --->   Operation 71 'read' 'sext_ln61_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln61_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_21"   --->   Operation 72 'read' 'sext_ln61_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln61_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_20"   --->   Operation 73 'read' 'sext_ln61_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln61_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_19"   --->   Operation 74 'read' 'sext_ln61_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln61_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_18"   --->   Operation 75 'read' 'sext_ln61_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln61_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_17"   --->   Operation 76 'read' 'sext_ln61_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln61_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_16"   --->   Operation 77 'read' 'sext_ln61_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln61_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_15"   --->   Operation 78 'read' 'sext_ln61_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln61_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_14"   --->   Operation 79 'read' 'sext_ln61_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln61_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_13"   --->   Operation 80 'read' 'sext_ln61_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln61_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_12"   --->   Operation 81 'read' 'sext_ln61_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln61_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_11"   --->   Operation 82 'read' 'sext_ln61_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln61_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_10"   --->   Operation 83 'read' 'sext_ln61_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln61_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_9"   --->   Operation 84 'read' 'sext_ln61_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln61_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_8"   --->   Operation 85 'read' 'sext_ln61_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln61_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_7"   --->   Operation 86 'read' 'sext_ln61_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln61_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_6"   --->   Operation 87 'read' 'sext_ln61_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln61_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_5"   --->   Operation 88 'read' 'sext_ln61_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln61_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_4"   --->   Operation 89 'read' 'sext_ln61_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln61_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_3"   --->   Operation 90 'read' 'sext_ln61_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln61_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_2"   --->   Operation 91 'read' 'sext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln61_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61_1"   --->   Operation 92 'read' 'sext_ln61_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln61"   --->   Operation 93 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln61_42_cast = sext i16 %sext_ln61_42_read"   --->   Operation 94 'sext' 'sext_ln61_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln61_41_cast = sext i16 %sext_ln61_41_read"   --->   Operation 95 'sext' 'sext_ln61_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln61_40_cast = sext i16 %sext_ln61_40_read"   --->   Operation 96 'sext' 'sext_ln61_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln61_39_cast = sext i16 %sext_ln61_39_read"   --->   Operation 97 'sext' 'sext_ln61_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln61_38_cast = sext i16 %sext_ln61_38_read"   --->   Operation 98 'sext' 'sext_ln61_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln61_37_cast = sext i16 %sext_ln61_37_read"   --->   Operation 99 'sext' 'sext_ln61_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln61_36_cast = sext i16 %sext_ln61_36_read"   --->   Operation 100 'sext' 'sext_ln61_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln61_35_cast = sext i16 %sext_ln61_35_read"   --->   Operation 101 'sext' 'sext_ln61_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln61_34_cast = sext i16 %sext_ln61_34_read"   --->   Operation 102 'sext' 'sext_ln61_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln61_33_cast = sext i16 %sext_ln61_33_read"   --->   Operation 103 'sext' 'sext_ln61_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln61_32_cast = sext i16 %sext_ln61_32_read"   --->   Operation 104 'sext' 'sext_ln61_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln61_31_cast = sext i16 %sext_ln61_31_read"   --->   Operation 105 'sext' 'sext_ln61_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln61_30_cast = sext i16 %sext_ln61_30_read"   --->   Operation 106 'sext' 'sext_ln61_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln61_29_cast = sext i16 %sext_ln61_29_read"   --->   Operation 107 'sext' 'sext_ln61_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln61_28_cast = sext i16 %sext_ln61_28_read"   --->   Operation 108 'sext' 'sext_ln61_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln61_27_cast = sext i16 %sext_ln61_27_read"   --->   Operation 109 'sext' 'sext_ln61_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln61_26_cast = sext i16 %sext_ln61_26_read"   --->   Operation 110 'sext' 'sext_ln61_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln61_25_cast = sext i16 %sext_ln61_25_read"   --->   Operation 111 'sext' 'sext_ln61_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln61_24_cast = sext i16 %sext_ln61_24_read"   --->   Operation 112 'sext' 'sext_ln61_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln61_23_cast = sext i16 %sext_ln61_23_read"   --->   Operation 113 'sext' 'sext_ln61_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln61_22_cast = sext i16 %sext_ln61_22_read"   --->   Operation 114 'sext' 'sext_ln61_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln61_21_cast = sext i16 %sext_ln61_21_read"   --->   Operation 115 'sext' 'sext_ln61_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln61_20_cast = sext i16 %sext_ln61_20_read"   --->   Operation 116 'sext' 'sext_ln61_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln61_19_cast = sext i16 %sext_ln61_19_read"   --->   Operation 117 'sext' 'sext_ln61_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln61_18_cast = sext i16 %sext_ln61_18_read"   --->   Operation 118 'sext' 'sext_ln61_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln61_17_cast = sext i16 %sext_ln61_17_read"   --->   Operation 119 'sext' 'sext_ln61_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln61_16_cast = sext i16 %sext_ln61_16_read"   --->   Operation 120 'sext' 'sext_ln61_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln61_15_cast = sext i16 %sext_ln61_15_read"   --->   Operation 121 'sext' 'sext_ln61_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln61_14_cast = sext i16 %sext_ln61_14_read"   --->   Operation 122 'sext' 'sext_ln61_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln61_13_cast = sext i16 %sext_ln61_13_read"   --->   Operation 123 'sext' 'sext_ln61_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln61_12_cast = sext i16 %sext_ln61_12_read"   --->   Operation 124 'sext' 'sext_ln61_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln61_11_cast = sext i16 %sext_ln61_11_read"   --->   Operation 125 'sext' 'sext_ln61_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln61_10_cast = sext i16 %sext_ln61_10_read"   --->   Operation 126 'sext' 'sext_ln61_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln61_9_cast = sext i16 %sext_ln61_9_read"   --->   Operation 127 'sext' 'sext_ln61_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln61_8_cast = sext i16 %sext_ln61_8_read"   --->   Operation 128 'sext' 'sext_ln61_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln61_7_cast = sext i16 %sext_ln61_7_read"   --->   Operation 129 'sext' 'sext_ln61_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln61_6_cast = sext i16 %sext_ln61_6_read"   --->   Operation 130 'sext' 'sext_ln61_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln61_5_cast = sext i16 %sext_ln61_5_read"   --->   Operation 131 'sext' 'sext_ln61_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln61_4_cast = sext i16 %sext_ln61_4_read"   --->   Operation 132 'sext' 'sext_ln61_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln61_3_cast = sext i16 %sext_ln61_3_read"   --->   Operation 133 'sext' 'sext_ln61_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln61_2_cast = sext i16 %sext_ln61_2_read"   --->   Operation 134 'sext' 'sext_ln61_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln61_1_cast = sext i16 %sext_ln61_1_read"   --->   Operation 135 'sext' 'sext_ln61_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i16 %sext_ln61_read"   --->   Operation 136 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_bias, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i15 %layer1_weights_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i15 %layer1_weights_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %layer1_weights_32, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %layer1_weights_33, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_34, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i14 %layer1_weights_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i12 %layer1_weights_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 179 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %layer1_weights_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 180 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 181 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [nn.cpp:56]   --->   Operation 183 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (2.03ns)   --->   "%icmp_ln56 = icmp_eq  i7 %i_2, i7 64" [nn.cpp:56]   --->   Operation 184 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (2.03ns)   --->   "%add_ln56 = add i7 %i_2, i7 1" [nn.cpp:56]   --->   Operation 185 'add' 'add_ln56' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body.split, void %VITIS_LOOP_68_3.exitStub" [nn.cpp:56]   --->   Operation 186 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %i_2" [nn.cpp:56]   --->   Operation 187 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i11 %layer1_weights_0, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 188 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (3.25ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 189 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i11 %layer1_weights_1, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 190 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (3.25ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 191 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (1.61ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %i" [nn.cpp:56]   --->   Operation 192 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 193 [1/2] (3.25ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:61]   --->   Operation 193 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 194 [1/2] (3.25ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:61]   --->   Operation 194 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln61_44 = sext i11 %layer1_weights_1_load" [nn.cpp:61]   --->   Operation 195 'sext' 'sext_ln61_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [3/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_44, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 196 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i10 %layer1_weights_2, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 197 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (3.25ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 198 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln61_43 = sext i11 %layer1_weights_0_load" [nn.cpp:61]   --->   Operation 199 'sext' 'sext_ln61_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (5.57ns)   --->   "%mul_ln61 = mul i24 %sext_ln61_43, i24 %sext_ln61_cast" [nn.cpp:61]   --->   Operation 200 'mul' 'mul_ln61' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [2/3] (1.45ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_44, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 201 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 202 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/2] (3.25ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:61]   --->   Operation 203 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln61_45 = sext i10 %layer1_weights_2_load" [nn.cpp:61]   --->   Operation 204 'sext' 'sext_ln61_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_45, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 205 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i14 %layer1_weights_3, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 206 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (3.25ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 207 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61_1 = mul i24 %sext_ln61_44, i24 %sext_ln61_1_cast" [nn.cpp:61]   --->   Operation 208 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:61]   --->   Operation 209 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 210 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_45, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 211 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/2] (3.25ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:61]   --->   Operation 212 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln61_46 = sext i14 %layer1_weights_3_load" [nn.cpp:61]   --->   Operation 213 'sext' 'sext_ln61_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_46, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 214 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%layer1_weights_4_addr = getelementptr i11 %layer1_weights_4, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 215 'getelementptr' 'layer1_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (3.25ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:61]   --->   Operation 216 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i24 %shl_ln, i24 %mul_ln61_1" [nn.cpp:61]   --->   Operation 217 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%mul_ln61_2 = mul i24 %sext_ln61_45, i24 %sext_ln61_2_cast" [nn.cpp:61]   --->   Operation 218 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61, i32 8, i32 23" [nn.cpp:61]   --->   Operation 219 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:61]   --->   Operation 220 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 221 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_46, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 222 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/2] (3.25ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:61]   --->   Operation 223 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln61_47 = sext i11 %layer1_weights_4_load" [nn.cpp:61]   --->   Operation 224 'sext' 'sext_ln61_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_3)   --->   "%mul_ln61_4 = mul i24 %sext_ln61_47, i24 %sext_ln61_4_cast" [nn.cpp:61]   --->   Operation 225 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%layer1_weights_5_addr = getelementptr i13 %layer1_weights_5, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 226 'getelementptr' 'layer1_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (3.25ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:61]   --->   Operation 227 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 228 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i24 %shl_ln61_1, i24 %mul_ln61_2" [nn.cpp:61]   --->   Operation 228 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_2)   --->   "%mul_ln61_3 = mul i24 %sext_ln61_46, i24 %sext_ln61_3_cast" [nn.cpp:61]   --->   Operation 229 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_1, i32 8, i32 23" [nn.cpp:61]   --->   Operation 230 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:61]   --->   Operation 231 'bitconcatenate' 'shl_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 232 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_3)   --->   "%mul_ln61_4 = mul i24 %sext_ln61_47, i24 %sext_ln61_4_cast" [nn.cpp:61]   --->   Operation 233 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [1/2] (3.25ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:61]   --->   Operation 234 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln61_48 = sext i13 %layer1_weights_5_load" [nn.cpp:61]   --->   Operation 235 'sext' 'sext_ln61_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_4)   --->   "%mul_ln61_5 = mul i24 %sext_ln61_48, i24 %sext_ln61_5_cast" [nn.cpp:61]   --->   Operation 236 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%layer1_weights_6_addr = getelementptr i14 %layer1_weights_6, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 237 'getelementptr' 'layer1_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [2/2] (3.25ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:61]   --->   Operation 238 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 4.70>
ST_7 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_2 = add i24 %shl_ln61_2, i24 %mul_ln61_3" [nn.cpp:61]   --->   Operation 239 'add' 'add_ln61_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_3)   --->   "%mul_ln61_4 = mul i24 %sext_ln61_47, i24 %sext_ln61_4_cast" [nn.cpp:61]   --->   Operation 240 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_2, i32 8, i32 23" [nn.cpp:61]   --->   Operation 241 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln61_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:61]   --->   Operation 242 'bitconcatenate' 'shl_ln61_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_3 = add i24 %shl_ln61_3, i24 %mul_ln61_4" [nn.cpp:61]   --->   Operation 243 'add' 'add_ln61_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_4)   --->   "%mul_ln61_5 = mul i24 %sext_ln61_48, i24 %sext_ln61_5_cast" [nn.cpp:61]   --->   Operation 244 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/2] (3.25ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:61]   --->   Operation 245 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln61_49 = sext i14 %layer1_weights_6_load" [nn.cpp:61]   --->   Operation 246 'sext' 'sext_ln61_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_5)   --->   "%mul_ln61_6 = mul i24 %sext_ln61_49, i24 %sext_ln61_6_cast" [nn.cpp:61]   --->   Operation 247 'mul' 'mul_ln61_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%layer1_weights_7_addr = getelementptr i14 %layer1_weights_7, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 248 'getelementptr' 'layer1_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [2/2] (3.25ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:61]   --->   Operation 249 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 4.70>
ST_8 : Operation 250 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_3 = add i24 %shl_ln61_3, i24 %mul_ln61_4" [nn.cpp:61]   --->   Operation 250 'add' 'add_ln61_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_4)   --->   "%mul_ln61_5 = mul i24 %sext_ln61_48, i24 %sext_ln61_5_cast" [nn.cpp:61]   --->   Operation 251 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_3, i32 8, i32 23" [nn.cpp:61]   --->   Operation 252 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln61_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:61]   --->   Operation 253 'bitconcatenate' 'shl_ln61_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_4 = add i24 %shl_ln61_4, i24 %mul_ln61_5" [nn.cpp:61]   --->   Operation 254 'add' 'add_ln61_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_5)   --->   "%mul_ln61_6 = mul i24 %sext_ln61_49, i24 %sext_ln61_6_cast" [nn.cpp:61]   --->   Operation 255 'mul' 'mul_ln61_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/2] (3.25ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:61]   --->   Operation 256 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln61_50 = sext i14 %layer1_weights_7_load" [nn.cpp:61]   --->   Operation 257 'sext' 'sext_ln61_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_6)   --->   "%mul_ln61_7 = mul i24 %sext_ln61_50, i24 %sext_ln61_7_cast" [nn.cpp:61]   --->   Operation 258 'mul' 'mul_ln61_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%layer1_weights_8_addr = getelementptr i13 %layer1_weights_8, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 259 'getelementptr' 'layer1_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (3.25ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:61]   --->   Operation 260 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 4.70>
ST_9 : Operation 261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_4 = add i24 %shl_ln61_4, i24 %mul_ln61_5" [nn.cpp:61]   --->   Operation 261 'add' 'add_ln61_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 262 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_5)   --->   "%mul_ln61_6 = mul i24 %sext_ln61_49, i24 %sext_ln61_6_cast" [nn.cpp:61]   --->   Operation 262 'mul' 'mul_ln61_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_4, i32 8, i32 23" [nn.cpp:61]   --->   Operation 263 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln61_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:61]   --->   Operation 264 'bitconcatenate' 'shl_ln61_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_5 = add i24 %shl_ln61_5, i24 %mul_ln61_6" [nn.cpp:61]   --->   Operation 265 'add' 'add_ln61_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 266 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_6)   --->   "%mul_ln61_7 = mul i24 %sext_ln61_50, i24 %sext_ln61_7_cast" [nn.cpp:61]   --->   Operation 266 'mul' 'mul_ln61_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 267 [1/2] (3.25ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:61]   --->   Operation 267 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln61_51 = sext i13 %layer1_weights_8_load" [nn.cpp:61]   --->   Operation 268 'sext' 'sext_ln61_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_7)   --->   "%mul_ln61_8 = mul i24 %sext_ln61_51, i24 %sext_ln61_8_cast" [nn.cpp:61]   --->   Operation 269 'mul' 'mul_ln61_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%layer1_weights_9_addr = getelementptr i14 %layer1_weights_9, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 270 'getelementptr' 'layer1_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [2/2] (3.25ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:61]   --->   Operation 271 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 4.70>
ST_10 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_5 = add i24 %shl_ln61_5, i24 %mul_ln61_6" [nn.cpp:61]   --->   Operation 272 'add' 'add_ln61_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_6)   --->   "%mul_ln61_7 = mul i24 %sext_ln61_50, i24 %sext_ln61_7_cast" [nn.cpp:61]   --->   Operation 273 'mul' 'mul_ln61_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_5, i32 8, i32 23" [nn.cpp:61]   --->   Operation 274 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln61_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:61]   --->   Operation 275 'bitconcatenate' 'shl_ln61_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_6 = add i24 %shl_ln61_6, i24 %mul_ln61_7" [nn.cpp:61]   --->   Operation 276 'add' 'add_ln61_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 277 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_7)   --->   "%mul_ln61_8 = mul i24 %sext_ln61_51, i24 %sext_ln61_8_cast" [nn.cpp:61]   --->   Operation 277 'mul' 'mul_ln61_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/2] (3.25ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:61]   --->   Operation 278 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln61_52 = sext i14 %layer1_weights_9_load" [nn.cpp:61]   --->   Operation 279 'sext' 'sext_ln61_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_8)   --->   "%mul_ln61_9 = mul i24 %sext_ln61_52, i24 %sext_ln61_9_cast" [nn.cpp:61]   --->   Operation 280 'mul' 'mul_ln61_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%layer1_weights_10_addr = getelementptr i11 %layer1_weights_10, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 281 'getelementptr' 'layer1_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (3.25ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:61]   --->   Operation 282 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 4.70>
ST_11 : Operation 283 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_6 = add i24 %shl_ln61_6, i24 %mul_ln61_7" [nn.cpp:61]   --->   Operation 283 'add' 'add_ln61_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_7)   --->   "%mul_ln61_8 = mul i24 %sext_ln61_51, i24 %sext_ln61_8_cast" [nn.cpp:61]   --->   Operation 284 'mul' 'mul_ln61_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_6, i32 8, i32 23" [nn.cpp:61]   --->   Operation 285 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln61_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:61]   --->   Operation 286 'bitconcatenate' 'shl_ln61_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_7 = add i24 %shl_ln61_7, i24 %mul_ln61_8" [nn.cpp:61]   --->   Operation 287 'add' 'add_ln61_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 288 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_8)   --->   "%mul_ln61_9 = mul i24 %sext_ln61_52, i24 %sext_ln61_9_cast" [nn.cpp:61]   --->   Operation 288 'mul' 'mul_ln61_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 289 [1/2] (3.25ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:61]   --->   Operation 289 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln61_53 = sext i11 %layer1_weights_10_load" [nn.cpp:61]   --->   Operation 290 'sext' 'sext_ln61_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_9)   --->   "%mul_ln61_10 = mul i24 %sext_ln61_53, i24 %sext_ln61_10_cast" [nn.cpp:61]   --->   Operation 291 'mul' 'mul_ln61_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%layer1_weights_11_addr = getelementptr i11 %layer1_weights_11, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 292 'getelementptr' 'layer1_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [2/2] (3.25ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:61]   --->   Operation 293 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 4.70>
ST_12 : Operation 294 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_7 = add i24 %shl_ln61_7, i24 %mul_ln61_8" [nn.cpp:61]   --->   Operation 294 'add' 'add_ln61_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_8)   --->   "%mul_ln61_9 = mul i24 %sext_ln61_52, i24 %sext_ln61_9_cast" [nn.cpp:61]   --->   Operation 295 'mul' 'mul_ln61_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_7, i32 8, i32 23" [nn.cpp:61]   --->   Operation 296 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%shl_ln61_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:61]   --->   Operation 297 'bitconcatenate' 'shl_ln61_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_8 = add i24 %shl_ln61_8, i24 %mul_ln61_9" [nn.cpp:61]   --->   Operation 298 'add' 'add_ln61_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 299 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_9)   --->   "%mul_ln61_10 = mul i24 %sext_ln61_53, i24 %sext_ln61_10_cast" [nn.cpp:61]   --->   Operation 299 'mul' 'mul_ln61_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 300 [1/2] (3.25ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:61]   --->   Operation 300 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln61_54 = sext i11 %layer1_weights_11_load" [nn.cpp:61]   --->   Operation 301 'sext' 'sext_ln61_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_10)   --->   "%mul_ln61_11 = mul i24 %sext_ln61_54, i24 %sext_ln61_11_cast" [nn.cpp:61]   --->   Operation 302 'mul' 'mul_ln61_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%layer1_weights_12_addr = getelementptr i12 %layer1_weights_12, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 303 'getelementptr' 'layer1_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [2/2] (3.25ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:61]   --->   Operation 304 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 4.70>
ST_13 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_8 = add i24 %shl_ln61_8, i24 %mul_ln61_9" [nn.cpp:61]   --->   Operation 305 'add' 'add_ln61_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_9)   --->   "%mul_ln61_10 = mul i24 %sext_ln61_53, i24 %sext_ln61_10_cast" [nn.cpp:61]   --->   Operation 306 'mul' 'mul_ln61_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_8, i32 8, i32 23" [nn.cpp:61]   --->   Operation 307 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln61_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:61]   --->   Operation 308 'bitconcatenate' 'shl_ln61_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_9 = add i24 %shl_ln61_9, i24 %mul_ln61_10" [nn.cpp:61]   --->   Operation 309 'add' 'add_ln61_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 310 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_10)   --->   "%mul_ln61_11 = mul i24 %sext_ln61_54, i24 %sext_ln61_11_cast" [nn.cpp:61]   --->   Operation 310 'mul' 'mul_ln61_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/2] (3.25ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:61]   --->   Operation 311 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln61_55 = sext i12 %layer1_weights_12_load" [nn.cpp:61]   --->   Operation 312 'sext' 'sext_ln61_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_11)   --->   "%mul_ln61_12 = mul i24 %sext_ln61_55, i24 %sext_ln61_12_cast" [nn.cpp:61]   --->   Operation 313 'mul' 'mul_ln61_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%layer1_weights_13_addr = getelementptr i14 %layer1_weights_13, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 314 'getelementptr' 'layer1_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 315 [2/2] (3.25ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:61]   --->   Operation 315 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 4.70>
ST_14 : Operation 316 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_9 = add i24 %shl_ln61_9, i24 %mul_ln61_10" [nn.cpp:61]   --->   Operation 316 'add' 'add_ln61_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_10)   --->   "%mul_ln61_11 = mul i24 %sext_ln61_54, i24 %sext_ln61_11_cast" [nn.cpp:61]   --->   Operation 317 'mul' 'mul_ln61_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_9, i32 8, i32 23" [nn.cpp:61]   --->   Operation 318 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln61_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:61]   --->   Operation 319 'bitconcatenate' 'shl_ln61_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_10 = add i24 %shl_ln61_s, i24 %mul_ln61_11" [nn.cpp:61]   --->   Operation 320 'add' 'add_ln61_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 321 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_11)   --->   "%mul_ln61_12 = mul i24 %sext_ln61_55, i24 %sext_ln61_12_cast" [nn.cpp:61]   --->   Operation 321 'mul' 'mul_ln61_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 322 [1/2] (3.25ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:61]   --->   Operation 322 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln61_56 = sext i14 %layer1_weights_13_load" [nn.cpp:61]   --->   Operation 323 'sext' 'sext_ln61_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_12)   --->   "%mul_ln61_13 = mul i24 %sext_ln61_56, i24 %sext_ln61_13_cast" [nn.cpp:61]   --->   Operation 324 'mul' 'mul_ln61_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%layer1_weights_14_addr = getelementptr i15 %layer1_weights_14, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 325 'getelementptr' 'layer1_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [2/2] (3.25ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:61]   --->   Operation 326 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 4.70>
ST_15 : Operation 327 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_10 = add i24 %shl_ln61_s, i24 %mul_ln61_11" [nn.cpp:61]   --->   Operation 327 'add' 'add_ln61_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 328 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_11)   --->   "%mul_ln61_12 = mul i24 %sext_ln61_55, i24 %sext_ln61_12_cast" [nn.cpp:61]   --->   Operation 328 'mul' 'mul_ln61_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_10, i32 8, i32 23" [nn.cpp:61]   --->   Operation 329 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln61_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:61]   --->   Operation 330 'bitconcatenate' 'shl_ln61_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 331 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_11 = add i24 %shl_ln61_10, i24 %mul_ln61_12" [nn.cpp:61]   --->   Operation 331 'add' 'add_ln61_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 332 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_12)   --->   "%mul_ln61_13 = mul i24 %sext_ln61_56, i24 %sext_ln61_13_cast" [nn.cpp:61]   --->   Operation 332 'mul' 'mul_ln61_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 333 [1/2] (3.25ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:61]   --->   Operation 333 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln61_57 = sext i15 %layer1_weights_14_load" [nn.cpp:61]   --->   Operation 334 'sext' 'sext_ln61_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_13)   --->   "%mul_ln61_14 = mul i24 %sext_ln61_57, i24 %sext_ln61_14_cast" [nn.cpp:61]   --->   Operation 335 'mul' 'mul_ln61_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%layer1_weights_15_addr = getelementptr i15 %layer1_weights_15, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 336 'getelementptr' 'layer1_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 337 [2/2] (3.25ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:61]   --->   Operation 337 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 4.70>
ST_16 : Operation 338 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_11 = add i24 %shl_ln61_10, i24 %mul_ln61_12" [nn.cpp:61]   --->   Operation 338 'add' 'add_ln61_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 339 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_12)   --->   "%mul_ln61_13 = mul i24 %sext_ln61_56, i24 %sext_ln61_13_cast" [nn.cpp:61]   --->   Operation 339 'mul' 'mul_ln61_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_11, i32 8, i32 23" [nn.cpp:61]   --->   Operation 340 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln61_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:61]   --->   Operation 341 'bitconcatenate' 'shl_ln61_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_12 = add i24 %shl_ln61_11, i24 %mul_ln61_13" [nn.cpp:61]   --->   Operation 342 'add' 'add_ln61_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 343 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_13)   --->   "%mul_ln61_14 = mul i24 %sext_ln61_57, i24 %sext_ln61_14_cast" [nn.cpp:61]   --->   Operation 343 'mul' 'mul_ln61_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 344 [1/2] (3.25ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:61]   --->   Operation 344 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln61_58 = sext i15 %layer1_weights_15_load" [nn.cpp:61]   --->   Operation 345 'sext' 'sext_ln61_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_14)   --->   "%mul_ln61_15 = mul i24 %sext_ln61_58, i24 %sext_ln61_15_cast" [nn.cpp:61]   --->   Operation 346 'mul' 'mul_ln61_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%layer1_weights_16_addr = getelementptr i13 %layer1_weights_16, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 347 'getelementptr' 'layer1_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [2/2] (3.25ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:61]   --->   Operation 348 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 4.70>
ST_17 : Operation 349 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_12 = add i24 %shl_ln61_11, i24 %mul_ln61_13" [nn.cpp:61]   --->   Operation 349 'add' 'add_ln61_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 350 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_13)   --->   "%mul_ln61_14 = mul i24 %sext_ln61_57, i24 %sext_ln61_14_cast" [nn.cpp:61]   --->   Operation 350 'mul' 'mul_ln61_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_12, i32 8, i32 23" [nn.cpp:61]   --->   Operation 351 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%shl_ln61_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:61]   --->   Operation 352 'bitconcatenate' 'shl_ln61_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_13 = add i24 %shl_ln61_12, i24 %mul_ln61_14" [nn.cpp:61]   --->   Operation 353 'add' 'add_ln61_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 354 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_14)   --->   "%mul_ln61_15 = mul i24 %sext_ln61_58, i24 %sext_ln61_15_cast" [nn.cpp:61]   --->   Operation 354 'mul' 'mul_ln61_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 355 [1/2] (3.25ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:61]   --->   Operation 355 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln61_59 = sext i13 %layer1_weights_16_load" [nn.cpp:61]   --->   Operation 356 'sext' 'sext_ln61_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 357 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_15)   --->   "%mul_ln61_16 = mul i24 %sext_ln61_59, i24 %sext_ln61_16_cast" [nn.cpp:61]   --->   Operation 357 'mul' 'mul_ln61_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%layer1_weights_17_addr = getelementptr i13 %layer1_weights_17, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 358 'getelementptr' 'layer1_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 359 [2/2] (3.25ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:61]   --->   Operation 359 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 4.70>
ST_18 : Operation 360 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_13 = add i24 %shl_ln61_12, i24 %mul_ln61_14" [nn.cpp:61]   --->   Operation 360 'add' 'add_ln61_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 361 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_14)   --->   "%mul_ln61_15 = mul i24 %sext_ln61_58, i24 %sext_ln61_15_cast" [nn.cpp:61]   --->   Operation 361 'mul' 'mul_ln61_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_13, i32 8, i32 23" [nn.cpp:61]   --->   Operation 362 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln61_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:61]   --->   Operation 363 'bitconcatenate' 'shl_ln61_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_14 = add i24 %shl_ln61_13, i24 %mul_ln61_15" [nn.cpp:61]   --->   Operation 364 'add' 'add_ln61_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 365 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_15)   --->   "%mul_ln61_16 = mul i24 %sext_ln61_59, i24 %sext_ln61_16_cast" [nn.cpp:61]   --->   Operation 365 'mul' 'mul_ln61_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 366 [1/2] (3.25ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:61]   --->   Operation 366 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_18 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln61_60 = sext i13 %layer1_weights_17_load" [nn.cpp:61]   --->   Operation 367 'sext' 'sext_ln61_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 368 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_16)   --->   "%mul_ln61_17 = mul i24 %sext_ln61_60, i24 %sext_ln61_17_cast" [nn.cpp:61]   --->   Operation 368 'mul' 'mul_ln61_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 369 [1/1] (0.00ns)   --->   "%layer1_weights_18_addr = getelementptr i13 %layer1_weights_18, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 369 'getelementptr' 'layer1_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 370 [2/2] (3.25ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:61]   --->   Operation 370 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 4.70>
ST_19 : Operation 371 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_14 = add i24 %shl_ln61_13, i24 %mul_ln61_15" [nn.cpp:61]   --->   Operation 371 'add' 'add_ln61_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 372 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_15)   --->   "%mul_ln61_16 = mul i24 %sext_ln61_59, i24 %sext_ln61_16_cast" [nn.cpp:61]   --->   Operation 372 'mul' 'mul_ln61_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_14, i32 8, i32 23" [nn.cpp:61]   --->   Operation 373 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln61_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:61]   --->   Operation 374 'bitconcatenate' 'shl_ln61_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_15 = add i24 %shl_ln61_14, i24 %mul_ln61_16" [nn.cpp:61]   --->   Operation 375 'add' 'add_ln61_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 376 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_16)   --->   "%mul_ln61_17 = mul i24 %sext_ln61_60, i24 %sext_ln61_17_cast" [nn.cpp:61]   --->   Operation 376 'mul' 'mul_ln61_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 377 [1/2] (3.25ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:61]   --->   Operation 377 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln61_61 = sext i13 %layer1_weights_18_load" [nn.cpp:61]   --->   Operation 378 'sext' 'sext_ln61_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_17)   --->   "%mul_ln61_18 = mul i24 %sext_ln61_61, i24 %sext_ln61_18_cast" [nn.cpp:61]   --->   Operation 379 'mul' 'mul_ln61_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "%layer1_weights_19_addr = getelementptr i14 %layer1_weights_19, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 380 'getelementptr' 'layer1_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [2/2] (3.25ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:61]   --->   Operation 381 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 4.70>
ST_20 : Operation 382 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_15 = add i24 %shl_ln61_14, i24 %mul_ln61_16" [nn.cpp:61]   --->   Operation 382 'add' 'add_ln61_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_16)   --->   "%mul_ln61_17 = mul i24 %sext_ln61_60, i24 %sext_ln61_17_cast" [nn.cpp:61]   --->   Operation 383 'mul' 'mul_ln61_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_15, i32 8, i32 23" [nn.cpp:61]   --->   Operation 384 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln61_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:61]   --->   Operation 385 'bitconcatenate' 'shl_ln61_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 386 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_16 = add i24 %shl_ln61_15, i24 %mul_ln61_17" [nn.cpp:61]   --->   Operation 386 'add' 'add_ln61_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 387 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_17)   --->   "%mul_ln61_18 = mul i24 %sext_ln61_61, i24 %sext_ln61_18_cast" [nn.cpp:61]   --->   Operation 387 'mul' 'mul_ln61_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 388 [1/2] (3.25ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:61]   --->   Operation 388 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln61_62 = sext i14 %layer1_weights_19_load" [nn.cpp:61]   --->   Operation 389 'sext' 'sext_ln61_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_18)   --->   "%mul_ln61_19 = mul i24 %sext_ln61_62, i24 %sext_ln61_19_cast" [nn.cpp:61]   --->   Operation 390 'mul' 'mul_ln61_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%layer1_weights_20_addr = getelementptr i11 %layer1_weights_20, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 391 'getelementptr' 'layer1_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [2/2] (3.25ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:61]   --->   Operation 392 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 4.70>
ST_21 : Operation 393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_16 = add i24 %shl_ln61_15, i24 %mul_ln61_17" [nn.cpp:61]   --->   Operation 393 'add' 'add_ln61_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 394 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_17)   --->   "%mul_ln61_18 = mul i24 %sext_ln61_61, i24 %sext_ln61_18_cast" [nn.cpp:61]   --->   Operation 394 'mul' 'mul_ln61_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_16, i32 8, i32 23" [nn.cpp:61]   --->   Operation 395 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln61_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:61]   --->   Operation 396 'bitconcatenate' 'shl_ln61_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 397 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_17 = add i24 %shl_ln61_16, i24 %mul_ln61_18" [nn.cpp:61]   --->   Operation 397 'add' 'add_ln61_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 398 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_18)   --->   "%mul_ln61_19 = mul i24 %sext_ln61_62, i24 %sext_ln61_19_cast" [nn.cpp:61]   --->   Operation 398 'mul' 'mul_ln61_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 399 [1/2] (3.25ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:61]   --->   Operation 399 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln61_63 = sext i11 %layer1_weights_20_load" [nn.cpp:61]   --->   Operation 400 'sext' 'sext_ln61_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 401 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_19)   --->   "%mul_ln61_20 = mul i24 %sext_ln61_63, i24 %sext_ln61_20_cast" [nn.cpp:61]   --->   Operation 401 'mul' 'mul_ln61_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 402 [1/1] (0.00ns)   --->   "%layer1_weights_21_addr = getelementptr i13 %layer1_weights_21, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 402 'getelementptr' 'layer1_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [2/2] (3.25ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:61]   --->   Operation 403 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 4.70>
ST_22 : Operation 404 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_17 = add i24 %shl_ln61_16, i24 %mul_ln61_18" [nn.cpp:61]   --->   Operation 404 'add' 'add_ln61_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 405 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_18)   --->   "%mul_ln61_19 = mul i24 %sext_ln61_62, i24 %sext_ln61_19_cast" [nn.cpp:61]   --->   Operation 405 'mul' 'mul_ln61_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_17, i32 8, i32 23" [nn.cpp:61]   --->   Operation 406 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln61_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:61]   --->   Operation 407 'bitconcatenate' 'shl_ln61_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 408 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_18 = add i24 %shl_ln61_17, i24 %mul_ln61_19" [nn.cpp:61]   --->   Operation 408 'add' 'add_ln61_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 409 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_19)   --->   "%mul_ln61_20 = mul i24 %sext_ln61_63, i24 %sext_ln61_20_cast" [nn.cpp:61]   --->   Operation 409 'mul' 'mul_ln61_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 410 [1/2] (3.25ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:61]   --->   Operation 410 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln61_64 = sext i13 %layer1_weights_21_load" [nn.cpp:61]   --->   Operation 411 'sext' 'sext_ln61_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 412 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_20)   --->   "%mul_ln61_21 = mul i24 %sext_ln61_64, i24 %sext_ln61_21_cast" [nn.cpp:61]   --->   Operation 412 'mul' 'mul_ln61_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%layer1_weights_22_addr = getelementptr i10 %layer1_weights_22, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 413 'getelementptr' 'layer1_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 414 [2/2] (3.25ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:61]   --->   Operation 414 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 4.70>
ST_23 : Operation 415 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_18 = add i24 %shl_ln61_17, i24 %mul_ln61_19" [nn.cpp:61]   --->   Operation 415 'add' 'add_ln61_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_19)   --->   "%mul_ln61_20 = mul i24 %sext_ln61_63, i24 %sext_ln61_20_cast" [nn.cpp:61]   --->   Operation 416 'mul' 'mul_ln61_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_18, i32 8, i32 23" [nn.cpp:61]   --->   Operation 417 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln61_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:61]   --->   Operation 418 'bitconcatenate' 'shl_ln61_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 419 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_19 = add i24 %shl_ln61_18, i24 %mul_ln61_20" [nn.cpp:61]   --->   Operation 419 'add' 'add_ln61_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 420 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_20)   --->   "%mul_ln61_21 = mul i24 %sext_ln61_64, i24 %sext_ln61_21_cast" [nn.cpp:61]   --->   Operation 420 'mul' 'mul_ln61_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 421 [1/2] (3.25ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:61]   --->   Operation 421 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln61_65 = sext i10 %layer1_weights_22_load" [nn.cpp:61]   --->   Operation 422 'sext' 'sext_ln61_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 423 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_21)   --->   "%mul_ln61_22 = mul i24 %sext_ln61_65, i24 %sext_ln61_22_cast" [nn.cpp:61]   --->   Operation 423 'mul' 'mul_ln61_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 424 [1/1] (0.00ns)   --->   "%layer1_weights_23_addr = getelementptr i10 %layer1_weights_23, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 424 'getelementptr' 'layer1_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 425 [2/2] (3.25ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:61]   --->   Operation 425 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 4.70>
ST_24 : Operation 426 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_19 = add i24 %shl_ln61_18, i24 %mul_ln61_20" [nn.cpp:61]   --->   Operation 426 'add' 'add_ln61_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 427 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_20)   --->   "%mul_ln61_21 = mul i24 %sext_ln61_64, i24 %sext_ln61_21_cast" [nn.cpp:61]   --->   Operation 427 'mul' 'mul_ln61_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_19, i32 8, i32 23" [nn.cpp:61]   --->   Operation 428 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln61_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:61]   --->   Operation 429 'bitconcatenate' 'shl_ln61_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 430 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_20 = add i24 %shl_ln61_19, i24 %mul_ln61_21" [nn.cpp:61]   --->   Operation 430 'add' 'add_ln61_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 431 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_21)   --->   "%mul_ln61_22 = mul i24 %sext_ln61_65, i24 %sext_ln61_22_cast" [nn.cpp:61]   --->   Operation 431 'mul' 'mul_ln61_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 432 [1/2] (3.25ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:61]   --->   Operation 432 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln61_66 = sext i10 %layer1_weights_23_load" [nn.cpp:61]   --->   Operation 433 'sext' 'sext_ln61_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_22)   --->   "%mul_ln61_23 = mul i24 %sext_ln61_66, i24 %sext_ln61_23_cast" [nn.cpp:61]   --->   Operation 434 'mul' 'mul_ln61_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%layer1_weights_24_addr = getelementptr i14 %layer1_weights_24, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 435 'getelementptr' 'layer1_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [2/2] (3.25ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:61]   --->   Operation 436 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 4.70>
ST_25 : Operation 437 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_20 = add i24 %shl_ln61_19, i24 %mul_ln61_21" [nn.cpp:61]   --->   Operation 437 'add' 'add_ln61_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 438 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_21)   --->   "%mul_ln61_22 = mul i24 %sext_ln61_65, i24 %sext_ln61_22_cast" [nn.cpp:61]   --->   Operation 438 'mul' 'mul_ln61_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_20, i32 8, i32 23" [nn.cpp:61]   --->   Operation 439 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln61_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:61]   --->   Operation 440 'bitconcatenate' 'shl_ln61_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 441 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_21 = add i24 %shl_ln61_20, i24 %mul_ln61_22" [nn.cpp:61]   --->   Operation 441 'add' 'add_ln61_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 442 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_22)   --->   "%mul_ln61_23 = mul i24 %sext_ln61_66, i24 %sext_ln61_23_cast" [nn.cpp:61]   --->   Operation 442 'mul' 'mul_ln61_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 443 [1/2] (3.25ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:61]   --->   Operation 443 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln61_67 = sext i14 %layer1_weights_24_load" [nn.cpp:61]   --->   Operation 444 'sext' 'sext_ln61_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 445 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_23)   --->   "%mul_ln61_24 = mul i24 %sext_ln61_67, i24 %sext_ln61_24_cast" [nn.cpp:61]   --->   Operation 445 'mul' 'mul_ln61_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%layer1_weights_25_addr = getelementptr i12 %layer1_weights_25, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 446 'getelementptr' 'layer1_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 447 [2/2] (3.25ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:61]   --->   Operation 447 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 4.70>
ST_26 : Operation 448 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_21 = add i24 %shl_ln61_20, i24 %mul_ln61_22" [nn.cpp:61]   --->   Operation 448 'add' 'add_ln61_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 449 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_22)   --->   "%mul_ln61_23 = mul i24 %sext_ln61_66, i24 %sext_ln61_23_cast" [nn.cpp:61]   --->   Operation 449 'mul' 'mul_ln61_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_21, i32 8, i32 23" [nn.cpp:61]   --->   Operation 450 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln61_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:61]   --->   Operation 451 'bitconcatenate' 'shl_ln61_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 452 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_22 = add i24 %shl_ln61_21, i24 %mul_ln61_23" [nn.cpp:61]   --->   Operation 452 'add' 'add_ln61_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 453 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_23)   --->   "%mul_ln61_24 = mul i24 %sext_ln61_67, i24 %sext_ln61_24_cast" [nn.cpp:61]   --->   Operation 453 'mul' 'mul_ln61_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 454 [1/2] (3.25ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:61]   --->   Operation 454 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln61_68 = sext i12 %layer1_weights_25_load" [nn.cpp:61]   --->   Operation 455 'sext' 'sext_ln61_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 456 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_24)   --->   "%mul_ln61_25 = mul i24 %sext_ln61_68, i24 %sext_ln61_25_cast" [nn.cpp:61]   --->   Operation 456 'mul' 'mul_ln61_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%layer1_weights_26_addr = getelementptr i11 %layer1_weights_26, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 457 'getelementptr' 'layer1_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 458 [2/2] (3.25ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:61]   --->   Operation 458 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 4.70>
ST_27 : Operation 459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_22 = add i24 %shl_ln61_21, i24 %mul_ln61_23" [nn.cpp:61]   --->   Operation 459 'add' 'add_ln61_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_23)   --->   "%mul_ln61_24 = mul i24 %sext_ln61_67, i24 %sext_ln61_24_cast" [nn.cpp:61]   --->   Operation 460 'mul' 'mul_ln61_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_22, i32 8, i32 23" [nn.cpp:61]   --->   Operation 461 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln61_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:61]   --->   Operation 462 'bitconcatenate' 'shl_ln61_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_23 = add i24 %shl_ln61_22, i24 %mul_ln61_24" [nn.cpp:61]   --->   Operation 463 'add' 'add_ln61_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 464 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_24)   --->   "%mul_ln61_25 = mul i24 %sext_ln61_68, i24 %sext_ln61_25_cast" [nn.cpp:61]   --->   Operation 464 'mul' 'mul_ln61_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 465 [1/2] (3.25ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:61]   --->   Operation 465 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_27 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln61_69 = sext i11 %layer1_weights_26_load" [nn.cpp:61]   --->   Operation 466 'sext' 'sext_ln61_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 467 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_25)   --->   "%mul_ln61_26 = mul i24 %sext_ln61_69, i24 %sext_ln61_26_cast" [nn.cpp:61]   --->   Operation 467 'mul' 'mul_ln61_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 468 [1/1] (0.00ns)   --->   "%layer1_weights_27_addr = getelementptr i13 %layer1_weights_27, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 468 'getelementptr' 'layer1_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 469 [2/2] (3.25ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:61]   --->   Operation 469 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 4.70>
ST_28 : Operation 470 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_23 = add i24 %shl_ln61_22, i24 %mul_ln61_24" [nn.cpp:61]   --->   Operation 470 'add' 'add_ln61_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 471 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_24)   --->   "%mul_ln61_25 = mul i24 %sext_ln61_68, i24 %sext_ln61_25_cast" [nn.cpp:61]   --->   Operation 471 'mul' 'mul_ln61_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_23, i32 8, i32 23" [nn.cpp:61]   --->   Operation 472 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln61_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:61]   --->   Operation 473 'bitconcatenate' 'shl_ln61_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_24 = add i24 %shl_ln61_23, i24 %mul_ln61_25" [nn.cpp:61]   --->   Operation 474 'add' 'add_ln61_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 475 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_25)   --->   "%mul_ln61_26 = mul i24 %sext_ln61_69, i24 %sext_ln61_26_cast" [nn.cpp:61]   --->   Operation 475 'mul' 'mul_ln61_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 476 [1/2] (3.25ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:61]   --->   Operation 476 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln61_70 = sext i13 %layer1_weights_27_load" [nn.cpp:61]   --->   Operation 477 'sext' 'sext_ln61_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_26)   --->   "%mul_ln61_27 = mul i24 %sext_ln61_70, i24 %sext_ln61_27_cast" [nn.cpp:61]   --->   Operation 478 'mul' 'mul_ln61_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%layer1_weights_28_addr = getelementptr i12 %layer1_weights_28, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 479 'getelementptr' 'layer1_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [2/2] (3.25ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:61]   --->   Operation 480 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 4.70>
ST_29 : Operation 481 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_24 = add i24 %shl_ln61_23, i24 %mul_ln61_25" [nn.cpp:61]   --->   Operation 481 'add' 'add_ln61_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 482 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_25)   --->   "%mul_ln61_26 = mul i24 %sext_ln61_69, i24 %sext_ln61_26_cast" [nn.cpp:61]   --->   Operation 482 'mul' 'mul_ln61_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_24, i32 8, i32 23" [nn.cpp:61]   --->   Operation 483 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln61_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:61]   --->   Operation 484 'bitconcatenate' 'shl_ln61_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 485 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_25 = add i24 %shl_ln61_24, i24 %mul_ln61_26" [nn.cpp:61]   --->   Operation 485 'add' 'add_ln61_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 486 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_26)   --->   "%mul_ln61_27 = mul i24 %sext_ln61_70, i24 %sext_ln61_27_cast" [nn.cpp:61]   --->   Operation 486 'mul' 'mul_ln61_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 487 [1/2] (3.25ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:61]   --->   Operation 487 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln61_71 = sext i12 %layer1_weights_28_load" [nn.cpp:61]   --->   Operation 488 'sext' 'sext_ln61_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 489 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_27)   --->   "%mul_ln61_28 = mul i24 %sext_ln61_71, i24 %sext_ln61_28_cast" [nn.cpp:61]   --->   Operation 489 'mul' 'mul_ln61_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 490 [1/1] (0.00ns)   --->   "%layer1_weights_29_addr = getelementptr i14 %layer1_weights_29, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 490 'getelementptr' 'layer1_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 491 [2/2] (3.25ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:61]   --->   Operation 491 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 4.70>
ST_30 : Operation 492 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_25 = add i24 %shl_ln61_24, i24 %mul_ln61_26" [nn.cpp:61]   --->   Operation 492 'add' 'add_ln61_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_26)   --->   "%mul_ln61_27 = mul i24 %sext_ln61_70, i24 %sext_ln61_27_cast" [nn.cpp:61]   --->   Operation 493 'mul' 'mul_ln61_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_25, i32 8, i32 23" [nn.cpp:61]   --->   Operation 494 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%shl_ln61_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:61]   --->   Operation 495 'bitconcatenate' 'shl_ln61_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_26 = add i24 %shl_ln61_25, i24 %mul_ln61_27" [nn.cpp:61]   --->   Operation 496 'add' 'add_ln61_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 497 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_27)   --->   "%mul_ln61_28 = mul i24 %sext_ln61_71, i24 %sext_ln61_28_cast" [nn.cpp:61]   --->   Operation 497 'mul' 'mul_ln61_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 498 [1/2] (3.25ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:61]   --->   Operation 498 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln61_72 = sext i14 %layer1_weights_29_load" [nn.cpp:61]   --->   Operation 499 'sext' 'sext_ln61_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_28)   --->   "%mul_ln61_29 = mul i24 %sext_ln61_72, i24 %sext_ln61_29_cast" [nn.cpp:61]   --->   Operation 500 'mul' 'mul_ln61_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%layer1_weights_30_addr = getelementptr i14 %layer1_weights_30, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 501 'getelementptr' 'layer1_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 502 [2/2] (3.25ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:61]   --->   Operation 502 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 4.70>
ST_31 : Operation 503 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_26 = add i24 %shl_ln61_25, i24 %mul_ln61_27" [nn.cpp:61]   --->   Operation 503 'add' 'add_ln61_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 504 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_27)   --->   "%mul_ln61_28 = mul i24 %sext_ln61_71, i24 %sext_ln61_28_cast" [nn.cpp:61]   --->   Operation 504 'mul' 'mul_ln61_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_26, i32 8, i32 23" [nn.cpp:61]   --->   Operation 505 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln61_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:61]   --->   Operation 506 'bitconcatenate' 'shl_ln61_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 507 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_27 = add i24 %shl_ln61_26, i24 %mul_ln61_28" [nn.cpp:61]   --->   Operation 507 'add' 'add_ln61_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 508 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_28)   --->   "%mul_ln61_29 = mul i24 %sext_ln61_72, i24 %sext_ln61_29_cast" [nn.cpp:61]   --->   Operation 508 'mul' 'mul_ln61_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 509 [1/2] (3.25ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:61]   --->   Operation 509 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln61_73 = sext i14 %layer1_weights_30_load" [nn.cpp:61]   --->   Operation 510 'sext' 'sext_ln61_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 511 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_29)   --->   "%mul_ln61_30 = mul i24 %sext_ln61_73, i24 %sext_ln61_30_cast" [nn.cpp:61]   --->   Operation 511 'mul' 'mul_ln61_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%layer1_weights_31_addr = getelementptr i12 %layer1_weights_31, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 512 'getelementptr' 'layer1_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 513 [2/2] (3.25ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:61]   --->   Operation 513 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 4.70>
ST_32 : Operation 514 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_27 = add i24 %shl_ln61_26, i24 %mul_ln61_28" [nn.cpp:61]   --->   Operation 514 'add' 'add_ln61_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_28)   --->   "%mul_ln61_29 = mul i24 %sext_ln61_72, i24 %sext_ln61_29_cast" [nn.cpp:61]   --->   Operation 515 'mul' 'mul_ln61_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_27, i32 8, i32 23" [nn.cpp:61]   --->   Operation 516 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln61_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:61]   --->   Operation 517 'bitconcatenate' 'shl_ln61_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_28 = add i24 %shl_ln61_27, i24 %mul_ln61_29" [nn.cpp:61]   --->   Operation 518 'add' 'add_ln61_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 519 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_29)   --->   "%mul_ln61_30 = mul i24 %sext_ln61_73, i24 %sext_ln61_30_cast" [nn.cpp:61]   --->   Operation 519 'mul' 'mul_ln61_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 520 [1/2] (3.25ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:61]   --->   Operation 520 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln61_74 = sext i12 %layer1_weights_31_load" [nn.cpp:61]   --->   Operation 521 'sext' 'sext_ln61_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 522 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_30)   --->   "%mul_ln61_31 = mul i24 %sext_ln61_74, i24 %sext_ln61_31_cast" [nn.cpp:61]   --->   Operation 522 'mul' 'mul_ln61_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 523 [1/1] (0.00ns)   --->   "%layer1_weights_32_addr = getelementptr i11 %layer1_weights_32, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 523 'getelementptr' 'layer1_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 524 [2/2] (3.25ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:61]   --->   Operation 524 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 4.70>
ST_33 : Operation 525 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_28 = add i24 %shl_ln61_27, i24 %mul_ln61_29" [nn.cpp:61]   --->   Operation 525 'add' 'add_ln61_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_29)   --->   "%mul_ln61_30 = mul i24 %sext_ln61_73, i24 %sext_ln61_30_cast" [nn.cpp:61]   --->   Operation 526 'mul' 'mul_ln61_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_28, i32 8, i32 23" [nn.cpp:61]   --->   Operation 527 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln61_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:61]   --->   Operation 528 'bitconcatenate' 'shl_ln61_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 529 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_29 = add i24 %shl_ln61_28, i24 %mul_ln61_30" [nn.cpp:61]   --->   Operation 529 'add' 'add_ln61_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 530 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_30)   --->   "%mul_ln61_31 = mul i24 %sext_ln61_74, i24 %sext_ln61_31_cast" [nn.cpp:61]   --->   Operation 530 'mul' 'mul_ln61_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 531 [1/2] (3.25ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:61]   --->   Operation 531 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln61_75 = sext i11 %layer1_weights_32_load" [nn.cpp:61]   --->   Operation 532 'sext' 'sext_ln61_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 533 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_31)   --->   "%mul_ln61_32 = mul i24 %sext_ln61_75, i24 %sext_ln61_32_cast" [nn.cpp:61]   --->   Operation 533 'mul' 'mul_ln61_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%layer1_weights_33_addr = getelementptr i10 %layer1_weights_33, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 534 'getelementptr' 'layer1_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [2/2] (3.25ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:61]   --->   Operation 535 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 4.70>
ST_34 : Operation 536 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_29 = add i24 %shl_ln61_28, i24 %mul_ln61_30" [nn.cpp:61]   --->   Operation 536 'add' 'add_ln61_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_30)   --->   "%mul_ln61_31 = mul i24 %sext_ln61_74, i24 %sext_ln61_31_cast" [nn.cpp:61]   --->   Operation 537 'mul' 'mul_ln61_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_29, i32 8, i32 23" [nn.cpp:61]   --->   Operation 538 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln61_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:61]   --->   Operation 539 'bitconcatenate' 'shl_ln61_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 540 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_30 = add i24 %shl_ln61_29, i24 %mul_ln61_31" [nn.cpp:61]   --->   Operation 540 'add' 'add_ln61_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 541 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_31)   --->   "%mul_ln61_32 = mul i24 %sext_ln61_75, i24 %sext_ln61_32_cast" [nn.cpp:61]   --->   Operation 541 'mul' 'mul_ln61_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 542 [1/2] (3.25ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:61]   --->   Operation 542 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_34 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln61_76 = sext i10 %layer1_weights_33_load" [nn.cpp:61]   --->   Operation 543 'sext' 'sext_ln61_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 544 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_32)   --->   "%mul_ln61_33 = mul i24 %sext_ln61_76, i24 %sext_ln61_33_cast" [nn.cpp:61]   --->   Operation 544 'mul' 'mul_ln61_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 545 [1/1] (0.00ns)   --->   "%layer1_weights_34_addr = getelementptr i12 %layer1_weights_34, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 545 'getelementptr' 'layer1_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 546 [2/2] (3.25ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:61]   --->   Operation 546 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 4.70>
ST_35 : Operation 547 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_30 = add i24 %shl_ln61_29, i24 %mul_ln61_31" [nn.cpp:61]   --->   Operation 547 'add' 'add_ln61_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 548 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_31)   --->   "%mul_ln61_32 = mul i24 %sext_ln61_75, i24 %sext_ln61_32_cast" [nn.cpp:61]   --->   Operation 548 'mul' 'mul_ln61_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_30, i32 8, i32 23" [nn.cpp:61]   --->   Operation 549 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln61_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:61]   --->   Operation 550 'bitconcatenate' 'shl_ln61_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 551 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_31 = add i24 %shl_ln61_30, i24 %mul_ln61_32" [nn.cpp:61]   --->   Operation 551 'add' 'add_ln61_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 552 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_32)   --->   "%mul_ln61_33 = mul i24 %sext_ln61_76, i24 %sext_ln61_33_cast" [nn.cpp:61]   --->   Operation 552 'mul' 'mul_ln61_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 553 [1/2] (3.25ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:61]   --->   Operation 553 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_35 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln61_77 = sext i12 %layer1_weights_34_load" [nn.cpp:61]   --->   Operation 554 'sext' 'sext_ln61_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 555 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_33)   --->   "%mul_ln61_34 = mul i24 %sext_ln61_77, i24 %sext_ln61_34_cast" [nn.cpp:61]   --->   Operation 555 'mul' 'mul_ln61_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 556 [1/1] (0.00ns)   --->   "%layer1_weights_35_addr = getelementptr i13 %layer1_weights_35, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 556 'getelementptr' 'layer1_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 557 [2/2] (3.25ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:61]   --->   Operation 557 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 4.70>
ST_36 : Operation 558 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_31 = add i24 %shl_ln61_30, i24 %mul_ln61_32" [nn.cpp:61]   --->   Operation 558 'add' 'add_ln61_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 559 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_32)   --->   "%mul_ln61_33 = mul i24 %sext_ln61_76, i24 %sext_ln61_33_cast" [nn.cpp:61]   --->   Operation 559 'mul' 'mul_ln61_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_31, i32 8, i32 23" [nn.cpp:61]   --->   Operation 560 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln61_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:61]   --->   Operation 561 'bitconcatenate' 'shl_ln61_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 562 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_32 = add i24 %shl_ln61_31, i24 %mul_ln61_33" [nn.cpp:61]   --->   Operation 562 'add' 'add_ln61_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 563 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_33)   --->   "%mul_ln61_34 = mul i24 %sext_ln61_77, i24 %sext_ln61_34_cast" [nn.cpp:61]   --->   Operation 563 'mul' 'mul_ln61_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 564 [1/2] (3.25ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:61]   --->   Operation 564 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_36 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln61_78 = sext i13 %layer1_weights_35_load" [nn.cpp:61]   --->   Operation 565 'sext' 'sext_ln61_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 566 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_34)   --->   "%mul_ln61_35 = mul i24 %sext_ln61_78, i24 %sext_ln61_35_cast" [nn.cpp:61]   --->   Operation 566 'mul' 'mul_ln61_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 567 [1/1] (0.00ns)   --->   "%layer1_weights_36_addr = getelementptr i14 %layer1_weights_36, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 567 'getelementptr' 'layer1_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 568 [2/2] (3.25ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:61]   --->   Operation 568 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 4.70>
ST_37 : Operation 569 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_32 = add i24 %shl_ln61_31, i24 %mul_ln61_33" [nn.cpp:61]   --->   Operation 569 'add' 'add_ln61_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 570 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_33)   --->   "%mul_ln61_34 = mul i24 %sext_ln61_77, i24 %sext_ln61_34_cast" [nn.cpp:61]   --->   Operation 570 'mul' 'mul_ln61_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_32, i32 8, i32 23" [nn.cpp:61]   --->   Operation 571 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln61_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:61]   --->   Operation 572 'bitconcatenate' 'shl_ln61_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 573 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_33 = add i24 %shl_ln61_32, i24 %mul_ln61_34" [nn.cpp:61]   --->   Operation 573 'add' 'add_ln61_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 574 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_34)   --->   "%mul_ln61_35 = mul i24 %sext_ln61_78, i24 %sext_ln61_35_cast" [nn.cpp:61]   --->   Operation 574 'mul' 'mul_ln61_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 575 [1/2] (3.25ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:61]   --->   Operation 575 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_37 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln61_79 = sext i14 %layer1_weights_36_load" [nn.cpp:61]   --->   Operation 576 'sext' 'sext_ln61_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 577 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_35)   --->   "%mul_ln61_36 = mul i24 %sext_ln61_79, i24 %sext_ln61_36_cast" [nn.cpp:61]   --->   Operation 577 'mul' 'mul_ln61_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 578 [1/1] (0.00ns)   --->   "%layer1_weights_37_addr = getelementptr i13 %layer1_weights_37, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 578 'getelementptr' 'layer1_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 579 [2/2] (3.25ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:61]   --->   Operation 579 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 4.70>
ST_38 : Operation 580 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_33 = add i24 %shl_ln61_32, i24 %mul_ln61_34" [nn.cpp:61]   --->   Operation 580 'add' 'add_ln61_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 581 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_34)   --->   "%mul_ln61_35 = mul i24 %sext_ln61_78, i24 %sext_ln61_35_cast" [nn.cpp:61]   --->   Operation 581 'mul' 'mul_ln61_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_33, i32 8, i32 23" [nn.cpp:61]   --->   Operation 582 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln61_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:61]   --->   Operation 583 'bitconcatenate' 'shl_ln61_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 584 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_34 = add i24 %shl_ln61_33, i24 %mul_ln61_35" [nn.cpp:61]   --->   Operation 584 'add' 'add_ln61_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 585 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_35)   --->   "%mul_ln61_36 = mul i24 %sext_ln61_79, i24 %sext_ln61_36_cast" [nn.cpp:61]   --->   Operation 585 'mul' 'mul_ln61_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 586 [1/2] (3.25ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:61]   --->   Operation 586 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln61_80 = sext i13 %layer1_weights_37_load" [nn.cpp:61]   --->   Operation 587 'sext' 'sext_ln61_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 588 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_36)   --->   "%mul_ln61_37 = mul i24 %sext_ln61_80, i24 %sext_ln61_37_cast" [nn.cpp:61]   --->   Operation 588 'mul' 'mul_ln61_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%layer1_weights_38_addr = getelementptr i14 %layer1_weights_38, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 589 'getelementptr' 'layer1_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 590 [2/2] (3.25ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:61]   --->   Operation 590 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 4.70>
ST_39 : Operation 591 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_34 = add i24 %shl_ln61_33, i24 %mul_ln61_35" [nn.cpp:61]   --->   Operation 591 'add' 'add_ln61_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 592 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_35)   --->   "%mul_ln61_36 = mul i24 %sext_ln61_79, i24 %sext_ln61_36_cast" [nn.cpp:61]   --->   Operation 592 'mul' 'mul_ln61_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_34, i32 8, i32 23" [nn.cpp:61]   --->   Operation 593 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln61_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:61]   --->   Operation 594 'bitconcatenate' 'shl_ln61_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 595 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_35 = add i24 %shl_ln61_34, i24 %mul_ln61_36" [nn.cpp:61]   --->   Operation 595 'add' 'add_ln61_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 596 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_36)   --->   "%mul_ln61_37 = mul i24 %sext_ln61_80, i24 %sext_ln61_37_cast" [nn.cpp:61]   --->   Operation 596 'mul' 'mul_ln61_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 597 [1/2] (3.25ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:61]   --->   Operation 597 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 64> <RAM>
ST_39 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln61_81 = sext i14 %layer1_weights_38_load" [nn.cpp:61]   --->   Operation 598 'sext' 'sext_ln61_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 599 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_37)   --->   "%mul_ln61_38 = mul i24 %sext_ln61_81, i24 %sext_ln61_38_cast" [nn.cpp:61]   --->   Operation 599 'mul' 'mul_ln61_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%layer1_weights_39_addr = getelementptr i13 %layer1_weights_39, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 600 'getelementptr' 'layer1_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 601 [2/2] (3.25ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:61]   --->   Operation 601 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 4.70>
ST_40 : Operation 602 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_35 = add i24 %shl_ln61_34, i24 %mul_ln61_36" [nn.cpp:61]   --->   Operation 602 'add' 'add_ln61_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_36)   --->   "%mul_ln61_37 = mul i24 %sext_ln61_80, i24 %sext_ln61_37_cast" [nn.cpp:61]   --->   Operation 603 'mul' 'mul_ln61_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_35, i32 8, i32 23" [nn.cpp:61]   --->   Operation 604 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln61_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:61]   --->   Operation 605 'bitconcatenate' 'shl_ln61_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 606 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_36 = add i24 %shl_ln61_35, i24 %mul_ln61_37" [nn.cpp:61]   --->   Operation 606 'add' 'add_ln61_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 607 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_37)   --->   "%mul_ln61_38 = mul i24 %sext_ln61_81, i24 %sext_ln61_38_cast" [nn.cpp:61]   --->   Operation 607 'mul' 'mul_ln61_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 608 [1/2] (3.25ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:61]   --->   Operation 608 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_40 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln61_82 = sext i13 %layer1_weights_39_load" [nn.cpp:61]   --->   Operation 609 'sext' 'sext_ln61_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 610 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_38)   --->   "%mul_ln61_39 = mul i24 %sext_ln61_82, i24 %sext_ln61_39_cast" [nn.cpp:61]   --->   Operation 610 'mul' 'mul_ln61_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 611 [1/1] (0.00ns)   --->   "%layer1_weights_40_addr = getelementptr i12 %layer1_weights_40, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 611 'getelementptr' 'layer1_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 612 [2/2] (3.25ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:61]   --->   Operation 612 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 4.70>
ST_41 : Operation 613 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_36 = add i24 %shl_ln61_35, i24 %mul_ln61_37" [nn.cpp:61]   --->   Operation 613 'add' 'add_ln61_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 614 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_37)   --->   "%mul_ln61_38 = mul i24 %sext_ln61_81, i24 %sext_ln61_38_cast" [nn.cpp:61]   --->   Operation 614 'mul' 'mul_ln61_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_36, i32 8, i32 23" [nn.cpp:61]   --->   Operation 615 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln61_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:61]   --->   Operation 616 'bitconcatenate' 'shl_ln61_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 617 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_37 = add i24 %shl_ln61_36, i24 %mul_ln61_38" [nn.cpp:61]   --->   Operation 617 'add' 'add_ln61_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 618 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_38)   --->   "%mul_ln61_39 = mul i24 %sext_ln61_82, i24 %sext_ln61_39_cast" [nn.cpp:61]   --->   Operation 618 'mul' 'mul_ln61_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 619 [1/2] (3.25ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:61]   --->   Operation 619 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_41 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln61_83 = sext i12 %layer1_weights_40_load" [nn.cpp:61]   --->   Operation 620 'sext' 'sext_ln61_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 621 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_39)   --->   "%mul_ln61_40 = mul i24 %sext_ln61_83, i24 %sext_ln61_40_cast" [nn.cpp:61]   --->   Operation 621 'mul' 'mul_ln61_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 622 [1/1] (0.00ns)   --->   "%layer1_weights_41_addr = getelementptr i13 %layer1_weights_41, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 622 'getelementptr' 'layer1_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 623 [2/2] (3.25ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:61]   --->   Operation 623 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 4.70>
ST_42 : Operation 624 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_37 = add i24 %shl_ln61_36, i24 %mul_ln61_38" [nn.cpp:61]   --->   Operation 624 'add' 'add_ln61_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 625 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_38)   --->   "%mul_ln61_39 = mul i24 %sext_ln61_82, i24 %sext_ln61_39_cast" [nn.cpp:61]   --->   Operation 625 'mul' 'mul_ln61_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_37, i32 8, i32 23" [nn.cpp:61]   --->   Operation 626 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln61_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:61]   --->   Operation 627 'bitconcatenate' 'shl_ln61_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 628 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_38 = add i24 %shl_ln61_37, i24 %mul_ln61_39" [nn.cpp:61]   --->   Operation 628 'add' 'add_ln61_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 629 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_39)   --->   "%mul_ln61_40 = mul i24 %sext_ln61_83, i24 %sext_ln61_40_cast" [nn.cpp:61]   --->   Operation 629 'mul' 'mul_ln61_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 630 [1/2] (3.25ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:61]   --->   Operation 630 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_42 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln61_84 = sext i13 %layer1_weights_41_load" [nn.cpp:61]   --->   Operation 631 'sext' 'sext_ln61_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 632 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_40)   --->   "%mul_ln61_41 = mul i24 %sext_ln61_84, i24 %sext_ln61_41_cast" [nn.cpp:61]   --->   Operation 632 'mul' 'mul_ln61_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 633 [1/1] (0.00ns)   --->   "%layer1_weights_42_addr = getelementptr i13 %layer1_weights_42, i64 0, i64 %zext_ln56" [nn.cpp:61]   --->   Operation 633 'getelementptr' 'layer1_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 634 [2/2] (3.25ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:61]   --->   Operation 634 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 4.70>
ST_43 : Operation 635 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_38 = add i24 %shl_ln61_37, i24 %mul_ln61_39" [nn.cpp:61]   --->   Operation 635 'add' 'add_ln61_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 636 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_39)   --->   "%mul_ln61_40 = mul i24 %sext_ln61_83, i24 %sext_ln61_40_cast" [nn.cpp:61]   --->   Operation 636 'mul' 'mul_ln61_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_38, i32 8, i32 23" [nn.cpp:61]   --->   Operation 637 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln61_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0" [nn.cpp:61]   --->   Operation 638 'bitconcatenate' 'shl_ln61_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 639 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_39 = add i24 %shl_ln61_38, i24 %mul_ln61_40" [nn.cpp:61]   --->   Operation 639 'add' 'add_ln61_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 640 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_40)   --->   "%mul_ln61_41 = mul i24 %sext_ln61_84, i24 %sext_ln61_41_cast" [nn.cpp:61]   --->   Operation 640 'mul' 'mul_ln61_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 641 [1/2] (3.25ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:61]   --->   Operation 641 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 64> <RAM>
ST_43 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln61_85 = sext i13 %layer1_weights_42_load" [nn.cpp:61]   --->   Operation 642 'sext' 'sext_ln61_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 643 [3/3] (1.45ns) (grouped into DSP with root node add_ln61_41)   --->   "%mul_ln61_42 = mul i24 %sext_ln61_85, i24 %sext_ln61_42_cast" [nn.cpp:61]   --->   Operation 643 'mul' 'mul_ln61_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 644 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_39 = add i24 %shl_ln61_38, i24 %mul_ln61_40" [nn.cpp:61]   --->   Operation 644 'add' 'add_ln61_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 645 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_40)   --->   "%mul_ln61_41 = mul i24 %sext_ln61_84, i24 %sext_ln61_41_cast" [nn.cpp:61]   --->   Operation 645 'mul' 'mul_ln61_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_39, i32 8, i32 23" [nn.cpp:61]   --->   Operation 646 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln61_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0" [nn.cpp:61]   --->   Operation 647 'bitconcatenate' 'shl_ln61_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 648 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_40 = add i24 %shl_ln61_39, i24 %mul_ln61_41" [nn.cpp:61]   --->   Operation 648 'add' 'add_ln61_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 649 [2/3] (1.45ns) (grouped into DSP with root node add_ln61_41)   --->   "%mul_ln61_42 = mul i24 %sext_ln61_85, i24 %sext_ln61_42_cast" [nn.cpp:61]   --->   Operation 649 'mul' 'mul_ln61_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 650 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_40 = add i24 %shl_ln61_39, i24 %mul_ln61_41" [nn.cpp:61]   --->   Operation 650 'add' 'add_ln61_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_41)   --->   "%mul_ln61_42 = mul i24 %sext_ln61_85, i24 %sext_ln61_42_cast" [nn.cpp:61]   --->   Operation 651 'mul' 'mul_ln61_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_40, i32 8, i32 23" [nn.cpp:61]   --->   Operation 652 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln61_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0" [nn.cpp:61]   --->   Operation 653 'bitconcatenate' 'shl_ln61_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 654 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_41 = add i24 %shl_ln61_40, i24 %mul_ln61_42" [nn.cpp:61]   --->   Operation 654 'add' 'add_ln61_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 655 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %zext_ln56" [nn.cpp:63]   --->   Operation 655 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 656 [2/2] (3.25ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 656 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 5.40>
ST_46 : Operation 657 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_41 = add i24 %shl_ln61_40, i24 %mul_ln61_42" [nn.cpp:61]   --->   Operation 657 'add' 'add_ln61_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 658 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln61_41, i32 8, i32 23" [nn.cpp:61]   --->   Operation 658 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 659 [1/2] (3.25ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:63]   --->   Operation 659 'load' 'layer1_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i11 %layer1_bias_load" [nn.cpp:63]   --->   Operation 660 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln61_41, i32 8, i32 22" [nn.cpp:63]   --->   Operation 661 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln63_1 = sext i11 %layer1_bias_load" [nn.cpp:63]   --->   Operation 662 'sext' 'sext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 663 [1/1] (2.14ns)   --->   "%sum_3 = add i16 %sext_ln63, i16 %sum" [nn.cpp:63]   --->   Operation 663 'add' 'sum_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 664 [1/1] (2.14ns)   --->   "%add_ln58 = add i15 %sext_ln63_1, i15 %trunc_ln" [nn.cpp:58]   --->   Operation 664 'add' 'add_ln58' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 673 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 673 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 5.29>
ST_47 : Operation 665 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:57]   --->   Operation 665 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 666 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [nn.cpp:56]   --->   Operation 666 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 667 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [nn.cpp:56]   --->   Operation 667 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 668 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 668 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 669 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i15 %add_ln58, i15 0" [nn.cpp:14->nn.cpp:64]   --->   Operation 669 'select' 'select_ln14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 670 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln56" [nn.cpp:64]   --->   Operation 670 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 671 [1/1] (2.15ns)   --->   "%store_ln64 = store i15 %select_ln14, i6 %layer1_output_addr" [nn.cpp:64]   --->   Operation 671 'store' 'store_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_47 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body" [nn.cpp:56]   --->   Operation 672 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.641ns
The critical path consists of the following:
	'alloca' operation ('i') [89]  (0.000 ns)
	'load' operation ('i', nn.cpp:56) on local variable 'i' [223]  (0.000 ns)
	'add' operation ('add_ln56', nn.cpp:56) [225]  (2.030 ns)
	'store' operation ('store_ln56', nn.cpp:56) of variable 'add_ln56', nn.cpp:56 on local variable 'i' [542]  (1.610 ns)

 <State 2>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_1_load', nn.cpp:61) on array 'layer1_weights_1' [237]  (3.257 ns)
	'mul' operation of DSP[242] ('mul_ln61_1', nn.cpp:61) [239]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln61', nn.cpp:61) [235]  (5.570 ns)

 <State 4>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_3_load', nn.cpp:61) on array 'layer1_weights_3' [251]  (3.257 ns)
	'mul' operation of DSP[256] ('mul_ln61_3', nn.cpp:61) [253]  (1.450 ns)

 <State 5>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_4_load', nn.cpp:61) on array 'layer1_weights_4' [258]  (3.257 ns)
	'mul' operation of DSP[263] ('mul_ln61_4', nn.cpp:61) [260]  (1.450 ns)

 <State 6>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_5_load', nn.cpp:61) on array 'layer1_weights_5' [265]  (3.257 ns)
	'mul' operation of DSP[270] ('mul_ln61_5', nn.cpp:61) [267]  (1.450 ns)

 <State 7>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_6_load', nn.cpp:61) on array 'layer1_weights_6' [272]  (3.257 ns)
	'mul' operation of DSP[277] ('mul_ln61_6', nn.cpp:61) [274]  (1.450 ns)

 <State 8>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_7_load', nn.cpp:61) on array 'layer1_weights_7' [279]  (3.257 ns)
	'mul' operation of DSP[284] ('mul_ln61_7', nn.cpp:61) [281]  (1.450 ns)

 <State 9>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_8_load', nn.cpp:61) on array 'layer1_weights_8' [286]  (3.257 ns)
	'mul' operation of DSP[291] ('mul_ln61_8', nn.cpp:61) [288]  (1.450 ns)

 <State 10>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_9_load', nn.cpp:61) on array 'layer1_weights_9' [293]  (3.257 ns)
	'mul' operation of DSP[298] ('mul_ln61_9', nn.cpp:61) [295]  (1.450 ns)

 <State 11>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_10_load', nn.cpp:61) on array 'layer1_weights_10' [300]  (3.257 ns)
	'mul' operation of DSP[305] ('mul_ln61_10', nn.cpp:61) [302]  (1.450 ns)

 <State 12>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_11_load', nn.cpp:61) on array 'layer1_weights_11' [307]  (3.257 ns)
	'mul' operation of DSP[312] ('mul_ln61_11', nn.cpp:61) [309]  (1.450 ns)

 <State 13>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_12_load', nn.cpp:61) on array 'layer1_weights_12' [314]  (3.257 ns)
	'mul' operation of DSP[319] ('mul_ln61_12', nn.cpp:61) [316]  (1.450 ns)

 <State 14>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_13_load', nn.cpp:61) on array 'layer1_weights_13' [321]  (3.257 ns)
	'mul' operation of DSP[326] ('mul_ln61_13', nn.cpp:61) [323]  (1.450 ns)

 <State 15>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_14_load', nn.cpp:61) on array 'layer1_weights_14' [328]  (3.257 ns)
	'mul' operation of DSP[333] ('mul_ln61_14', nn.cpp:61) [330]  (1.450 ns)

 <State 16>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_15_load', nn.cpp:61) on array 'layer1_weights_15' [335]  (3.257 ns)
	'mul' operation of DSP[340] ('mul_ln61_15', nn.cpp:61) [337]  (1.450 ns)

 <State 17>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_16_load', nn.cpp:61) on array 'layer1_weights_16' [342]  (3.257 ns)
	'mul' operation of DSP[347] ('mul_ln61_16', nn.cpp:61) [344]  (1.450 ns)

 <State 18>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_17_load', nn.cpp:61) on array 'layer1_weights_17' [349]  (3.257 ns)
	'mul' operation of DSP[354] ('mul_ln61_17', nn.cpp:61) [351]  (1.450 ns)

 <State 19>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_18_load', nn.cpp:61) on array 'layer1_weights_18' [356]  (3.257 ns)
	'mul' operation of DSP[361] ('mul_ln61_18', nn.cpp:61) [358]  (1.450 ns)

 <State 20>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_19_load', nn.cpp:61) on array 'layer1_weights_19' [363]  (3.257 ns)
	'mul' operation of DSP[368] ('mul_ln61_19', nn.cpp:61) [365]  (1.450 ns)

 <State 21>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_20_load', nn.cpp:61) on array 'layer1_weights_20' [370]  (3.257 ns)
	'mul' operation of DSP[375] ('mul_ln61_20', nn.cpp:61) [372]  (1.450 ns)

 <State 22>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_21_load', nn.cpp:61) on array 'layer1_weights_21' [377]  (3.257 ns)
	'mul' operation of DSP[382] ('mul_ln61_21', nn.cpp:61) [379]  (1.450 ns)

 <State 23>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_22_load', nn.cpp:61) on array 'layer1_weights_22' [384]  (3.257 ns)
	'mul' operation of DSP[389] ('mul_ln61_22', nn.cpp:61) [386]  (1.450 ns)

 <State 24>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_23_load', nn.cpp:61) on array 'layer1_weights_23' [391]  (3.257 ns)
	'mul' operation of DSP[396] ('mul_ln61_23', nn.cpp:61) [393]  (1.450 ns)

 <State 25>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_24_load', nn.cpp:61) on array 'layer1_weights_24' [398]  (3.257 ns)
	'mul' operation of DSP[403] ('mul_ln61_24', nn.cpp:61) [400]  (1.450 ns)

 <State 26>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_25_load', nn.cpp:61) on array 'layer1_weights_25' [405]  (3.257 ns)
	'mul' operation of DSP[410] ('mul_ln61_25', nn.cpp:61) [407]  (1.450 ns)

 <State 27>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_26_load', nn.cpp:61) on array 'layer1_weights_26' [412]  (3.257 ns)
	'mul' operation of DSP[417] ('mul_ln61_26', nn.cpp:61) [414]  (1.450 ns)

 <State 28>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_27_load', nn.cpp:61) on array 'layer1_weights_27' [419]  (3.257 ns)
	'mul' operation of DSP[424] ('mul_ln61_27', nn.cpp:61) [421]  (1.450 ns)

 <State 29>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_28_load', nn.cpp:61) on array 'layer1_weights_28' [426]  (3.257 ns)
	'mul' operation of DSP[431] ('mul_ln61_28', nn.cpp:61) [428]  (1.450 ns)

 <State 30>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_29_load', nn.cpp:61) on array 'layer1_weights_29' [433]  (3.257 ns)
	'mul' operation of DSP[438] ('mul_ln61_29', nn.cpp:61) [435]  (1.450 ns)

 <State 31>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_30_load', nn.cpp:61) on array 'layer1_weights_30' [440]  (3.257 ns)
	'mul' operation of DSP[445] ('mul_ln61_30', nn.cpp:61) [442]  (1.450 ns)

 <State 32>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_31_load', nn.cpp:61) on array 'layer1_weights_31' [447]  (3.257 ns)
	'mul' operation of DSP[452] ('mul_ln61_31', nn.cpp:61) [449]  (1.450 ns)

 <State 33>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_32_load', nn.cpp:61) on array 'layer1_weights_32' [454]  (3.257 ns)
	'mul' operation of DSP[459] ('mul_ln61_32', nn.cpp:61) [456]  (1.450 ns)

 <State 34>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_33_load', nn.cpp:61) on array 'layer1_weights_33' [461]  (3.257 ns)
	'mul' operation of DSP[466] ('mul_ln61_33', nn.cpp:61) [463]  (1.450 ns)

 <State 35>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_34_load', nn.cpp:61) on array 'layer1_weights_34' [468]  (3.257 ns)
	'mul' operation of DSP[473] ('mul_ln61_34', nn.cpp:61) [470]  (1.450 ns)

 <State 36>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_35_load', nn.cpp:61) on array 'layer1_weights_35' [475]  (3.257 ns)
	'mul' operation of DSP[480] ('mul_ln61_35', nn.cpp:61) [477]  (1.450 ns)

 <State 37>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_36_load', nn.cpp:61) on array 'layer1_weights_36' [482]  (3.257 ns)
	'mul' operation of DSP[487] ('mul_ln61_36', nn.cpp:61) [484]  (1.450 ns)

 <State 38>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_37_load', nn.cpp:61) on array 'layer1_weights_37' [489]  (3.257 ns)
	'mul' operation of DSP[494] ('mul_ln61_37', nn.cpp:61) [491]  (1.450 ns)

 <State 39>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_38_load', nn.cpp:61) on array 'layer1_weights_38' [496]  (3.257 ns)
	'mul' operation of DSP[501] ('mul_ln61_38', nn.cpp:61) [498]  (1.450 ns)

 <State 40>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_39_load', nn.cpp:61) on array 'layer1_weights_39' [503]  (3.257 ns)
	'mul' operation of DSP[508] ('mul_ln61_39', nn.cpp:61) [505]  (1.450 ns)

 <State 41>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_40_load', nn.cpp:61) on array 'layer1_weights_40' [510]  (3.257 ns)
	'mul' operation of DSP[515] ('mul_ln61_40', nn.cpp:61) [512]  (1.450 ns)

 <State 42>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_41_load', nn.cpp:61) on array 'layer1_weights_41' [517]  (3.257 ns)
	'mul' operation of DSP[522] ('mul_ln61_41', nn.cpp:61) [519]  (1.450 ns)

 <State 43>: 4.707ns
The critical path consists of the following:
	'load' operation ('layer1_weights_42_load', nn.cpp:61) on array 'layer1_weights_42' [524]  (3.257 ns)
	'mul' operation of DSP[529] ('mul_ln61_42', nn.cpp:61) [526]  (1.450 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[515] ('add_ln61_39', nn.cpp:61) [515]  (2.100 ns)
	'add' operation of DSP[522] ('add_ln61_40', nn.cpp:61) [522]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[522] ('add_ln61_40', nn.cpp:61) [522]  (2.100 ns)
	'add' operation of DSP[529] ('add_ln61_41', nn.cpp:61) [529]  (2.100 ns)

 <State 46>: 5.403ns
The critical path consists of the following:
	'load' operation ('layer1_bias_load', nn.cpp:63) on array 'layer1_bias' [532]  (3.257 ns)
	'add' operation ('sum', nn.cpp:63) [536]  (2.146 ns)

 <State 47>: 5.293ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:64) [538]  (2.146 ns)
	'select' operation ('select_ln14', nn.cpp:14->nn.cpp:64) [539]  (0.995 ns)
	'store' operation ('store_ln64', nn.cpp:64) of variable 'select_ln14', nn.cpp:14->nn.cpp:64 on array 'layer1_output' [541]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
