{"vcs1":{"timestamp_begin":1681594274.755785212, "rt":0.58, "ut":0.10, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594275.370885010, "rt":0.97, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681594276.365846471, "rt":0.70, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594274.461155484}
{"VCS_COMP_START_TIME": 1681594274.461155484}
{"VCS_COMP_END_TIME": 1681594277.625885380}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337084}}
{"stitch_vcselab": {"peak_mem": 222624}}
