Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sat May 25 01:28:13 2019
| Host             : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.2 (Maipo)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.802        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.062        |
| Device Static (W)        | 0.740        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 91.5         |
| Junction Temperature (C) | 33.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.552 |       19 |       --- |             --- |
| CLB Logic                |     0.186 |   118482 |       --- |             --- |
|   LUT as Logic           |     0.104 |    37703 |    230400 |           16.36 |
|   LUT as Distributed RAM |     0.049 |     1768 |    101760 |            1.74 |
|   Register               |     0.018 |    60883 |    460800 |           13.21 |
|   LUT as Shift Register  |     0.012 |     1602 |    101760 |            1.57 |
|   CARRY8                 |     0.002 |      338 |     28800 |            1.17 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |    <0.001 |     3376 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1926 |    230400 |            0.84 |
| Signals                  |     0.316 |   133333 |       --- |             --- |
| Block RAM                |     0.270 |      135 |       312 |           43.27 |
| URAM                     |     0.212 |       70 |        96 |           72.92 |
| MMCM                     |     0.219 |        0 |       --- |             --- |
| PLL                      |     0.178 |        3 |       --- |             --- |
| DSPs                     |     0.001 |        5 |      1728 |            0.29 |
| I/O                      |     0.657 |      119 |       360 |           33.06 |
| PS8                      |     2.724 |        1 |       --- |             --- |
| Hard IPs                 |     2.746 |        1 |       --- |             --- |
|   VCU                    |     2.746 |        1 |         1 |          100.00 |
| Static Power             |     0.740 |          |           |                 |
|   PS Static              |     0.105 |          |           |                 |
|   PL Static              |     0.635 |          |           |                 |
| Total                    |     8.802 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.993 |       1.797 |      0.196 |
| Vccint_io       |       0.850 |     0.433 |       0.360 |      0.073 |
| Vccbram         |       0.850 |     0.026 |       0.022 |      0.004 |
| Vccaux          |       1.800 |     0.361 |       0.216 |      0.145 |
| Vccaux_io       |       1.800 |     0.190 |       0.135 |      0.055 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.090 |       0.089 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.110 |       1.070 |      0.040 |
| VCC_PSINTLP     |       0.850 |     0.276 |       0.268 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.084 |       0.082 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     3.068 |       3.036 |      0.032 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                                                                                                                                                                               |            30.0 |
| clk_out2_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0                                                                                                                                                                                                                               |             3.0 |
| clk_pl_0                                                                                            | design_1_i/mpsoc_ss/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                       |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                                       | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                                               |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                     |            50.0 |
| mig_sys_clk_p[0]                                                                                    | mig_sys_clk_p[0]                                                                                                                                                                                                                                                                      |             8.0 |
| mmcm_clkout0                                                                                        | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                   |             3.3 |
| mmcm_clkout2                                                                                        | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout2                                                                                                                                   |             4.0 |
| mmcm_clkout5                                                                                        | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                   |            13.3 |
| mmcm_clkout6                                                                                        | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                   |             6.7 |
| pll_clk[0]                                                                                          | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                                      | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[1]                                                                                          | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                                      | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.3 |
| pll_clk[2]                                                                                          | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                                      | design_1_i/vcu_ddr4_controller_0/inst/i_DDR4Ctrl/i_SdramPhyUltrascale_0/i_vcu_ddr4_controller_v1_0_1_ddr4_0/inst/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26] |             3.3 |
| si570_user_clk_p                                                                                    | si570_user_clk_p                                                                                                                                                                                                                                                                      |             3.3 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_1_wrapper          |     8.062 |
|   dbg_hub                 |     0.002 |
|     inst                  |     0.002 |
|       BSCANID.u_xsdbm_id  |     0.002 |
|   design_1_i              |     8.060 |
|     axi_interconnect_0    |     0.034 |
|       s00_couplers        |     0.034 |
|     axi_interconnect_1    |     0.086 |
|       m00_couplers        |     0.042 |
|       m01_couplers        |     0.010 |
|       s00_couplers        |     0.011 |
|       xbar                |     0.023 |
|     axi_interconnect_2    |     0.049 |
|       m00_couplers        |     0.012 |
|       s00_couplers        |     0.004 |
|       s00_mmu             |     0.001 |
|       s01_couplers        |     0.009 |
|       xbar                |     0.022 |
|     axi_interconnect_3    |     0.059 |
|       m00_couplers        |     0.008 |
|       m01_couplers        |     0.017 |
|       s00_couplers        |     0.024 |
|       xbar                |     0.010 |
|     axi_interconnect_5    |     0.016 |
|       s00_couplers        |     0.016 |
|     axi_interconnect_6    |     0.086 |
|       m00_couplers        |     0.042 |
|       m01_couplers        |     0.011 |
|       s00_couplers        |     0.010 |
|       xbar                |     0.023 |
|     axi_interconnect_7    |     0.016 |
|       s00_couplers        |     0.016 |
|     clk_wiz_1             |     0.108 |
|       inst                |     0.108 |
|     mpsoc_ss              |     2.820 |
|       axi_interconnect    |     0.020 |
|       axi_interconnect_2  |     0.053 |
|       zynq_ultra_ps_e_0   |     2.746 |
|     v_frmbuf_rd_0         |     0.150 |
|       inst                |     0.150 |
|     v_frmbuf_wr_0         |     0.154 |
|       inst                |     0.154 |
|     vcu_0                 |     3.026 |
|       inst                |     3.026 |
|     vcu_ddr4_controller_0 |     1.456 |
|       inst                |     1.456 |
+---------------------------+-----------+


