
02012026_SBC_LCD01-F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c10  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08000da8  08000da8  00001da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000dd0  08000dd0  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000dd0  08000dd0  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000dd0  08000dd0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dd0  08000dd0  00001dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000dd4  08000dd4  00001dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000dd8  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000004  08000ddc  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08000ddc  000023e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000011b7  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000606  00000000  00000000  000031eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000170  00000000  00000000  000037f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000fd  00000000  00000000  00003968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000efe6  00000000  00000000  00003a65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000024fb  00000000  00000000  00012a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005467b  00000000  00000000  00014f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000695c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004c4  00000000  00000000  00069604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00069ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000d90 	.word	0x08000d90

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000d90 	.word	0x08000d90

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_d2uiz>:
 8000550:	004a      	lsls	r2, r1, #1
 8000552:	d211      	bcs.n	8000578 <__aeabi_d2uiz+0x28>
 8000554:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000558:	d211      	bcs.n	800057e <__aeabi_d2uiz+0x2e>
 800055a:	d50d      	bpl.n	8000578 <__aeabi_d2uiz+0x28>
 800055c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000560:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000564:	d40e      	bmi.n	8000584 <__aeabi_d2uiz+0x34>
 8000566:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800056a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800056e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000572:	fa23 f002 	lsr.w	r0, r3, r2
 8000576:	4770      	bx	lr
 8000578:	f04f 0000 	mov.w	r0, #0
 800057c:	4770      	bx	lr
 800057e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000582:	d102      	bne.n	800058a <__aeabi_d2uiz+0x3a>
 8000584:	f04f 30ff 	mov.w	r0, #4294967295
 8000588:	4770      	bx	lr
 800058a:	f04f 0000 	mov.w	r0, #0
 800058e:	4770      	bx	lr

08000590 <A0_init>:
	/*Set PA5 mode to output mode*/
	GPIOA->MODER |=(1U<<10);
	GPIOA->MODER &=~(1U<<11);
}

void A0_init(void){
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000594:	4b0b      	ldr	r3, [pc, #44]	@ (80005c4 <A0_init+0x34>)
 8000596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000598:	4a0a      	ldr	r2, [pc, #40]	@ (80005c4 <A0_init+0x34>)
 800059a:	f043 0301 	orr.w	r3, r3, #1
 800059e:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER |=(1U << 0);
 80005a0:	4b09      	ldr	r3, [pc, #36]	@ (80005c8 <A0_init+0x38>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a08      	ldr	r2, [pc, #32]	@ (80005c8 <A0_init+0x38>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<< 1);
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <A0_init+0x38>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a05      	ldr	r2, [pc, #20]	@ (80005c8 <A0_init+0x38>)
 80005b2:	f023 0302 	bic.w	r3, r3, #2
 80005b6:	6013      	str	r3, [r2, #0]
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40023800 	.word	0x40023800
 80005c8:	40020000 	.word	0x40020000

080005cc <A0_on>:
		return true;
	}

}

void A0_on(void){
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= A0_BS0;
 80005d0:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <A0_on+0x1c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a04      	ldr	r2, [pc, #16]	@ (80005e8 <A0_on+0x1c>)
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	6193      	str	r3, [r2, #24]
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40020000 	.word	0x40020000

080005ec <A0_off>:

void A0_off(void){
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= A0_BR0;
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <A0_off+0x1c>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <A0_off+0x1c>)
 80005f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005fa:	6193      	str	r3, [r2, #24]
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40020000 	.word	0x40020000

0800060c <main>:

bool btn_state;

uint8_t data = 1;

int main(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
	data = (uint8_t)200;
 8000612:	4b15      	ldr	r3, [pc, #84]	@ (8000668 <main+0x5c>)
 8000614:	22c8      	movs	r2, #200	@ 0xc8
 8000616:	701a      	strb	r2, [r3, #0]

	/*PA6 output mode 10*/
	GPIOA->MODER |=(1U<<12);
	GPIOA->MODER &=~(1U<<13);
	}
	sbc_lcd01_init();
 8000618:	f000 f8d2 	bl	80007c0 <sbc_lcd01_init>
	testScreen_16();
 800061c:	f000 f93a 	bl	8000894 <testScreen_16>
	uint8_t n =0;
 8000620:	2300      	movs	r3, #0
 8000622:	71fb      	strb	r3, [r7, #7]
	while(1){
		fullScreenColor(n);
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	4618      	mov	r0, r3
 8000628:	f000 f8ea 	bl	8000800 <fullScreenColor>
		n++;
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	3301      	adds	r3, #1
 8000630:	71fb      	strb	r3, [r7, #7]
		n=n%3;
 8000632:	79fa      	ldrb	r2, [r7, #7]
 8000634:	4b0d      	ldr	r3, [pc, #52]	@ (800066c <main+0x60>)
 8000636:	fba3 1302 	umull	r1, r3, r3, r2
 800063a:	0859      	lsrs	r1, r3, #1
 800063c:	460b      	mov	r3, r1
 800063e:	005b      	lsls	r3, r3, #1
 8000640:	440b      	add	r3, r1
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	71fb      	strb	r3, [r7, #7]
		fullScreenColor(n);
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4618      	mov	r0, r3
 800064a:	f000 f8d9 	bl	8000800 <fullScreenColor>
		systick_msec_delay(1000);
 800064e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000652:	f000 fb1f 	bl	8000c94 <systick_msec_delay>
		testScreen_16();
 8000656:	f000 f91d 	bl	8000894 <testScreen_16>
		fullScreenColor(n);
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	4618      	mov	r0, r3
 800065e:	f000 f8cf 	bl	8000800 <fullScreenColor>
		fullScreenColor(n);
 8000662:	bf00      	nop
 8000664:	e7de      	b.n	8000624 <main+0x18>
 8000666:	bf00      	nop
 8000668:	20000000 	.word	0x20000000
 800066c:	aaaaaaab 	.word	0xaaaaaaab

08000670 <sendCommand>:
			return black;
	}
}

void sendCommand(uint8_t commandByte, const uint8_t *dataBytes,
                                  uint8_t numDataBytes) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	6039      	str	r1, [r7, #0]
 800067a:	71fb      	strb	r3, [r7, #7]
 800067c:	4613      	mov	r3, r2
 800067e:	71bb      	strb	r3, [r7, #6]
	cs_enable();
 8000680:	f000 f85e 	bl	8000740 <cs_enable>
	tft_dc_low();
 8000684:	f000 f87c 	bl	8000780 <tft_dc_low>
	spi1_transmit(&commandByte,1); // Send the command byte
 8000688:	1dfb      	adds	r3, r7, #7
 800068a:	2101      	movs	r1, #1
 800068c:	4618      	mov	r0, r3
 800068e:	f000 fa83 	bl	8000b98 <spi1_transmit>
	tft_dc_high();
 8000692:	f000 f885 	bl	80007a0 <tft_dc_high>
	if (numDataBytes >0 && dataBytes!=NULL){
 8000696:	79bb      	ldrb	r3, [r7, #6]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d007      	beq.n	80006ac <sendCommand+0x3c>
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d004      	beq.n	80006ac <sendCommand+0x3c>
		spi1_transmit(dataBytes,numDataBytes);
 80006a2:	79bb      	ldrb	r3, [r7, #6]
 80006a4:	4619      	mov	r1, r3
 80006a6:	6838      	ldr	r0, [r7, #0]
 80006a8:	f000 fa76 	bl	8000b98 <spi1_transmit>
	}
	cs_disable();
 80006ac:	f000 f858 	bl	8000760 <cs_disable>

}
 80006b0:	bf00      	nop
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <displayInit>:

/*from adafruit_ST77cc.cpp*/
void displayInit(const uint8_t *addr) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]

  uint8_t numCommands, cmd, numArgs;
  uint16_t ms;

  numCommands = *addr++; // Number of commands to follow
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	1c5a      	adds	r2, r3, #1
 80006c4:	607a      	str	r2, [r7, #4]
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	73fb      	strb	r3, [r7, #15]
  while (numCommands--) {              // For each command...
 80006ca:	e02e      	b.n	800072a <displayInit+0x72>
    cmd = *addr++;       // Read command
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	1c5a      	adds	r2, r3, #1
 80006d0:	607a      	str	r2, [r7, #4]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	72fb      	strb	r3, [r7, #11]
    numArgs = *addr++;   // Number of args to follow
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	1c5a      	adds	r2, r3, #1
 80006da:	607a      	str	r2, [r7, #4]
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	72bb      	strb	r3, [r7, #10]
    ms = numArgs & ST_CMD_DELAY;       // If hibit set, delay follows args
 80006e0:	7abb      	ldrb	r3, [r7, #10]
 80006e2:	b29b      	uxth	r3, r3
 80006e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e8:	81bb      	strh	r3, [r7, #12]
    numArgs &= ~ST_CMD_DELAY;          // Mask out delay bit
 80006ea:	7abb      	ldrb	r3, [r7, #10]
 80006ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006f0:	72bb      	strb	r3, [r7, #10]
    //spi1_transmit(cmd,1);
    sendCommand(cmd, addr, numArgs);
 80006f2:	7aba      	ldrb	r2, [r7, #10]
 80006f4:	7afb      	ldrb	r3, [r7, #11]
 80006f6:	6879      	ldr	r1, [r7, #4]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f7ff ffb9 	bl	8000670 <sendCommand>
    addr += numArgs;
 80006fe:	7abb      	ldrb	r3, [r7, #10]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	4413      	add	r3, r2
 8000704:	607b      	str	r3, [r7, #4]

    if (ms) {
 8000706:	89bb      	ldrh	r3, [r7, #12]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00e      	beq.n	800072a <displayInit+0x72>
      ms = *addr++; // Read post-command delay time (ms)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	1c5a      	adds	r2, r3, #1
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	81bb      	strh	r3, [r7, #12]
      if (ms == 255)
 8000716:	89bb      	ldrh	r3, [r7, #12]
 8000718:	2bff      	cmp	r3, #255	@ 0xff
 800071a:	d102      	bne.n	8000722 <displayInit+0x6a>
        ms = 500; // If 255, delay for 500 ms
 800071c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000720:	81bb      	strh	r3, [r7, #12]
      systick_msec_delay(ms);
 8000722:	89bb      	ldrh	r3, [r7, #12]
 8000724:	4618      	mov	r0, r3
 8000726:	f000 fab5 	bl	8000c94 <systick_msec_delay>
  while (numCommands--) {              // For each command...
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	1e5a      	subs	r2, r3, #1
 800072e:	73fa      	strb	r2, [r7, #15]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d1cb      	bne.n	80006cc <displayInit+0x14>
    }
  }
}
 8000734:	bf00      	nop
 8000736:	bf00      	nop
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <cs_enable>:

void cs_enable(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<11);
 8000744:	4b05      	ldr	r3, [pc, #20]	@ (800075c <cs_enable+0x1c>)
 8000746:	695b      	ldr	r3, [r3, #20]
 8000748:	4a04      	ldr	r2, [pc, #16]	@ (800075c <cs_enable+0x1c>)
 800074a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800074e:	6153      	str	r3, [r2, #20]

}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40020000 	.word	0x40020000

08000760 <cs_disable>:

/*Pull high to disable*/
void cs_disable(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<11);
 8000764:	4b05      	ldr	r3, [pc, #20]	@ (800077c <cs_disable+0x1c>)
 8000766:	695b      	ldr	r3, [r3, #20]
 8000768:	4a04      	ldr	r2, [pc, #16]	@ (800077c <cs_disable+0x1c>)
 800076a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800076e:	6153      	str	r3, [r2, #20]
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40020000 	.word	0x40020000

08000780 <tft_dc_low>:

void tft_dc_low(void){
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<9);//???
 8000784:	4b05      	ldr	r3, [pc, #20]	@ (800079c <tft_dc_low+0x1c>)
 8000786:	695b      	ldr	r3, [r3, #20]
 8000788:	4a04      	ldr	r2, [pc, #16]	@ (800079c <tft_dc_low+0x1c>)
 800078a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800078e:	6153      	str	r3, [r2, #20]
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40020000 	.word	0x40020000

080007a0 <tft_dc_high>:
void tft_dc_high(void){
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<9);//???
 80007a4:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <tft_dc_high+0x1c>)
 80007a6:	695b      	ldr	r3, [r3, #20]
 80007a8:	4a04      	ldr	r2, [pc, #16]	@ (80007bc <tft_dc_high+0x1c>)
 80007aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007ae:	6153      	str	r3, [r2, #20]
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	40020000 	.word	0x40020000

080007c0 <sbc_lcd01_init>:

void sbc_lcd01_init(){
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
		//reset pin aus und wieder an
		A0_init();
 80007c4:	f7ff fee4 	bl	8000590 <A0_init>
		A0_off();
 80007c8:	f7ff ff10 	bl	80005ec <A0_off>
		systick_msec_delay(50); //50ms ist geraten, aber funktioniert
 80007cc:	2032      	movs	r0, #50	@ 0x32
 80007ce:	f000 fa61 	bl	8000c94 <systick_msec_delay>
		A0_on();
 80007d2:	f7ff fefb 	bl	80005cc <A0_on>

		systick_msec_delay(5);
 80007d6:	2005      	movs	r0, #5
 80007d8:	f000 fa5c 	bl	8000c94 <systick_msec_delay>
		spi_gpio_init();
 80007dc:	f000 f8ec 	bl	80009b8 <spi_gpio_init>
		systick_msec_delay(5);
 80007e0:	2005      	movs	r0, #5
 80007e2:	f000 fa57 	bl	8000c94 <systick_msec_delay>
		spi1_config();
 80007e6:	f000 f97d 	bl	8000ae4 <spi1_config>
		systick_msec_delay(5);
 80007ea:	2005      	movs	r0, #5
 80007ec:	f000 fa52 	bl	8000c94 <systick_msec_delay>
		displayInit(generic_st7789);
 80007f0:	4802      	ldr	r0, [pc, #8]	@ (80007fc <sbc_lcd01_init+0x3c>)
 80007f2:	f7ff ff61 	bl	80006b8 <displayInit>
	}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	08000dac 	.word	0x08000dac

08000800 <fullScreenColor>:

void fullScreenColor(uint8_t enumCol){
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
			sendCommand(ST77XX_RAMWR, NULL, 0);
 800080a:	2200      	movs	r2, #0
 800080c:	2100      	movs	r1, #0
 800080e:	202c      	movs	r0, #44	@ 0x2c
 8000810:	f7ff ff2e 	bl	8000670 <sendCommand>
			tft_dc_high();
 8000814:	f7ff ffc4 	bl	80007a0 <tft_dc_high>
			for(uint32_t i=0;i<BUFFER_PIXEL;i+=1) {
 8000818:	2300      	movs	r3, #0
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	e021      	b.n	8000862 <fullScreenColor+0x62>
			switch(enumCol){
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b02      	cmp	r3, #2
 8000822:	d013      	beq.n	800084c <fullScreenColor+0x4c>
 8000824:	2b02      	cmp	r3, #2
 8000826:	dc18      	bgt.n	800085a <fullScreenColor+0x5a>
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <fullScreenColor+0x32>
 800082c:	2b01      	cmp	r3, #1
 800082e:	d007      	beq.n	8000840 <fullScreenColor+0x40>
				break;
			case 2:
				lineBuffer[i] =  COLOR16_RED;
				break;
			default:
				break;
 8000830:	e013      	b.n	800085a <fullScreenColor+0x5a>
				lineBuffer[i] =  COLOR16_WHITE;
 8000832:	4a17      	ldr	r2, [pc, #92]	@ (8000890 <fullScreenColor+0x90>)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800083a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 800083e:	e00d      	b.n	800085c <fullScreenColor+0x5c>
				lineBuffer[i] =  COLOR16_BLACK;
 8000840:	4a13      	ldr	r2, [pc, #76]	@ (8000890 <fullScreenColor+0x90>)
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	2100      	movs	r1, #0
 8000846:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 800084a:	e007      	b.n	800085c <fullScreenColor+0x5c>
				lineBuffer[i] =  COLOR16_RED;
 800084c:	4a10      	ldr	r2, [pc, #64]	@ (8000890 <fullScreenColor+0x90>)
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8000854:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 8000858:	e000      	b.n	800085c <fullScreenColor+0x5c>
				break;
 800085a:	bf00      	nop
			for(uint32_t i=0;i<BUFFER_PIXEL;i+=1) {
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	3301      	adds	r3, #1
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	2bef      	cmp	r3, #239	@ 0xef
 8000866:	d9da      	bls.n	800081e <fullScreenColor+0x1e>
			}}
			for (uint32_t i=0; i<DISPLAY_CHUNKS; i++){
 8000868:	2300      	movs	r3, #0
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	e006      	b.n	800087c <fullScreenColor+0x7c>
					//spi1_transmit(buf,BUFFER_BYTES);
				spi1_transmit_16(lineBuffer,BUFFER_PIXEL);
 800086e:	21f0      	movs	r1, #240	@ 0xf0
 8000870:	4807      	ldr	r0, [pc, #28]	@ (8000890 <fullScreenColor+0x90>)
 8000872:	f000 f9c9 	bl	8000c08 <spi1_transmit_16>
			for (uint32_t i=0; i<DISPLAY_CHUNKS; i++){
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	3301      	adds	r3, #1
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000882:	d3f4      	bcc.n	800086e <fullScreenColor+0x6e>
				}
			tft_dc_low();
 8000884:	f7ff ff7c 	bl	8000780 <tft_dc_low>
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000020 	.word	0x20000020

08000894 <testScreen_16>:
				spi1_transmit(pixel_color,2);
			}

			tft_dc_low();
}
void testScreen_16(void){
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
	//set CASET and RASET again, not nescessary but could help debuging
	sendCommand(ST77XX_CASET, (uint8_t[]){0,0,0,240}, 4);
 800089a:	2300      	movs	r3, #0
 800089c:	723b      	strb	r3, [r7, #8]
 800089e:	2300      	movs	r3, #0
 80008a0:	727b      	strb	r3, [r7, #9]
 80008a2:	2300      	movs	r3, #0
 80008a4:	72bb      	strb	r3, [r7, #10]
 80008a6:	23f0      	movs	r3, #240	@ 0xf0
 80008a8:	72fb      	strb	r3, [r7, #11]
 80008aa:	f107 0308 	add.w	r3, r7, #8
 80008ae:	2204      	movs	r2, #4
 80008b0:	4619      	mov	r1, r3
 80008b2:	202a      	movs	r0, #42	@ 0x2a
 80008b4:	f7ff fedc 	bl	8000670 <sendCommand>
	sendCommand(ST77XX_RASET, (uint8_t[]){0,0,1,63}, 4);
 80008b8:	4b3c      	ldr	r3, [pc, #240]	@ (80009ac <testScreen_16+0x118>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2204      	movs	r2, #4
 80008c2:	4619      	mov	r1, r3
 80008c4:	202b      	movs	r0, #43	@ 0x2b
 80008c6:	f7ff fed3 	bl	8000670 <sendCommand>

	sendCommand(ST77XX_RAMWR, NULL, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	202c      	movs	r0, #44	@ 0x2c
 80008d0:	f7ff fece 	bl	8000670 <sendCommand>

			tft_dc_high();
 80008d4:	f7ff ff64 	bl	80007a0 <tft_dc_high>

			for	(uint16_t j=0;j < DISPLAY_CHUNKS;j++){
 80008d8:	2300      	movs	r3, #0
 80008da:	82fb      	strh	r3, [r7, #22]
 80008dc:	e05b      	b.n	8000996 <testScreen_16+0x102>
				uint8_t line= floor(j/40);
 80008de:	8afb      	ldrh	r3, [r7, #22]
 80008e0:	4a33      	ldr	r2, [pc, #204]	@ (80009b0 <testScreen_16+0x11c>)
 80008e2:	fba2 2303 	umull	r2, r3, r2, r3
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fdc6 	bl	800047c <__aeabi_i2d>
 80008f0:	4602      	mov	r2, r0
 80008f2:	460b      	mov	r3, r1
 80008f4:	4610      	mov	r0, r2
 80008f6:	4619      	mov	r1, r3
 80008f8:	f7ff fe2a 	bl	8000550 <__aeabi_d2uiz>
 80008fc:	4603      	mov	r3, r0
 80008fe:	73fb      	strb	r3, [r7, #15]
				for (uint32_t i=0; i<BUFFER_PIXEL; i++){
 8000900:	2300      	movs	r3, #0
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	e03d      	b.n	8000982 <testScreen_16+0xee>
					switch(line){
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	2b05      	cmp	r3, #5
 800090a:	d837      	bhi.n	800097c <testScreen_16+0xe8>
 800090c:	a201      	add	r2, pc, #4	@ (adr r2, 8000914 <testScreen_16+0x80>)
 800090e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000912:	bf00      	nop
 8000914:	0800092d 	.word	0x0800092d
 8000918:	0800093b 	.word	0x0800093b
 800091c:	08000949 	.word	0x08000949
 8000920:	08000955 	.word	0x08000955
 8000924:	08000961 	.word	0x08000961
 8000928:	0800096f 	.word	0x0800096f
					case 0:
						lineBuffer[i] = COLOR16_WHITE;
 800092c:	4a21      	ldr	r2, [pc, #132]	@ (80009b4 <testScreen_16+0x120>)
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000934:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000938:	e020      	b.n	800097c <testScreen_16+0xe8>
					case 1:
						lineBuffer[i] = COLOR16_GREEN;
 800093a:	4a1e      	ldr	r2, [pc, #120]	@ (80009b4 <testScreen_16+0x120>)
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8000942:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000946:	e019      	b.n	800097c <testScreen_16+0xe8>
					case 2:
						lineBuffer[i] = COLOR16_BLACK;
 8000948:	4a1a      	ldr	r2, [pc, #104]	@ (80009b4 <testScreen_16+0x120>)
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	2100      	movs	r1, #0
 800094e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000952:	e013      	b.n	800097c <testScreen_16+0xe8>
					case 3:
						lineBuffer[i] = COLOR16_BLUE;
 8000954:	4a17      	ldr	r2, [pc, #92]	@ (80009b4 <testScreen_16+0x120>)
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	21fd      	movs	r1, #253	@ 0xfd
 800095a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800095e:	e00d      	b.n	800097c <testScreen_16+0xe8>
					case 4:
						lineBuffer[i] = COLOR16_LIGHTBLUE;
 8000960:	4a14      	ldr	r2, [pc, #80]	@ (80009b4 <testScreen_16+0x120>)
 8000962:	693b      	ldr	r3, [r7, #16]
 8000964:	f64a 21ff 	movw	r1, #43775	@ 0xaaff
 8000968:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800096c:	e006      	b.n	800097c <testScreen_16+0xe8>
					case 5:
						lineBuffer[i] = COLOR16_RED;
 800096e:	4a11      	ldr	r2, [pc, #68]	@ (80009b4 <testScreen_16+0x120>)
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8000976:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800097a:	bf00      	nop
				for (uint32_t i=0; i<BUFFER_PIXEL; i++){
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	3301      	adds	r3, #1
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	2bef      	cmp	r3, #239	@ 0xef
 8000986:	d9be      	bls.n	8000906 <testScreen_16+0x72>
				}
			}
				spi1_transmit_16(lineBuffer,BUFFER_PIXEL);
 8000988:	21f0      	movs	r1, #240	@ 0xf0
 800098a:	480a      	ldr	r0, [pc, #40]	@ (80009b4 <testScreen_16+0x120>)
 800098c:	f000 f93c 	bl	8000c08 <spi1_transmit_16>
			for	(uint16_t j=0;j < DISPLAY_CHUNKS;j++){
 8000990:	8afb      	ldrh	r3, [r7, #22]
 8000992:	3301      	adds	r3, #1
 8000994:	82fb      	strh	r3, [r7, #22]
 8000996:	8afb      	ldrh	r3, [r7, #22]
 8000998:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800099c:	d39f      	bcc.n	80008de <testScreen_16+0x4a>
			}
			tft_dc_low();
 800099e:	f7ff feef 	bl	8000780 <tft_dc_low>
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	08000da8 	.word	0x08000da8
 80009b0:	cccccccd 	.word	0xcccccccd
 80009b4:	20000020 	.word	0x20000020

080009b8 <spi_gpio_init>:

//PA9 -> Slave Select


void spi_gpio_init(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 80009bc:	4b47      	ldr	r3, [pc, #284]	@ (8000adc <spi_gpio_init+0x124>)
 80009be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c0:	4a46      	ldr	r2, [pc, #280]	@ (8000adc <spi_gpio_init+0x124>)
 80009c2:	f043 0301 	orr.w	r3, r3, #1
 80009c6:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5,PA6,PA7 mode to alternate function*/

	/*PA5*/
	GPIOA->MODER &=~(1U<<10);
 80009c8:	4b45      	ldr	r3, [pc, #276]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a44      	ldr	r2, [pc, #272]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80009d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<11);
 80009d4:	4b42      	ldr	r3, [pc, #264]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a41      	ldr	r2, [pc, #260]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009de:	6013      	str	r3, [r2, #0]

	/*PA6*/
	GPIOA->MODER &=~(1U<<12);
 80009e0:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a3e      	ldr	r2, [pc, #248]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009ea:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<13);
 80009ec:	4b3c      	ldr	r3, [pc, #240]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009f6:	6013      	str	r3, [r2, #0]

	/*PA7*/
	GPIOA->MODER &=~(1U<<14);
 80009f8:	4b39      	ldr	r3, [pc, #228]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a38      	ldr	r2, [pc, #224]	@ (8000ae0 <spi_gpio_init+0x128>)
 80009fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a02:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<15);
 8000a04:	4b36      	ldr	r3, [pc, #216]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a35      	ldr	r2, [pc, #212]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a0e:	6013      	str	r3, [r2, #0]


	/*Set PA9 as output pin*/
	GPIOA->MODER |=(1U<<18);
 8000a10:	4b33      	ldr	r3, [pc, #204]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a32      	ldr	r2, [pc, #200]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a1a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<19);
 8000a1c:	4b30      	ldr	r3, [pc, #192]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a2f      	ldr	r2, [pc, #188]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a22:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000a26:	6013      	str	r3, [r2, #0]

	/*PA10 as output*/
	GPIOA->MODER |=  (1U<<20);
 8000a28:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a2c      	ldr	r2, [pc, #176]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a32:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<21);
 8000a34:	4b2a      	ldr	r3, [pc, #168]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a29      	ldr	r2, [pc, #164]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a3e:	6013      	str	r3, [r2, #0]

	/*Set PA5,PA6,PA7 alternate function type to SPI1*/
	/*PA5*/
	GPIOA->AFR[0] |=(1U<<20);
 8000a40:	4b27      	ldr	r3, [pc, #156]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a42:	6a1b      	ldr	r3, [r3, #32]
 8000a44:	4a26      	ldr	r2, [pc, #152]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a4a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<21);
 8000a4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a4e:	6a1b      	ldr	r3, [r3, #32]
 8000a50:	4a23      	ldr	r2, [pc, #140]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a52:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a56:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<22);
 8000a58:	4b21      	ldr	r3, [pc, #132]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a5a:	6a1b      	ldr	r3, [r3, #32]
 8000a5c:	4a20      	ldr	r2, [pc, #128]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a62:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<23);
 8000a64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a66:	6a1b      	ldr	r3, [r3, #32]
 8000a68:	4a1d      	ldr	r2, [pc, #116]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a6a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000a6e:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |=(1U<<24);
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	4a1a      	ldr	r2, [pc, #104]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a7a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<25);
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a7e:	6a1b      	ldr	r3, [r3, #32]
 8000a80:	4a17      	ldr	r2, [pc, #92]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a82:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000a86:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<26);
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a8a:	6a1b      	ldr	r3, [r3, #32]
 8000a8c:	4a14      	ldr	r2, [pc, #80]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a92:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<27);
 8000a94:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a96:	6a1b      	ldr	r3, [r3, #32]
 8000a98:	4a11      	ldr	r2, [pc, #68]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000a9a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000a9e:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |=(1U<<28);
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000aa2:	6a1b      	ldr	r3, [r3, #32]
 8000aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aaa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<29);
 8000aac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000aae:	6a1b      	ldr	r3, [r3, #32]
 8000ab0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000ab2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000ab6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<30);
 8000ab8:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000aba:	6a1b      	ldr	r3, [r3, #32]
 8000abc:	4a08      	ldr	r2, [pc, #32]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000abe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000ac2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<31);
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000ac6:	6a1b      	ldr	r3, [r3, #32]
 8000ac8:	4a05      	ldr	r2, [pc, #20]	@ (8000ae0 <spi_gpio_init+0x128>)
 8000aca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ace:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |=(1U<<10);
	GPIOA->OSPEEDR |=(1U<<9);
	GPIOA->OSPEEDR |=(1U<<8);*/


}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020000 	.word	0x40020000

08000ae4 <spi1_config>:

void spi1_config(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
	/*Enable clock access to SPI1 module*/
	RCC->APB2ENR |= SPI1EN;
 8000ae8:	4b29      	ldr	r3, [pc, #164]	@ (8000b90 <spi1_config+0xac>)
 8000aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aec:	4a28      	ldr	r2, [pc, #160]	@ (8000b90 <spi1_config+0xac>)
 8000aee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000af2:	6453      	str	r3, [r2, #68]	@ 0x44

	//SPI1->CR1 &=~ (1<<6);

	/*Set clock to fPCLK/4*/
	//000=f/2 100=f/4 ...111=f/256
	if(0){SPI1->CR1 |=(1U<<3);}else{SPI1->CR1 &=~(1U<<3);}
 8000af4:	4b27      	ldr	r3, [pc, #156]	@ (8000b94 <spi1_config+0xb0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a26      	ldr	r2, [pc, #152]	@ (8000b94 <spi1_config+0xb0>)
 8000afa:	f023 0308 	bic.w	r3, r3, #8
 8000afe:	6013      	str	r3, [r2, #0]
	if(0){SPI1->CR1 |=(1U<<4);}else{SPI1->CR1 &=~(1U<<4);}
 8000b00:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <spi1_config+0xb0>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a23      	ldr	r2, [pc, #140]	@ (8000b94 <spi1_config+0xb0>)
 8000b06:	f023 0310 	bic.w	r3, r3, #16
 8000b0a:	6013      	str	r3, [r2, #0]
	if(0){SPI1->CR1 |=(1U<<5);}else{SPI1->CR1 &=~(1U<<5);}
 8000b0c:	4b21      	ldr	r3, [pc, #132]	@ (8000b94 <spi1_config+0xb0>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a20      	ldr	r2, [pc, #128]	@ (8000b94 <spi1_config+0xb0>)
 8000b12:	f023 0320 	bic.w	r3, r3, #32
 8000b16:	6013      	str	r3, [r2, #0]

	/*Set CPOL to 0 and CPHA to 0*/
	if(1){SPI1->CR1 |=(1U<<0);}else{SPI1->CR1 &=~(1U<<0);}
 8000b18:	4b1e      	ldr	r3, [pc, #120]	@ (8000b94 <spi1_config+0xb0>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8000b94 <spi1_config+0xb0>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	6013      	str	r3, [r2, #0]
	if(1){SPI1->CR1 |=(1U<<1);}else{SPI1->CR1 &=~(1U<<1);}
 8000b24:	4b1b      	ldr	r3, [pc, #108]	@ (8000b94 <spi1_config+0xb0>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a1a      	ldr	r2, [pc, #104]	@ (8000b94 <spi1_config+0xb0>)
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	6013      	str	r3, [r2, #0]

	/*Enable full duplex*/
	SPI1->CR1 &=~(1U<<10);
 8000b30:	4b18      	ldr	r3, [pc, #96]	@ (8000b94 <spi1_config+0xb0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a17      	ldr	r2, [pc, #92]	@ (8000b94 <spi1_config+0xb0>)
 8000b36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000b3a:	6013      	str	r3, [r2, #0]

	/*Set MSB first*/
	SPI1->CR1 &= ~(1U<<7);
 8000b3c:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <spi1_config+0xb0>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a14      	ldr	r2, [pc, #80]	@ (8000b94 <spi1_config+0xb0>)
 8000b42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b46:	6013      	str	r3, [r2, #0]

	/*Set mode to MASTER*/
	SPI1->CR1 |= (1U<<2);
 8000b48:	4b12      	ldr	r3, [pc, #72]	@ (8000b94 <spi1_config+0xb0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <spi1_config+0xb0>)
 8000b4e:	f043 0304 	orr.w	r3, r3, #4
 8000b52:	6013      	str	r3, [r2, #0]
	/*Set mode to SLAVE*/
	//SPI1->CR1 &=~ (1U<<2);

	/*Set 8 bit data mode*/
	SPI1->CR1 &= ~(1U<<11);
 8000b54:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <spi1_config+0xb0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a0e      	ldr	r2, [pc, #56]	@ (8000b94 <spi1_config+0xb0>)
 8000b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000b5e:	6013      	str	r3, [r2, #0]
	/*Set 16 bit data mode*/
	//SPI1->CR1 |=  (1U<<11);

	/*Select software slave management by
	 * setting SSM=1 and SSI=1*/
	SPI1->CR1 |= (1<<8);
 8000b60:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <spi1_config+0xb0>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a0b      	ldr	r2, [pc, #44]	@ (8000b94 <spi1_config+0xb0>)
 8000b66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b6a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<9);
 8000b6c:	4b09      	ldr	r3, [pc, #36]	@ (8000b94 <spi1_config+0xb0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a08      	ldr	r2, [pc, #32]	@ (8000b94 <spi1_config+0xb0>)
 8000b72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b76:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 &=~ (1<<9);
	//SPI1->CR1 &=~ (1<<8);
	/*Enable SPI module*/
	SPI1->CR1 |= (1<<6);
 8000b78:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <spi1_config+0xb0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a05      	ldr	r2, [pc, #20]	@ (8000b94 <spi1_config+0xb0>)
 8000b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b82:	6013      	str	r3, [r2, #0]

}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40013000 	.word	0x40013000

08000b98 <spi1_transmit>:

void spi1_transmit(uint8_t *data,uint32_t size)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i<size)
 8000ba6:	e00f      	b.n	8000bc8 <spi1_transmit+0x30>
	{
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000ba8:	bf00      	nop
 8000baa:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <spi1_transmit+0x6c>)
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d0f9      	beq.n	8000baa <spi1_transmit+0x12>

		/*Write the data to the data register*/
		SPI1->DR = data[i];
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4413      	add	r3, r2
 8000bbc:	781a      	ldrb	r2, [r3, #0]
 8000bbe:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <spi1_transmit+0x6c>)
 8000bc0:	60da      	str	r2, [r3, #12]
		i++;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	60fb      	str	r3, [r7, #12]
	while(i<size)
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d3eb      	bcc.n	8000ba8 <spi1_transmit+0x10>
	}
	/*Wait until TXE is set*/
	while(!(SPI1->SR & (SR_TXE))){}
 8000bd0:	bf00      	nop
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <spi1_transmit+0x6c>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	f003 0302 	and.w	r3, r3, #2
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <spi1_transmit+0x3a>

	/*Wait for BUSY flag to reset*/
	while((SPI1->SR & (SR_BSY))){}
 8000bde:	bf00      	nop
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <spi1_transmit+0x6c>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d1f9      	bne.n	8000be0 <spi1_transmit+0x48>

	/*Clear OVR flag*/
	temp = SPI1->DR;
 8000bec:	4b05      	ldr	r3, [pc, #20]	@ (8000c04 <spi1_transmit+0x6c>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 8000bf2:	4b04      	ldr	r3, [pc, #16]	@ (8000c04 <spi1_transmit+0x6c>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	72fb      	strb	r3, [r7, #11]
}
 8000bf8:	bf00      	nop
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	40013000 	.word	0x40013000

08000c08 <spi1_transmit_16>:

void spi1_transmit_16(uint16_t *data,uint32_t size)
	{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
		/*Set 16 bit data mode*/
		SPI1->CR1 |=  (1U<<11);
 8000c12:	4b1f      	ldr	r3, [pc, #124]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a1e      	ldr	r2, [pc, #120]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c1c:	6013      	str	r3, [r2, #0]

		uint32_t i=0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
		uint16_t temp;

		while(i<size)
 8000c22:	e010      	b.n	8000c46 <spi1_transmit_16+0x3e>
		{
			/*Wait until TXE is set*/
			while(!(SPI1->SR & (SR_TXE))){}
 8000c24:	bf00      	nop
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d0f9      	beq.n	8000c26 <spi1_transmit_16+0x1e>

			/*Write the data to the data register*/
			SPI1->DR = data[i];
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	687a      	ldr	r2, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	881a      	ldrh	r2, [r3, #0]
 8000c3c:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c3e:	60da      	str	r2, [r3, #12]
			i++;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3301      	adds	r3, #1
 8000c44:	60fb      	str	r3, [r7, #12]
		while(i<size)
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d3ea      	bcc.n	8000c24 <spi1_transmit_16+0x1c>
		}
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000c4e:	bf00      	nop
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	f003 0302 	and.w	r3, r3, #2
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d0f9      	beq.n	8000c50 <spi1_transmit_16+0x48>

		/*Wait for BUSY flag to reset*/
		while((SPI1->SR & (SR_BSY))){}
 8000c5c:	bf00      	nop
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d1f9      	bne.n	8000c5e <spi1_transmit_16+0x56>

		/*Clear OVR flag*/
		temp = SPI1->DR;
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c6c:	68db      	ldr	r3, [r3, #12]
 8000c6e:	817b      	strh	r3, [r7, #10]
		temp = SPI1->SR;
 8000c70:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	817b      	strh	r3, [r7, #10]
	/*Set 8 bit data mode*/
	SPI1->CR1 &= ~(1U<<11);
 8000c76:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a05      	ldr	r2, [pc, #20]	@ (8000c90 <spi1_transmit_16+0x88>)
 8000c7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000c80:	6013      	str	r3, [r2, #0]
	}
 8000c82:	bf00      	nop
 8000c84:	3714      	adds	r7, #20
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	40013000 	.word	0x40013000

08000c94 <systick_msec_delay>:

/* by default f MCU is 16MHz*/
#define ONE_MSEC_LOAD	16000

void systick_msec_delay(uint32_t delay)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]

    /*Load the timer with number of clock cycles per millisecond*/
	SysTick->LOAD =  ONE_MSEC_LOAD - 1;
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000c9e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000ca2:	605a      	str	r2, [r3, #4]

    /*Clear systick current value register*/
	SysTick->VAL = 0;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]

    /*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 8000caa:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000cac:	2204      	movs	r2, #4
 8000cae:	601a      	str	r2, [r3, #0]

	/*Enable systick*/
	SysTick->CTRL |=CTRL_ENABLE;
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	6013      	str	r3, [r2, #0]

 	for(int i = 0; i < delay; i++)
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	e009      	b.n	8000cd6 <systick_msec_delay+0x42>
	{
		while((SysTick->CTRL & CTRL_COUNTFLAG) == 0){}
 8000cc2:	bf00      	nop
 8000cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d0f9      	beq.n	8000cc4 <systick_msec_delay+0x30>
 	for(int i = 0; i < delay; i++)
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d8f1      	bhi.n	8000cc2 <systick_msec_delay+0x2e>
	}

	/*Disable systick*/
	SysTick->CTRL = 0;
 8000cde:	4b04      	ldr	r3, [pc, #16]	@ (8000cf0 <systick_msec_delay+0x5c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]

}
 8000ce4:	bf00      	nop
 8000ce6:	3714      	adds	r7, #20
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000e010 	.word	0xe000e010

08000cf4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf4:	480d      	ldr	r0, [pc, #52]	@ (8000d2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cf8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cfc:	480c      	ldr	r0, [pc, #48]	@ (8000d30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfe:	490d      	ldr	r1, [pc, #52]	@ (8000d34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d00:	4a0d      	ldr	r2, [pc, #52]	@ (8000d38 <LoopForever+0xe>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d14:	4c0a      	ldr	r4, [pc, #40]	@ (8000d40 <LoopForever+0x16>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000d22:	f000 f811 	bl	8000d48 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000d26:	f7ff fc71 	bl	800060c <main>

08000d2a <LoopForever>:

LoopForever:
  b LoopForever
 8000d2a:	e7fe      	b.n	8000d2a <LoopForever>
  ldr   r0, =_estack
 8000d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000d38:	08000dd8 	.word	0x08000dd8
  ldr r2, =_sbss
 8000d3c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000d40:	200003e0 	.word	0x200003e0

08000d44 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC_IRQHandler>
	...

08000d48 <__libc_init_array>:
 8000d48:	b570      	push	{r4, r5, r6, lr}
 8000d4a:	4d0d      	ldr	r5, [pc, #52]	@ (8000d80 <__libc_init_array+0x38>)
 8000d4c:	4c0d      	ldr	r4, [pc, #52]	@ (8000d84 <__libc_init_array+0x3c>)
 8000d4e:	1b64      	subs	r4, r4, r5
 8000d50:	10a4      	asrs	r4, r4, #2
 8000d52:	2600      	movs	r6, #0
 8000d54:	42a6      	cmp	r6, r4
 8000d56:	d109      	bne.n	8000d6c <__libc_init_array+0x24>
 8000d58:	4d0b      	ldr	r5, [pc, #44]	@ (8000d88 <__libc_init_array+0x40>)
 8000d5a:	4c0c      	ldr	r4, [pc, #48]	@ (8000d8c <__libc_init_array+0x44>)
 8000d5c:	f000 f818 	bl	8000d90 <_init>
 8000d60:	1b64      	subs	r4, r4, r5
 8000d62:	10a4      	asrs	r4, r4, #2
 8000d64:	2600      	movs	r6, #0
 8000d66:	42a6      	cmp	r6, r4
 8000d68:	d105      	bne.n	8000d76 <__libc_init_array+0x2e>
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
 8000d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d70:	4798      	blx	r3
 8000d72:	3601      	adds	r6, #1
 8000d74:	e7ee      	b.n	8000d54 <__libc_init_array+0xc>
 8000d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d7a:	4798      	blx	r3
 8000d7c:	3601      	adds	r6, #1
 8000d7e:	e7f2      	b.n	8000d66 <__libc_init_array+0x1e>
 8000d80:	08000dd0 	.word	0x08000dd0
 8000d84:	08000dd0 	.word	0x08000dd0
 8000d88:	08000dd0 	.word	0x08000dd0
 8000d8c:	08000dd4 	.word	0x08000dd4

08000d90 <_init>:
 8000d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d92:	bf00      	nop
 8000d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d96:	bc08      	pop	{r3}
 8000d98:	469e      	mov	lr, r3
 8000d9a:	4770      	bx	lr

08000d9c <_fini>:
 8000d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d9e:	bf00      	nop
 8000da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000da2:	bc08      	pop	{r3}
 8000da4:	469e      	mov	lr, r3
 8000da6:	4770      	bx	lr
