// Seed: 2355785463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_7 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    input uwire id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12
  );
  tri id_13 = 1;
endmodule
