

================================================================
== Vitis HLS Report for 'model_test'
================================================================
* Date:           Fri Jan 31 22:01:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.372 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       27|       27|  0.135 us|  0.135 us|   19|   19|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |call_ln0_entry_proc_fu_70  |entry_proc      |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |grp_sparse_input_fu_77     |sparse_input    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_sparse_compute_fu_86   |sparse_compute  |        7|        7|  35.000 ns|  35.000 ns|    7|    7|       no|
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_in_c = alloca i64 1"   --->   Operation 6 'alloca' 'x_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1200> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (1.28ns)   --->   "%call_ln0 = call void @entry_proc, i1200 %x_in, i1200 %x_in_c"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 8 [2/2] (1.78ns)   --->   "%call_ret = call i200 @sparse_input, i1200 %x_in_c, i1 0, i1 0" [firmware/model_test.cpp:218]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 9 [1/2] (4.29ns)   --->   "%call_ret = call i200 @sparse_input, i1200 %x_in_c, i1 0, i1 0" [firmware/model_test.cpp:218]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%hash_arr_channel = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 10 'extractvalue' 'hash_arr_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%hash_arr = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 11 'extractvalue' 'hash_arr' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%hash_arr_1 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 12 'extractvalue' 'hash_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%hash_arr_2 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 13 'extractvalue' 'hash_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%hash_arr_3 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 14 'extractvalue' 'hash_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%hash_arr_4 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 15 'extractvalue' 'hash_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%hash_arr_5 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 16 'extractvalue' 'hash_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%hash_arr_6 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 17 'extractvalue' 'hash_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%hash_arr_7 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 18 'extractvalue' 'hash_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%hash_arr_8 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 19 'extractvalue' 'hash_arr_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%hash_arr_9 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 20 'extractvalue' 'hash_arr_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%hash_arr_10 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 21 'extractvalue' 'hash_arr_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%hash_arr_11 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 22 'extractvalue' 'hash_arr_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%hash_arr_12 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 23 'extractvalue' 'hash_arr_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%hash_arr_13 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 24 'extractvalue' 'hash_arr_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%hash_arr_14 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 25 'extractvalue' 'hash_arr_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%hash_arr_15 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 26 'extractvalue' 'hash_arr_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%hash_arr_16 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 27 'extractvalue' 'hash_arr_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%hash_arr_17 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 28 'extractvalue' 'hash_arr_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%hash_arr_18 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 29 'extractvalue' 'hash_arr_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%feat_arr_channel = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 30 'extractvalue' 'feat_arr_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%feat_arr = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 31 'extractvalue' 'feat_arr' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%feat_arr_1 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 32 'extractvalue' 'feat_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%feat_arr_2 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 33 'extractvalue' 'feat_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%feat_arr_3 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 34 'extractvalue' 'feat_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%feat_arr_4 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 35 'extractvalue' 'feat_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%feat_arr_5 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 36 'extractvalue' 'feat_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%feat_arr_6 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 37 'extractvalue' 'feat_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%feat_arr_7 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 38 'extractvalue' 'feat_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%feat_arr_8 = extractvalue i200 %call_ret" [firmware/model_test.cpp:218]   --->   Operation 39 'extractvalue' 'feat_arr_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 3.82>
ST_4 : Operation 40 [2/2] (3.82ns)   --->   "%call_ln220 = call void @sparse_compute, i4 %hash_arr_channel, i4 %hash_arr, i4 %hash_arr_1, i4 %hash_arr_2, i4 %hash_arr_3, i4 %hash_arr_4, i4 %hash_arr_5, i4 %hash_arr_6, i4 %hash_arr_7, i4 %hash_arr_8, i4 %hash_arr_9, i4 %hash_arr_10, i4 %hash_arr_11, i4 %hash_arr_12, i4 %hash_arr_13, i4 %hash_arr_14, i4 %hash_arr_15, i4 %hash_arr_16, i4 %hash_arr_17, i4 %hash_arr_18, i12 %feat_arr_channel, i12 %feat_arr, i12 %feat_arr_1, i12 %feat_arr_2, i12 %feat_arr_3, i12 %feat_arr_4, i12 %feat_arr_5, i12 %feat_arr_6, i12 %feat_arr_7, i12 %feat_arr_8, i25 %layer2_out_0, i25 %layer2_out_1, i25 %layer2_out_2, i25 %layer2_out_3, i25 %layer2_out_4, i25 %layer2_out_5, i25 %layer2_out_6, i25 %layer2_out_7, i25 %layer2_out_8, i25 %layer2_out_9" [firmware/model_test.cpp:220]   --->   Operation 40 'call' 'call_ln220' <Predicate = true> <Delay = 3.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @x_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1200 %x_in_c, i1200 %x_in_c"   --->   Operation 41 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1200 %x_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 43 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1200 %x_in"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1200 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_3"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_4"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_5"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_6"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_7"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_8"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i25 %layer2_out_9"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i25 %layer2_out_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (3.68ns)   --->   "%call_ln220 = call void @sparse_compute, i4 %hash_arr_channel, i4 %hash_arr, i4 %hash_arr_1, i4 %hash_arr_2, i4 %hash_arr_3, i4 %hash_arr_4, i4 %hash_arr_5, i4 %hash_arr_6, i4 %hash_arr_7, i4 %hash_arr_8, i4 %hash_arr_9, i4 %hash_arr_10, i4 %hash_arr_11, i4 %hash_arr_12, i4 %hash_arr_13, i4 %hash_arr_14, i4 %hash_arr_15, i4 %hash_arr_16, i4 %hash_arr_17, i4 %hash_arr_18, i12 %feat_arr_channel, i12 %feat_arr, i12 %feat_arr_1, i12 %feat_arr_2, i12 %feat_arr_3, i12 %feat_arr_4, i12 %feat_arr_5, i12 %feat_arr_6, i12 %feat_arr_7, i12 %feat_arr_8, i25 %layer2_out_0, i25 %layer2_out_1, i25 %layer2_out_2, i25 %layer2_out_3, i25 %layer2_out_4, i25 %layer2_out_5, i25 %layer2_out_6, i25 %layer2_out_7, i25 %layer2_out_8, i25 %layer2_out_9" [firmware/model_test.cpp:220]   --->   Operation 67 'call' 'call_ln220' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [firmware/model_test.cpp:223]   --->   Operation 68 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_in_c                   (alloca              ) [ 011111]
call_ln0                 (call                ) [ 000000]
call_ret                 (call                ) [ 000000]
hash_arr_channel         (extractvalue        ) [ 000011]
hash_arr                 (extractvalue        ) [ 000011]
hash_arr_1               (extractvalue        ) [ 000011]
hash_arr_2               (extractvalue        ) [ 000011]
hash_arr_3               (extractvalue        ) [ 000011]
hash_arr_4               (extractvalue        ) [ 000011]
hash_arr_5               (extractvalue        ) [ 000011]
hash_arr_6               (extractvalue        ) [ 000011]
hash_arr_7               (extractvalue        ) [ 000011]
hash_arr_8               (extractvalue        ) [ 000011]
hash_arr_9               (extractvalue        ) [ 000011]
hash_arr_10              (extractvalue        ) [ 000011]
hash_arr_11              (extractvalue        ) [ 000011]
hash_arr_12              (extractvalue        ) [ 000011]
hash_arr_13              (extractvalue        ) [ 000011]
hash_arr_14              (extractvalue        ) [ 000011]
hash_arr_15              (extractvalue        ) [ 000011]
hash_arr_16              (extractvalue        ) [ 000011]
hash_arr_17              (extractvalue        ) [ 000011]
hash_arr_18              (extractvalue        ) [ 000011]
feat_arr_channel         (extractvalue        ) [ 000011]
feat_arr                 (extractvalue        ) [ 000011]
feat_arr_1               (extractvalue        ) [ 000011]
feat_arr_2               (extractvalue        ) [ 000011]
feat_arr_3               (extractvalue        ) [ 000011]
feat_arr_4               (extractvalue        ) [ 000011]
feat_arr_5               (extractvalue        ) [ 000011]
feat_arr_6               (extractvalue        ) [ 000011]
feat_arr_7               (extractvalue        ) [ 000011]
feat_arr_8               (extractvalue        ) [ 000011]
empty                    (specchannel         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
call_ln220               (call                ) [ 000000]
ret_ln223                (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_out_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_out_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_out_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_out_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_out_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_out_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_out_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_out_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_input"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_compute"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_c_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="x_in_c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1200" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_in_c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="call_ln0_entry_proc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="1200" slack="0"/>
<pin id="73" dir="0" index="2" bw="1200" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_sparse_input_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="200" slack="0"/>
<pin id="79" dir="0" index="1" bw="1200" slack="1"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="0" index="3" bw="1" slack="0"/>
<pin id="82" dir="1" index="4" bw="200" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_sparse_compute_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="1"/>
<pin id="89" dir="0" index="2" bw="4" slack="1"/>
<pin id="90" dir="0" index="3" bw="4" slack="1"/>
<pin id="91" dir="0" index="4" bw="4" slack="1"/>
<pin id="92" dir="0" index="5" bw="4" slack="1"/>
<pin id="93" dir="0" index="6" bw="4" slack="1"/>
<pin id="94" dir="0" index="7" bw="4" slack="1"/>
<pin id="95" dir="0" index="8" bw="4" slack="1"/>
<pin id="96" dir="0" index="9" bw="4" slack="1"/>
<pin id="97" dir="0" index="10" bw="4" slack="1"/>
<pin id="98" dir="0" index="11" bw="4" slack="1"/>
<pin id="99" dir="0" index="12" bw="4" slack="1"/>
<pin id="100" dir="0" index="13" bw="4" slack="1"/>
<pin id="101" dir="0" index="14" bw="4" slack="1"/>
<pin id="102" dir="0" index="15" bw="4" slack="1"/>
<pin id="103" dir="0" index="16" bw="4" slack="1"/>
<pin id="104" dir="0" index="17" bw="4" slack="1"/>
<pin id="105" dir="0" index="18" bw="4" slack="1"/>
<pin id="106" dir="0" index="19" bw="4" slack="1"/>
<pin id="107" dir="0" index="20" bw="4" slack="1"/>
<pin id="108" dir="0" index="21" bw="12" slack="1"/>
<pin id="109" dir="0" index="22" bw="12" slack="1"/>
<pin id="110" dir="0" index="23" bw="12" slack="1"/>
<pin id="111" dir="0" index="24" bw="12" slack="1"/>
<pin id="112" dir="0" index="25" bw="12" slack="1"/>
<pin id="113" dir="0" index="26" bw="12" slack="1"/>
<pin id="114" dir="0" index="27" bw="12" slack="1"/>
<pin id="115" dir="0" index="28" bw="12" slack="1"/>
<pin id="116" dir="0" index="29" bw="12" slack="1"/>
<pin id="117" dir="0" index="30" bw="12" slack="1"/>
<pin id="118" dir="0" index="31" bw="25" slack="0"/>
<pin id="119" dir="0" index="32" bw="25" slack="0"/>
<pin id="120" dir="0" index="33" bw="25" slack="0"/>
<pin id="121" dir="0" index="34" bw="25" slack="0"/>
<pin id="122" dir="0" index="35" bw="25" slack="0"/>
<pin id="123" dir="0" index="36" bw="25" slack="0"/>
<pin id="124" dir="0" index="37" bw="25" slack="0"/>
<pin id="125" dir="0" index="38" bw="25" slack="0"/>
<pin id="126" dir="0" index="39" bw="25" slack="0"/>
<pin id="127" dir="0" index="40" bw="25" slack="0"/>
<pin id="128" dir="1" index="41" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="hash_arr_channel_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="200" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_channel/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="hash_arr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="200" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="hash_arr_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="200" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="hash_arr_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="200" slack="0"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_2/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="hash_arr_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="200" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_3/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hash_arr_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="200" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_4/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="hash_arr_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="200" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_5/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="hash_arr_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="200" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_6/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="hash_arr_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="200" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_7/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="hash_arr_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="200" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_8/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="hash_arr_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="200" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_9/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="hash_arr_10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="200" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_10/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="hash_arr_11_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="200" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_11/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="hash_arr_12_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="200" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_12/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="hash_arr_13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="200" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_13/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="hash_arr_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="200" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_14/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="hash_arr_15_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="200" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_15/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="hash_arr_16_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="200" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_16/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="hash_arr_17_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="200" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_17/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="hash_arr_18_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="200" slack="0"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="hash_arr_18/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="feat_arr_channel_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="200" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_channel/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="feat_arr_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="200" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="feat_arr_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="200" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="feat_arr_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="200" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_2/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="feat_arr_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="200" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="feat_arr_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="200" slack="0"/>
<pin id="242" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_4/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="feat_arr_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="200" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_5/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="feat_arr_6_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="200" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_6/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="feat_arr_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="200" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_7/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="feat_arr_8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="200" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="feat_arr_8/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="x_in_c_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1200" slack="0"/>
<pin id="262" dir="1" index="1" bw="1200" slack="0"/>
</pin_list>
<bind>
<opset="x_in_c "/>
</bind>
</comp>

<comp id="266" class="1005" name="hash_arr_channel_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_channel "/>
</bind>
</comp>

<comp id="271" class="1005" name="hash_arr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr "/>
</bind>
</comp>

<comp id="276" class="1005" name="hash_arr_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="hash_arr_2_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="hash_arr_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="hash_arr_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="hash_arr_5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="hash_arr_6_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="hash_arr_7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="hash_arr_8_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="hash_arr_9_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_9 "/>
</bind>
</comp>

<comp id="321" class="1005" name="hash_arr_10_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="1"/>
<pin id="323" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_10 "/>
</bind>
</comp>

<comp id="326" class="1005" name="hash_arr_11_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="hash_arr_12_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_12 "/>
</bind>
</comp>

<comp id="336" class="1005" name="hash_arr_13_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_13 "/>
</bind>
</comp>

<comp id="341" class="1005" name="hash_arr_14_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_14 "/>
</bind>
</comp>

<comp id="346" class="1005" name="hash_arr_15_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_15 "/>
</bind>
</comp>

<comp id="351" class="1005" name="hash_arr_16_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="hash_arr_17_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_17 "/>
</bind>
</comp>

<comp id="361" class="1005" name="hash_arr_18_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="1"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hash_arr_18 "/>
</bind>
</comp>

<comp id="366" class="1005" name="feat_arr_channel_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="1"/>
<pin id="368" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_channel "/>
</bind>
</comp>

<comp id="371" class="1005" name="feat_arr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="1"/>
<pin id="373" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr "/>
</bind>
</comp>

<comp id="376" class="1005" name="feat_arr_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="feat_arr_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="1"/>
<pin id="383" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="feat_arr_3_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="1"/>
<pin id="388" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="feat_arr_4_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="feat_arr_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="1"/>
<pin id="398" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_5 "/>
</bind>
</comp>

<comp id="401" class="1005" name="feat_arr_6_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="1"/>
<pin id="403" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="feat_arr_7_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_7 "/>
</bind>
</comp>

<comp id="411" class="1005" name="feat_arr_8_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feat_arr_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="86" pin=31"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="86" pin=32"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="86" pin=33"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="86" pin=34"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="86" pin=35"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="86" pin=36"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="86" pin=37"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="86" pin=38"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="86" pin=39"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="86" pin=40"/></net>

<net id="143"><net_src comp="77" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="77" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="77" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="77" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="77" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="77" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="77" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="77" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="77" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="77" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="77" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="77" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="77" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="77" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="77" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="77" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="77" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="77" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="77" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="77" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="77" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="77" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="77" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="77" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="77" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="77" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="77" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="77" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="77" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="77" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="66" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="269"><net_src comp="140" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="274"><net_src comp="144" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="279"><net_src comp="148" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="284"><net_src comp="152" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="289"><net_src comp="156" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="294"><net_src comp="160" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="299"><net_src comp="164" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="86" pin=7"/></net>

<net id="304"><net_src comp="168" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="86" pin=8"/></net>

<net id="309"><net_src comp="172" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="86" pin=9"/></net>

<net id="314"><net_src comp="176" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="86" pin=10"/></net>

<net id="319"><net_src comp="180" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="86" pin=11"/></net>

<net id="324"><net_src comp="184" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="86" pin=12"/></net>

<net id="329"><net_src comp="188" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="86" pin=13"/></net>

<net id="334"><net_src comp="192" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="86" pin=14"/></net>

<net id="339"><net_src comp="196" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="86" pin=15"/></net>

<net id="344"><net_src comp="200" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="86" pin=16"/></net>

<net id="349"><net_src comp="204" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="86" pin=17"/></net>

<net id="354"><net_src comp="208" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="86" pin=18"/></net>

<net id="359"><net_src comp="212" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="86" pin=19"/></net>

<net id="364"><net_src comp="216" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="86" pin=20"/></net>

<net id="369"><net_src comp="220" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="86" pin=21"/></net>

<net id="374"><net_src comp="224" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="86" pin=22"/></net>

<net id="379"><net_src comp="228" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="86" pin=23"/></net>

<net id="384"><net_src comp="232" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="86" pin=24"/></net>

<net id="389"><net_src comp="236" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="86" pin=25"/></net>

<net id="394"><net_src comp="240" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="86" pin=26"/></net>

<net id="399"><net_src comp="244" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="86" pin=27"/></net>

<net id="404"><net_src comp="248" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="86" pin=28"/></net>

<net id="409"><net_src comp="252" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="86" pin=29"/></net>

<net id="414"><net_src comp="256" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="86" pin=30"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0 | {4 5 }
	Port: layer2_out_1 | {4 5 }
	Port: layer2_out_2 | {4 5 }
	Port: layer2_out_3 | {4 5 }
	Port: layer2_out_4 | {4 5 }
	Port: layer2_out_5 | {4 5 }
	Port: layer2_out_6 | {4 5 }
	Port: layer2_out_7 | {4 5 }
	Port: layer2_out_8 | {4 5 }
	Port: layer2_out_9 | {4 5 }
 - Input state : 
	Port: model_test : x_in | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		hash_arr_channel : 1
		hash_arr : 1
		hash_arr_1 : 1
		hash_arr_2 : 1
		hash_arr_3 : 1
		hash_arr_4 : 1
		hash_arr_5 : 1
		hash_arr_6 : 1
		hash_arr_7 : 1
		hash_arr_8 : 1
		hash_arr_9 : 1
		hash_arr_10 : 1
		hash_arr_11 : 1
		hash_arr_12 : 1
		hash_arr_13 : 1
		hash_arr_14 : 1
		hash_arr_15 : 1
		hash_arr_16 : 1
		hash_arr_17 : 1
		hash_arr_18 : 1
		feat_arr_channel : 1
		feat_arr : 1
		feat_arr_1 : 1
		feat_arr_2 : 1
		feat_arr_3 : 1
		feat_arr_4 : 1
		feat_arr_5 : 1
		feat_arr_6 : 1
		feat_arr_7 : 1
		feat_arr_8 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          | call_ln0_entry_proc_fu_70 |    0    |    0    |
|   call   |   grp_sparse_input_fu_77  |   4725  |  34866  |
|          |  grp_sparse_compute_fu_86 |   3154  |  31104  |
|----------|---------------------------|---------|---------|
|          |  hash_arr_channel_fu_140  |    0    |    0    |
|          |      hash_arr_fu_144      |    0    |    0    |
|          |     hash_arr_1_fu_148     |    0    |    0    |
|          |     hash_arr_2_fu_152     |    0    |    0    |
|          |     hash_arr_3_fu_156     |    0    |    0    |
|          |     hash_arr_4_fu_160     |    0    |    0    |
|          |     hash_arr_5_fu_164     |    0    |    0    |
|          |     hash_arr_6_fu_168     |    0    |    0    |
|          |     hash_arr_7_fu_172     |    0    |    0    |
|          |     hash_arr_8_fu_176     |    0    |    0    |
|          |     hash_arr_9_fu_180     |    0    |    0    |
|          |     hash_arr_10_fu_184    |    0    |    0    |
|          |     hash_arr_11_fu_188    |    0    |    0    |
|          |     hash_arr_12_fu_192    |    0    |    0    |
|extractvalue|     hash_arr_13_fu_196    |    0    |    0    |
|          |     hash_arr_14_fu_200    |    0    |    0    |
|          |     hash_arr_15_fu_204    |    0    |    0    |
|          |     hash_arr_16_fu_208    |    0    |    0    |
|          |     hash_arr_17_fu_212    |    0    |    0    |
|          |     hash_arr_18_fu_216    |    0    |    0    |
|          |  feat_arr_channel_fu_220  |    0    |    0    |
|          |      feat_arr_fu_224      |    0    |    0    |
|          |     feat_arr_1_fu_228     |    0    |    0    |
|          |     feat_arr_2_fu_232     |    0    |    0    |
|          |     feat_arr_3_fu_236     |    0    |    0    |
|          |     feat_arr_4_fu_240     |    0    |    0    |
|          |     feat_arr_5_fu_244     |    0    |    0    |
|          |     feat_arr_6_fu_248     |    0    |    0    |
|          |     feat_arr_7_fu_252     |    0    |    0    |
|          |     feat_arr_8_fu_256     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |   7879  |  65970  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   feat_arr_1_reg_376   |   12   |
|   feat_arr_2_reg_381   |   12   |
|   feat_arr_3_reg_386   |   12   |
|   feat_arr_4_reg_391   |   12   |
|   feat_arr_5_reg_396   |   12   |
|   feat_arr_6_reg_401   |   12   |
|   feat_arr_7_reg_406   |   12   |
|   feat_arr_8_reg_411   |   12   |
|feat_arr_channel_reg_366|   12   |
|    feat_arr_reg_371    |   12   |
|   hash_arr_10_reg_321  |    4   |
|   hash_arr_11_reg_326  |    4   |
|   hash_arr_12_reg_331  |    4   |
|   hash_arr_13_reg_336  |    4   |
|   hash_arr_14_reg_341  |    4   |
|   hash_arr_15_reg_346  |    4   |
|   hash_arr_16_reg_351  |    4   |
|   hash_arr_17_reg_356  |    4   |
|   hash_arr_18_reg_361  |    4   |
|   hash_arr_1_reg_276   |    4   |
|   hash_arr_2_reg_281   |    4   |
|   hash_arr_3_reg_286   |    4   |
|   hash_arr_4_reg_291   |    4   |
|   hash_arr_5_reg_296   |    4   |
|   hash_arr_6_reg_301   |    4   |
|   hash_arr_7_reg_306   |    4   |
|   hash_arr_8_reg_311   |    4   |
|   hash_arr_9_reg_316   |    4   |
|hash_arr_channel_reg_266|    4   |
|    hash_arr_reg_271    |    4   |
|     x_in_c_reg_260     |  1200  |
+------------------------+--------+
|          Total         |  1400  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |  7879  |  65970 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1400  |    -   |
+-----------+--------+--------+
|   Total   |  9279  |  65970 |
+-----------+--------+--------+
