
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001928                       # Number of seconds simulated
sim_ticks                                  1927574500                       # Number of ticks simulated
final_tick                                 1927574500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226285                       # Simulator instruction rate (inst/s)
host_op_rate                                   346750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67672836                       # Simulator tick rate (ticks/s)
host_mem_usage                                8555316                       # Number of bytes of host memory used
host_seconds                                    28.48                       # Real time elapsed on the host
sim_insts                                     6445428                       # Number of instructions simulated
sim_ops                                       9876735                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           84096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           73408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2461                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           43627886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38083094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81710979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      43627886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43627886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          43627886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38083094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81710979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 157504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  157504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1927492000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.474333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.011732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.620787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          162     33.26%     33.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122     25.05%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           61     12.53%     70.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      5.34%     76.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      5.13%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.26%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      3.08%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.64%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          487                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     53159000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                99302750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21600.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40350.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        81.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     783214.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1028445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8989260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21361320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1791840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        81228990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        38873760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        389833980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              577675575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            299.690323                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1875983750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3370500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13852000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1596694250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    101230000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34321000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    178106750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   819720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8582280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25636890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3242880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       147302820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        79619040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        331405440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              656577810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            340.623742                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1862677250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6102500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24826000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1332537250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    207342500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33755500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    323010750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  636895                       # Number of BP lookups
system.cpu.branchPred.condPredicted            636895                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             26519                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               532086                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   51066                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4641                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          532086                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             303730                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           228356                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        15390                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3855150                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             960930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7705172                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      636895                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             354796                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2766355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   53911                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1529                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    902167                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8234                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3755993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.183267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.497000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1753478     46.68%     46.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   144998      3.86%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   160905      4.28%     54.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   146029      3.89%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   158782      4.23%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   144308      3.84%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    89637      2.39%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   105904      2.82%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1051952     28.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3755993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165206                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.998670                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   537728                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1594312                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1087340                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                509658                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  26955                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11533993                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  26955                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   750141                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  370418                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2458                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1378736                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1227285                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11390572                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14615                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 664560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 394728                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  51301                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            12006884                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26511030                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10978919                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           9009763                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10494503                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1512381                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                375                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            375                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2484047                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1975564                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              544377                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            363875                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            73808                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11179880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 823                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10716019                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4280                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1303968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1655348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            809                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3755993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.853046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.188725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              625648     16.66%     16.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              570367     15.19%     31.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              644995     17.17%     49.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              575421     15.32%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              493580     13.14%     77.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              313606      8.35%     85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              253592      6.75%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              164775      4.39%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              114009      3.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3755993                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23321     30.59%     30.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  9615     12.61%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  35238     46.23%     89.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3017      3.96%     93.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5025      6.59%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11767      0.11%      0.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5494024     51.27%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     51.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2751958     25.68%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1088876     10.16%     87.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              286549      2.67%     89.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          856024      7.99%     97.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         226751      2.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10716019                       # Type of FU issued
system.cpu.iq.rate                           2.779663                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       76228                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007113                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15294350                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6586488                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5683556                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             9974189                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            5898495                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4920059                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5784905                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4995575                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           315557                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       200198                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        58601                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        21673                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  26955                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  160456                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 57833                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11180703                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3021                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1975564                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               544377                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                516                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 50382                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            331                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           8315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        23679                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                31994                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10654591                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1930310                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61428                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2439581                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   539679                       # Number of branches executed
system.cpu.iew.exec_stores                     509271                       # Number of stores executed
system.cpu.iew.exec_rate                     2.763729                       # Inst execution rate
system.cpu.iew.wb_sent                       10616594                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10603615                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7905798                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13157297                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.750506                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.600868                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1304023                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              14                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             26680                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3573866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.763600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.153413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1310118     36.66%     36.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       629476     17.61%     54.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       236283      6.61%     60.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       259450      7.26%     68.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       183197      5.13%     73.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        70323      1.97%     75.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        58489      1.64%     76.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        51234      1.43%     78.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       775296     21.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3573866                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6445428                       # Number of instructions committed
system.cpu.commit.committedOps                9876735                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2261142                       # Number of memory references committed
system.cpu.commit.loads                       1775366                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     500612                       # Number of branches committed
system.cpu.commit.fp_insts                    4654361                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6199737                       # Number of committed integer instructions.
system.cpu.commit.function_calls                38513                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1056      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4987560     50.50%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              39      0.00%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2626917     26.60%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1014768     10.27%     87.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         268198      2.72%     90.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       760598      7.70%     97.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       217578      2.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9876735                       # Class of committed instruction
system.cpu.commit.bw_lim_events                775296                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13979328                       # The number of ROB reads
system.cpu.rob.rob_writes                    22544341                       # The number of ROB writes
system.cpu.timesIdled                             714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           99157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6445428                       # Number of Instructions Simulated
system.cpu.committedOps                       9876735                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.598122                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.598122                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.671901                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.671901                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10341044                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4855168                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8138959                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4575844                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2088723                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1807234                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3918574                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2010                       # number of replacements
system.cpu.dcache.tags.tagsinuse           494.371484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2074471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2522                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            822.549960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1919429500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   494.371484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.965569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4159062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4159062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1589591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1589591                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       484876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         484876                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2074467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2074467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2074467                       # number of overall hits
system.cpu.dcache.overall_hits::total         2074467                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2897                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2897                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          906                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3803                       # number of overall misses
system.cpu.dcache.overall_misses::total          3803                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     77807500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     77807500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     73588499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73588499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    151395999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    151395999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    151395999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    151395999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1592488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1592488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       485782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       485782                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2078270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2078270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2078270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2078270                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001819                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001865                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001830                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26857.956507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26857.956507                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81223.508830                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81223.508830                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39809.623718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39809.623718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39809.623718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39809.623718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.133333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1504                       # number of writebacks
system.cpu.dcache.writebacks::total              1504                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1276                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          905                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2526                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     33463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     72663499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72663499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    106126999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    106126999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    106126999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    106126999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001215                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20643.738433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20643.738433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80291.159116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80291.159116                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42013.855503                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42013.855503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42013.855503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42013.855503                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               937                       # number of replacements
system.cpu.icache.tags.tagsinuse           495.259554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              900359                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            621.794890                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   495.259554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.967304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1805785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1805785                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       900359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900359                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        900359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900359                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       900359                       # number of overall hits
system.cpu.icache.overall_hits::total          900359                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1808                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1808                       # number of overall misses
system.cpu.icache.overall_misses::total          1808                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    150609498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150609498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    150609498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150609498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    150609498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150609498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       902167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       902167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       902167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       902167                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       902167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       902167                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83301.713496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83301.713496                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 83301.713496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83301.713496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 83301.713496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83301.713496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1540                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          220                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          937                       # number of writebacks
system.cpu.icache.writebacks::total               937                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          356                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          356                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          356                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          356                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1452                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1452                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    124573999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124573999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    124573999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124573999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    124573999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124573999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001609                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85794.765152                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85794.765152                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85794.765152                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85794.765152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85794.765152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85794.765152                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.l2.tags.replacements                     0                       # number of replacements
system.cpu.l2.tags.tagsinuse              1933.026629                       # Cycle average of tags in use
system.cpu.l2.tags.total_refs                    4447                       # Total number of references to valid blocks.
system.cpu.l2.tags.sampled_refs                  2461                       # Sample count of references to valid blocks.
system.cpu.l2.tags.avg_refs                  1.806989                       # Average number of references to valid blocks.
system.cpu.l2.tags.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2.tags.occ_blocks::cpu.inst   1129.256008                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_blocks::cpu.data    803.770621                       # Average occupied blocks per requestor
system.cpu.l2.tags.occ_percent::cpu.inst     0.137849                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::cpu.data     0.098117                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_percent::total        0.235965                       # Average percentage of cache occupancy
system.cpu.l2.tags.occ_task_id_blocks::1024         2461                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.l2.tags.age_task_id_blocks_1024::3         1996                       # Occupied blocks per task id
system.cpu.l2.tags.occ_task_id_percent::1024     0.300415                       # Percentage of cache occupancy per task id
system.cpu.l2.tags.tag_accesses                 57733                       # Number of tag accesses
system.cpu.l2.tags.data_accesses                57733                       # Number of data accesses
system.cpu.l2.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.l2.WritebackDirty_hits::writebacks         1504                       # number of WritebackDirty hits
system.cpu.l2.WritebackDirty_hits::total         1504                       # number of WritebackDirty hits
system.cpu.l2.WritebackClean_hits::writebacks          933                       # number of WritebackClean hits
system.cpu.l2.WritebackClean_hits::total          933                       # number of WritebackClean hits
system.cpu.l2.UpgradeReq_hits::cpu.data             4                       # number of UpgradeReq hits
system.cpu.l2.UpgradeReq_hits::total                4                       # number of UpgradeReq hits
system.cpu.l2.ReadExReq_hits::cpu.data             19                       # number of ReadExReq hits
system.cpu.l2.ReadExReq_hits::total                19                       # number of ReadExReq hits
system.cpu.l2.ReadCleanReq_hits::cpu.inst          133                       # number of ReadCleanReq hits
system.cpu.l2.ReadCleanReq_hits::total            133                       # number of ReadCleanReq hits
system.cpu.l2.ReadSharedReq_hits::cpu.data         1356                       # number of ReadSharedReq hits
system.cpu.l2.ReadSharedReq_hits::total          1356                       # number of ReadSharedReq hits
system.cpu.l2.demand_hits::cpu.inst               133                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::cpu.data              1375                       # number of demand (read+write) hits
system.cpu.l2.demand_hits::total                 1508                       # number of demand (read+write) hits
system.cpu.l2.overall_hits::cpu.inst              133                       # number of overall hits
system.cpu.l2.overall_hits::cpu.data             1375                       # number of overall hits
system.cpu.l2.overall_hits::total                1508                       # number of overall hits
system.cpu.l2.ReadExReq_misses::cpu.data          882                       # number of ReadExReq misses
system.cpu.l2.ReadExReq_misses::total             882                       # number of ReadExReq misses
system.cpu.l2.ReadCleanReq_misses::cpu.inst         1315                       # number of ReadCleanReq misses
system.cpu.l2.ReadCleanReq_misses::total         1315                       # number of ReadCleanReq misses
system.cpu.l2.ReadSharedReq_misses::cpu.data          265                       # number of ReadSharedReq misses
system.cpu.l2.ReadSharedReq_misses::total          265                       # number of ReadSharedReq misses
system.cpu.l2.demand_misses::cpu.inst            1315                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::cpu.data            1147                       # number of demand (read+write) misses
system.cpu.l2.demand_misses::total               2462                       # number of demand (read+write) misses
system.cpu.l2.overall_misses::cpu.inst           1315                       # number of overall misses
system.cpu.l2.overall_misses::cpu.data           1147                       # number of overall misses
system.cpu.l2.overall_misses::total              2462                       # number of overall misses
system.cpu.l2.ReadExReq_miss_latency::cpu.data     71233000                       # number of ReadExReq miss cycles
system.cpu.l2.ReadExReq_miss_latency::total     71233000                       # number of ReadExReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::cpu.inst    121959000                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadCleanReq_miss_latency::total    121959000                       # number of ReadCleanReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::cpu.data     26911500                       # number of ReadSharedReq miss cycles
system.cpu.l2.ReadSharedReq_miss_latency::total     26911500                       # number of ReadSharedReq miss cycles
system.cpu.l2.demand_miss_latency::cpu.inst    121959000                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::cpu.data     98144500                       # number of demand (read+write) miss cycles
system.cpu.l2.demand_miss_latency::total    220103500                       # number of demand (read+write) miss cycles
system.cpu.l2.overall_miss_latency::cpu.inst    121959000                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::cpu.data     98144500                       # number of overall miss cycles
system.cpu.l2.overall_miss_latency::total    220103500                       # number of overall miss cycles
system.cpu.l2.WritebackDirty_accesses::writebacks         1504                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackDirty_accesses::total         1504                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::writebacks          933                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.WritebackClean_accesses::total          933                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::cpu.data          901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadExReq_accesses::total           901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::cpu.inst         1448                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadCleanReq_accesses::total         1448                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::cpu.data         1621                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.ReadSharedReq_accesses::total         1621                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2.demand_accesses::cpu.inst          1448                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::cpu.data          2522                       # number of demand (read+write) accesses
system.cpu.l2.demand_accesses::total             3970                       # number of demand (read+write) accesses
system.cpu.l2.overall_accesses::cpu.inst         1448                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::cpu.data         2522                       # number of overall (read+write) accesses
system.cpu.l2.overall_accesses::total            3970                       # number of overall (read+write) accesses
system.cpu.l2.ReadExReq_miss_rate::cpu.data     0.978912                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_miss_rate::total     0.978912                       # miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::cpu.inst     0.908149                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_miss_rate::total     0.908149                       # miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::cpu.data     0.163479                       # miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_miss_rate::total     0.163479                       # miss rate for ReadSharedReq accesses
system.cpu.l2.demand_miss_rate::cpu.inst     0.908149                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::cpu.data     0.454798                       # miss rate for demand accesses
system.cpu.l2.demand_miss_rate::total        0.620151                       # miss rate for demand accesses
system.cpu.l2.overall_miss_rate::cpu.inst     0.908149                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::cpu.data     0.454798                       # miss rate for overall accesses
system.cpu.l2.overall_miss_rate::total       0.620151                       # miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_miss_latency::cpu.data 80763.038549                       # average ReadExReq miss latency
system.cpu.l2.ReadExReq_avg_miss_latency::total 80763.038549                       # average ReadExReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92744.486692                       # average ReadCleanReq miss latency
system.cpu.l2.ReadCleanReq_avg_miss_latency::total 92744.486692                       # average ReadCleanReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::cpu.data 101552.830189                       # average ReadSharedReq miss latency
system.cpu.l2.ReadSharedReq_avg_miss_latency::total 101552.830189                       # average ReadSharedReq miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.inst 92744.486692                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::cpu.data 85566.259808                       # average overall miss latency
system.cpu.l2.demand_avg_miss_latency::total 89400.284322                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.inst 92744.486692                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::cpu.data 85566.259808                       # average overall miss latency
system.cpu.l2.overall_avg_miss_latency::total 89400.284322                       # average overall miss latency
system.cpu.l2.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.cpu.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.cpu.l2.blocked::no_targets                   0                       # number of cycles access was blocked
system.cpu.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2.ReadExReq_mshr_misses::cpu.data          882                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadExReq_mshr_misses::total          882                       # number of ReadExReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::cpu.inst         1315                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadCleanReq_mshr_misses::total         1315                       # number of ReadCleanReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::cpu.data          265                       # number of ReadSharedReq MSHR misses
system.cpu.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.inst         1315                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::cpu.data         1147                       # number of demand (read+write) MSHR misses
system.cpu.l2.demand_mshr_misses::total          2462                       # number of demand (read+write) MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.inst         1315                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::cpu.data         1147                       # number of overall MSHR misses
system.cpu.l2.overall_mshr_misses::total         2462                       # number of overall MSHR misses
system.cpu.l2.ReadExReq_mshr_miss_latency::cpu.data     69028000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_latency::total     69028000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    118674000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadCleanReq_mshr_miss_latency::total    118674000                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26249000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.ReadSharedReq_mshr_miss_latency::total     26249000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.inst    118674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::cpu.data     95277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.demand_mshr_miss_latency::total    213951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.inst    118674000                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::cpu.data     95277000                       # number of overall MSHR miss cycles
system.cpu.l2.overall_mshr_miss_latency::total    213951000                       # number of overall MSHR miss cycles
system.cpu.l2.ReadExReq_mshr_miss_rate::cpu.data     0.978912                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadExReq_mshr_miss_rate::total     0.978912                       # mshr miss rate for ReadExReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.908149                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadCleanReq_mshr_miss_rate::total     0.908149                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.163479                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.ReadSharedReq_mshr_miss_rate::total     0.163479                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.inst     0.908149                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::cpu.data     0.454798                       # mshr miss rate for demand accesses
system.cpu.l2.demand_mshr_miss_rate::total     0.620151                       # mshr miss rate for demand accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.inst     0.908149                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::cpu.data     0.454798                       # mshr miss rate for overall accesses
system.cpu.l2.overall_mshr_miss_rate::total     0.620151                       # mshr miss rate for overall accesses
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 78263.038549                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadExReq_avg_mshr_miss_latency::total 78263.038549                       # average ReadExReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90246.387833                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadCleanReq_avg_mshr_miss_latency::total 90246.387833                       # average ReadCleanReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 99052.830189                       # average ReadSharedReq mshr miss latency
system.cpu.l2.ReadSharedReq_avg_mshr_miss_latency::total 99052.830189                       # average ReadSharedReq mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.inst 90246.387833                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::cpu.data 83066.259808                       # average overall mshr miss latency
system.cpu.l2.demand_avg_mshr_miss_latency::total 86901.299756                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.inst 90246.387833                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::cpu.data 83066.259808                       # average overall mshr miss latency
system.cpu.l2.overall_avg_mshr_miss_latency::total 86901.299756                       # average overall mshr miss latency
system.cpu.tol2bus.snoop_filter.tot_requests         6925                       # Total number of requests made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_requests         2951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.tol2bus.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.cpu.tol2bus.trans_dist::ReadResp          3072                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackDirty         1504                       # Transaction distribution
system.cpu.tol2bus.trans_dist::WritebackClean          937                       # Transaction distribution
system.cpu.tol2bus.trans_dist::CleanEvict          506                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu.tol2bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExReq          901                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadExResp          901                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadCleanReq         1452                       # Transaction distribution
system.cpu.tol2bus.trans_dist::ReadSharedReq         1621                       # Transaction distribution
system.cpu.tol2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2.cpu_side         3836                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side         7062                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_count::total             10898                       # Packet count per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2.cpu_side       152576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2.cpu_side       257664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.pkt_size::total             410240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.tol2bus.snoops                           4                       # Total snoops (count)
system.cpu.tol2bus.snoopTraffic                   256                       # Total snoop traffic (bytes)
system.cpu.tol2bus.snoop_fanout::samples         3978                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::mean        0.005279                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::stdev       0.072474                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::0               3957     99.47%     99.47% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::1                 21      0.53%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.tol2bus.snoop_fanout::total           3978                       # Request fanout histogram
system.cpu.tol2bus.reqLayer0.occupancy        5903500                       # Layer occupancy (ticks)
system.cpu.tol2bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu.tol2bus.respLayer0.occupancy       2176999                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.tol2bus.respLayer1.occupancy       3785000                       # Layer occupancy (ticks)
system.cpu.tol2bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  1933.034928                       # Cycle average of tags in use
system.l3.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      2461                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst       1129.260439                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        803.774489                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.034462                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.024529                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.058992                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2461                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1996                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.075104                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     41853                       # Number of tag accesses
system.l3.tags.data_accesses                    41853                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data              882                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 882                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst         1315                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          265                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1580                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                1315                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                1147                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2462                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst               1315                       # number of overall misses
system.l3.overall_misses::cpu.data               1147                       # number of overall misses
system.l3.overall_misses::total                  2462                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data     65941000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      65941000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    114075000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     25321500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    139396500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     114075000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      91262500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        205337500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    114075000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     91262500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       205337500                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data            882                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               882                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst         1315                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data          265                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1580                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst              1315                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data              1147                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 2462                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst             1315                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data             1147                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                2462                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 74763.038549                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 74763.038549                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 86749.049430                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 95552.830189                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88225.632911                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 86749.049430                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 79566.259808                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83402.721365                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 86749.049430                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 79566.259808                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83402.721365                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data          882                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            882                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst         1315                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1580                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst           1315                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           1147                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2462                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst          1315                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          1147                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2462                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data     60649000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     60649000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    106191000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     23731500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    129922500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    106191000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     84380500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    190571500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    106191000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     84380500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    190571500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 68763.038549                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 68763.038549                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80753.612167                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89552.830189                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 82229.430380                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 80753.612167                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 73566.259808                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77405.158408                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 80753.612167                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 73566.259808                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77405.158408                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1579                       # Transaction distribution
system.membus.trans_dist::ReadExReq               882                       # Transaction distribution
system.membus.trans_dist::ReadExResp              882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1579                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2461                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3026500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13048500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         2462                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1927574500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1579                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              882                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             882                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1580                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu.l2.mem_side::system.l3.cpu_side         4923                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2.mem_side::system.l3.cpu_side       157504                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             2462                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   2462    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               2462                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            1231000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           2461000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
