{
  "module_name": "gxbb-clkc.h",
  "hash_id": "7dfff7ace59161127267e7eab8a09e36df242cdf3b694e8c7b7af9573c548ab5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/gxbb-clkc.h",
  "human_readable_source": " \n \n\n#ifndef __GXBB_CLKC_H\n#define __GXBB_CLKC_H\n\n#define CLKID_SYS_PLL\t\t0\n#define CLKID_HDMI_PLL\t\t2\n#define CLKID_FIXED_PLL\t\t3\n#define CLKID_FCLK_DIV2\t\t4\n#define CLKID_FCLK_DIV3\t\t5\n#define CLKID_FCLK_DIV4\t\t6\n#define CLKID_FCLK_DIV5\t\t7\n#define CLKID_FCLK_DIV7\t\t8\n#define CLKID_GP0_PLL\t\t9\n#define CLKID_MPEG_SEL\t\t10\n#define CLKID_MPEG_DIV\t\t11\n#define CLKID_CLK81\t\t12\n#define CLKID_MPLL0\t\t13\n#define CLKID_MPLL1\t\t14\n#define CLKID_MPLL2\t\t15\n#define CLKID_DDR\t\t16\n#define CLKID_DOS\t\t17\n#define CLKID_ISA\t\t18\n#define CLKID_PL301\t\t19\n#define CLKID_PERIPHS\t\t20\n#define CLKID_SPICC\t\t21\n#define CLKID_I2C\t\t22\n#define CLKID_SAR_ADC\t\t23\n#define CLKID_SMART_CARD\t24\n#define CLKID_RNG0\t\t25\n#define CLKID_UART0\t\t26\n#define CLKID_SDHC\t\t27\n#define CLKID_STREAM\t\t28\n#define CLKID_ASYNC_FIFO\t29\n#define CLKID_SDIO\t\t30\n#define CLKID_ABUF\t\t31\n#define CLKID_HIU_IFACE\t\t32\n#define CLKID_ASSIST_MISC\t33\n#define CLKID_SPI\t\t34\n#define CLKID_ETH\t\t36\n#define CLKID_I2S_SPDIF\t\t35\n#define CLKID_DEMUX\t\t37\n#define CLKID_AIU_GLUE\t\t38\n#define CLKID_IEC958\t\t39\n#define CLKID_I2S_OUT\t\t40\n#define CLKID_AMCLK\t\t41\n#define CLKID_AIFIFO2\t\t42\n#define CLKID_MIXER\t\t43\n#define CLKID_MIXER_IFACE\t44\n#define CLKID_ADC\t\t45\n#define CLKID_BLKMV\t\t46\n#define CLKID_AIU\t\t47\n#define CLKID_UART1\t\t48\n#define CLKID_G2D\t\t49\n#define CLKID_USB0\t\t50\n#define CLKID_USB1\t\t51\n#define CLKID_RESET\t\t52\n#define CLKID_NAND\t\t53\n#define CLKID_DOS_PARSER\t54\n#define CLKID_USB\t\t55\n#define CLKID_VDIN1\t\t56\n#define CLKID_AHB_ARB0\t\t57\n#define CLKID_EFUSE\t\t58\n#define CLKID_BOOT_ROM\t\t59\n#define CLKID_AHB_DATA_BUS\t60\n#define CLKID_AHB_CTRL_BUS\t61\n#define CLKID_HDMI_INTR_SYNC\t62\n#define CLKID_HDMI_PCLK\t\t63\n#define CLKID_USB1_DDR_BRIDGE\t64\n#define CLKID_USB0_DDR_BRIDGE\t65\n#define CLKID_MMC_PCLK\t\t66\n#define CLKID_DVIN\t\t67\n#define CLKID_UART2\t\t68\n#define CLKID_SANA\t\t69\n#define CLKID_VPU_INTR\t\t70\n#define CLKID_SEC_AHB_AHB3_BRIDGE 71\n#define CLKID_CLK81_A53\t\t72\n#define CLKID_VCLK2_VENCI0\t73\n#define CLKID_VCLK2_VENCI1\t74\n#define CLKID_VCLK2_VENCP0\t75\n#define CLKID_VCLK2_VENCP1\t76\n#define CLKID_GCLK_VENCI_INT0\t77\n#define CLKID_GCLK_VENCI_INT\t78\n#define CLKID_DAC_CLK\t\t79\n#define CLKID_AOCLK_GATE\t80\n#define CLKID_IEC958_GATE\t81\n#define CLKID_ENC480P\t\t82\n#define CLKID_RNG1\t\t83\n#define CLKID_GCLK_VENCI_INT1\t84\n#define CLKID_VCLK2_VENCLMCC\t85\n#define CLKID_VCLK2_VENCL\t86\n#define CLKID_VCLK_OTHER\t87\n#define CLKID_EDP\t\t88\n#define CLKID_AO_MEDIA_CPU\t89\n#define CLKID_AO_AHB_SRAM\t90\n#define CLKID_AO_AHB_BUS\t91\n#define CLKID_AO_IFACE\t\t92\n#define CLKID_AO_I2C\t\t93\n#define CLKID_SD_EMMC_A\t\t94\n#define CLKID_SD_EMMC_B\t\t95\n#define CLKID_SD_EMMC_C\t\t96\n#define CLKID_SAR_ADC_CLK\t97\n#define CLKID_SAR_ADC_SEL\t98\n#define CLKID_SAR_ADC_DIV\t99\n#define CLKID_MALI_0_SEL\t100\n#define CLKID_MALI_0_DIV\t101\n#define CLKID_MALI_0\t\t102\n#define CLKID_MALI_1_SEL\t103\n#define CLKID_MALI_1_DIV\t104\n#define CLKID_MALI_1\t\t105\n#define CLKID_MALI\t\t106\n#define CLKID_CTS_AMCLK\t\t107\n#define CLKID_CTS_AMCLK_SEL\t108\n#define CLKID_CTS_AMCLK_DIV\t109\n#define CLKID_CTS_MCLK_I958\t110\n#define CLKID_CTS_MCLK_I958_SEL\t111\n#define CLKID_CTS_MCLK_I958_DIV 112\n#define CLKID_CTS_I958\t\t113\n#define CLKID_32K_CLK\t\t114\n#define CLKID_32K_CLK_SEL\t115\n#define CLKID_32K_CLK_DIV\t116\n#define CLKID_SD_EMMC_A_CLK0_SEL 117\n#define CLKID_SD_EMMC_A_CLK0_DIV 118\n#define CLKID_SD_EMMC_A_CLK0\t119\n#define CLKID_SD_EMMC_B_CLK0_SEL 120\n#define CLKID_SD_EMMC_B_CLK0_DIV 121\n#define CLKID_SD_EMMC_B_CLK0\t122\n#define CLKID_SD_EMMC_C_CLK0_SEL 123\n#define CLKID_SD_EMMC_C_CLK0_DIV 124\n#define CLKID_SD_EMMC_C_CLK0\t125\n#define CLKID_VPU_0_SEL\t\t126\n#define CLKID_VPU_0_DIV\t\t127\n#define CLKID_VPU_0\t\t128\n#define CLKID_VPU_1_SEL\t\t129\n#define CLKID_VPU_1_DIV\t\t130\n#define CLKID_VPU_1\t\t131\n#define CLKID_VPU\t\t132\n#define CLKID_VAPB_0_SEL\t133\n#define CLKID_VAPB_0_DIV\t134\n#define CLKID_VAPB_0\t\t135\n#define CLKID_VAPB_1_SEL\t136\n#define CLKID_VAPB_1_DIV\t137\n#define CLKID_VAPB_1\t\t138\n#define CLKID_VAPB_SEL\t\t139\n#define CLKID_VAPB\t\t140\n#define CLKID_HDMI_PLL_PRE_MULT\t141\n#define CLKID_MPLL0_DIV\t\t142\n#define CLKID_MPLL1_DIV\t\t143\n#define CLKID_MPLL2_DIV\t\t144\n#define CLKID_MPLL_PREDIV\t145\n#define CLKID_FCLK_DIV2_DIV\t146\n#define CLKID_FCLK_DIV3_DIV\t147\n#define CLKID_FCLK_DIV4_DIV\t148\n#define CLKID_FCLK_DIV5_DIV\t149\n#define CLKID_FCLK_DIV7_DIV\t150\n#define CLKID_VDEC_1_SEL\t151\n#define CLKID_VDEC_1_DIV\t152\n#define CLKID_VDEC_1\t\t153\n#define CLKID_VDEC_HEVC_SEL\t154\n#define CLKID_VDEC_HEVC_DIV\t155\n#define CLKID_VDEC_HEVC\t\t156\n#define CLKID_GEN_CLK_SEL\t157\n#define CLKID_GEN_CLK_DIV\t158\n#define CLKID_GEN_CLK\t\t159\n#define CLKID_FIXED_PLL_DCO\t160\n#define CLKID_HDMI_PLL_DCO\t161\n#define CLKID_HDMI_PLL_OD\t162\n#define CLKID_HDMI_PLL_OD2\t163\n#define CLKID_SYS_PLL_DCO\t164\n#define CLKID_GP0_PLL_DCO\t165\n#define CLKID_VID_PLL\t\t166\n#define CLKID_VID_PLL_SEL\t167\n#define CLKID_VID_PLL_DIV\t168\n#define CLKID_VCLK_SEL\t\t169\n#define CLKID_VCLK2_SEL\t\t170\n#define CLKID_VCLK_INPUT\t171\n#define CLKID_VCLK2_INPUT\t172\n#define CLKID_VCLK_DIV\t\t173\n#define CLKID_VCLK2_DIV\t\t174\n#define CLKID_VCLK\t\t175\n#define CLKID_VCLK2\t\t176\n#define CLKID_VCLK_DIV2_EN\t177\n#define CLKID_VCLK_DIV4_EN\t178\n#define CLKID_VCLK_DIV6_EN\t179\n#define CLKID_VCLK_DIV12_EN\t180\n#define CLKID_VCLK2_DIV2_EN\t181\n#define CLKID_VCLK2_DIV4_EN\t182\n#define CLKID_VCLK2_DIV6_EN\t183\n#define CLKID_VCLK2_DIV12_EN\t184\n#define CLKID_VCLK_DIV1\t\t185\n#define CLKID_VCLK_DIV2\t\t186\n#define CLKID_VCLK_DIV4\t\t187\n#define CLKID_VCLK_DIV6\t\t188\n#define CLKID_VCLK_DIV12\t189\n#define CLKID_VCLK2_DIV1\t190\n#define CLKID_VCLK2_DIV2\t191\n#define CLKID_VCLK2_DIV4\t192\n#define CLKID_VCLK2_DIV6\t193\n#define CLKID_VCLK2_DIV12\t194\n#define CLKID_CTS_ENCI_SEL\t195\n#define CLKID_CTS_ENCP_SEL\t196\n#define CLKID_CTS_VDAC_SEL\t197\n#define CLKID_HDMI_TX_SEL\t198\n#define CLKID_CTS_ENCI\t\t199\n#define CLKID_CTS_ENCP\t\t200\n#define CLKID_CTS_VDAC\t\t201\n#define CLKID_HDMI_TX\t\t202\n#define CLKID_HDMI_SEL\t\t203\n#define CLKID_HDMI_DIV\t\t204\n#define CLKID_HDMI\t\t205\n#define CLKID_ACODEC\t\t206\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}