{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 14:01:12 2014 " "Info: Processing started: Tue Nov 18 14:01:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modem_Elanus -c Modem_Elanus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Modem_Elanus -c Modem_Elanus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPImaster " "Info: Found entity 1: SPImaster" {  } { { "SPImaster.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/SPImaster.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_init.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_init " "Info: Found entity 1: PLL_init" {  } { { "PLL_init.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/PLL_init.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_detector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file phase_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Phase_detector-beh " "Info: Found design unit 1: Phase_detector-beh" {  } { { "Phase_detector.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Phase_detector.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Phase_detector " "Info: Found entity 1: Phase_detector" {  } { { "Phase_detector.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Phase_detector.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_mode_config.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_mode_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_mode_config-set_mode_config " "Info: Found design unit 1: set_mode_config-set_mode_config" {  } { { "set_mode_config.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/set_mode_config.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_mode_config " "Info: Found entity 1: set_mode_config" {  } { { "set_mode_config.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/set_mode_config.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_generator_d8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file byte_generator_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Byte_generator_d8-beh " "Info: Found design unit 1: Byte_generator_d8-beh" {  } { { "Byte_generator_d8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Byte_generator_d8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Byte_generator_d8 " "Info: Found entity 1: Byte_generator_d8" {  } { { "Byte_generator_d8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Byte_generator_d8.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/conv8_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mod/conv8_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv8_4-beh " "Info: Found design unit 1: Conv8_4-beh" {  } { { "Mod/Conv8_4.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Conv8_4.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Conv8_4 " "Info: Found entity 1: Conv8_4" {  } { { "Mod/Conv8_4.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Conv8_4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DI 0 1 DI 1 0 " "Warning: Group is used as \"DI\[0..1\]\" and defined using a different range order (\"DI\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 11 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 21 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "S1 0 1 S1 1 0 " "Warning: Group is used as \"S1\[0..1\]\" and defined using a different range order (\"S1\[1..0\]\")" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 27 33 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/ethernet_to_radio.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mod/ethernet_to_radio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ethernet_to_Radio " "Info: Found entity 1: Ethernet_to_Radio" {  } { { "Mod/Ethernet_to_Radio.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Ethernet_to_Radio.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 6 9 DP 9 0 " "Warning: Group is used as \"DP\[6..9\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 6 7 DR 7 0 " "Warning: Group is used as \"DR\[6..7\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 141 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 4 7 DP 9 0 " "Warning: Group is used as \"DP\[4..7\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 4 5 DR 7 0 " "Warning: Group is used as \"DR\[4..5\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 161 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 2 5 DP 9 0 " "Warning: Group is used as \"DP\[2..5\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 2 3 DR 7 0 " "Warning: Group is used as \"DR\[2..3\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 181 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DP 0 3 DP 9 0 " "Warning: Group is used as \"DP\[0..3\]\" and defined using a different range order (\"DP\[9..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 16 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_RANGE_CONFLICT" "DR 0 1 DR 7 0 " "Warning: Group is used as \"DR\[0..1\]\" and defined using a different range order (\"DR\[7..0\]\")" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 201 28 0 } }  } 0 0 "Group is used as \"%1!s!\[%2!d!..%3!d!\]\" and defined using a different range order (\"%4!s!\[%5!d!..%6!d!\]\")" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk_d8 " "Warning: Variable or input pin \"clk_d8\" is defined but never used" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 21 12 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/diff_decoder_v03.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder/diff_decoder_v03.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diff_Decoder_v03 " "Info: Found entity 1: Diff_Decoder_v03" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/xorframe.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/xorframe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorframe-xorframe " "Info: Found design unit 1: xorframe-xorframe" {  } { { "rx_tx_mod/xorframe.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/xorframe.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xorframe " "Info: Found entity 1: xorframe" {  } { { "rx_tx_mod/xorframe.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/xorframe.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/to_hdlc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/to_hdlc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_hdlc-to_hdlc " "Info: Found design unit 1: to_hdlc-to_hdlc" {  } { { "rx_tx_mod/to_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/to_hdlc.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 to_hdlc " "Info: Found entity 1: to_hdlc" {  } { { "rx_tx_mod/to_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/to_hdlc.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/stob_scale.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/stob_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stob_scale-stob_scale " "Info: Found design unit 1: stob_scale-stob_scale" {  } { { "rx_tx_mod/stob_scale.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/stob_scale.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stob_scale " "Info: Found entity 1: stob_scale" {  } { { "rx_tx_mod/stob_scale.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/stob_scale.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/simple_mac_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/simple_mac_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_mac_tx-simple_mac_tx " "Info: Found design unit 1: simple_mac_tx-simple_mac_tx" {  } { { "rx_tx_mod/simple_mac_tx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/simple_mac_tx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 simple_mac_tx " "Info: Found entity 1: simple_mac_tx" {  } { { "rx_tx_mod/simple_mac_tx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/simple_mac_tx.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/simple_mac_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/simple_mac_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_mac_rx-simple_mac_rx " "Info: Found design unit 1: simple_mac_rx-simple_mac_rx" {  } { { "rx_tx_mod/simple_mac_rx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/simple_mac_rx.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 simple_mac_rx " "Info: Found entity 1: simple_mac_rx" {  } { { "rx_tx_mod/simple_mac_rx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/simple_mac_rx.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/shift_finder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/shift_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_finder-shift_finder " "Info: Found design unit 1: shift_finder-shift_finder" {  } { { "rx_tx_mod/shift_finder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/shift_finder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_finder " "Info: Found entity 1: shift_finder" {  } { { "rx_tx_mod/shift_finder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/shift_finder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/self_scrambler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/self_scrambler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 self_scrambler-self_scrambler " "Info: Found design unit 1: self_scrambler-self_scrambler" {  } { { "rx_tx_mod/self_scrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_scrambler.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 self_scrambler " "Info: Found entity 1: self_scrambler" {  } { { "rx_tx_mod/self_scrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_scrambler.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/self_descrambler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/self_descrambler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 self_descrambler-self_descrambler " "Info: Found design unit 1: self_descrambler-self_descrambler" {  } { { "rx_tx_mod/self_descrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_descrambler.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 self_descrambler " "Info: Found entity 1: self_descrambler" {  } { { "rx_tx_mod/self_descrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_descrambler.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/rscoder_ver2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/rscoder_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RScoder_ver2-RScoder_ver2 " "Info: Found design unit 1: RScoder_ver2-RScoder_ver2" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RScoder_ver2 " "Info: Found entity 1: RScoder_ver2" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/rscoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/rscoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RScoder-RScoder " "Info: Found design unit 1: RScoder-RScoder" {  } { { "rx_tx_mod/RScoder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RScoder " "Info: Found entity 1: RScoder" {  } { { "rx_tx_mod/RScoder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/rs_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/rs_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_decoder-SYN " "Info: Found design unit 1: rs_decoder-SYN" {  } { { "rx_tx_mod/rs_decoder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/rs_decoder.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_decoder " "Info: Found entity 1: rs_decoder" {  } { { "rx_tx_mod/rs_decoder.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/rs_decoder.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/read_frames4fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/read_frames4fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_frames4fifo-read_frames4fifo " "Info: Found design unit 1: read_frames4fifo-read_frames4fifo" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 read_frames4fifo " "Info: Found entity 1: read_frames4fifo" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/mem9x1024.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/mem9x1024.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem9x1024-SYN " "Info: Found design unit 1: mem9x1024-SYN" {  } { { "rx_tx_mod/mem9x1024.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mem9x1024.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem9x1024 " "Info: Found entity 1: mem9x1024" {  } { { "rx_tx_mod/mem9x1024.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mem9x1024.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/mac_frame_tx_ver2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/mac_frame_tx_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_frame_tx_ver2-mac_frame_tx_ver2 " "Info: Found design unit 1: mac_frame_tx_ver2-mac_frame_tx_ver2" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_frame_tx_ver2 " "Info: Found entity 1: mac_frame_tx_ver2" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/mac_frame_rx_ver2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/mac_frame_rx_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_frame_rx_ver2-mac_frame_rx_ver2 " "Info: Found design unit 1: mac_frame_rx_ver2-mac_frame_rx_ver2" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_frame_rx_ver2 " "Info: Found entity 1: mac_frame_rx_ver2" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/lan_frames_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file rx_tx_mod/lan_frames_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lan_frames_pack " "Info: Found design unit 1: lan_frames_pack" {  } { { "rx_tx_mod/lan_frames_pack.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/lan_frames_pack.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lan_frames_pack-body " "Info: Found design unit 2: lan_frames_pack-body" {  } { { "rx_tx_mod/lan_frames_pack.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/lan_frames_pack.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/from_hdlc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/from_hdlc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 from_hdlc-from_hdlc " "Info: Found design unit 1: from_hdlc-from_hdlc" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 from_hdlc " "Info: Found entity 1: from_hdlc" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/frame_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/frame_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_filter-frame_filter " "Info: Found design unit 1: frame_filter-frame_filter" {  } { { "rx_tx_mod/frame_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_filter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frame_filter " "Info: Found entity 1: frame_filter" {  } { { "rx_tx_mod/frame_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_filter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/frame_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/frame_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_fifo-SYN " "Info: Found design unit 1: frame_fifo-SYN" {  } { { "rx_tx_mod/frame_fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_fifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo " "Info: Found entity 1: frame_fifo" {  } { { "rx_tx_mod/frame_fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/flowbyte_shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/flowbyte_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flowbyte_shifter-flowbyte_shifter " "Info: Found design unit 1: flowbyte_shifter-flowbyte_shifter" {  } { { "rx_tx_mod/flowbyte_shifter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/flowbyte_shifter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flowbyte_shifter " "Info: Found entity 1: flowbyte_shifter" {  } { { "rx_tx_mod/flowbyte_shifter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/flowbyte_shifter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/find_synchro.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/find_synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 find_synchro-find_synchro " "Info: Found design unit 1: find_synchro-find_synchro" {  } { { "rx_tx_mod/find_synchro.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/find_synchro.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 find_synchro " "Info: Found entity 1: find_synchro" {  } { { "rx_tx_mod/find_synchro.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/find_synchro.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/fifo256x2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/fifo256x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo256x2-SYN " "Info: Found design unit 1: fifo256x2-SYN" {  } { { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo256x2 " "Info: Found entity 1: fifo256x2" {  } { { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/changer_freq_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/changer_freq_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changer_freq_tx-changer_freq_tx " "Info: Found design unit 1: changer_freq_tx-changer_freq_tx" {  } { { "rx_tx_mod/changer_freq_tx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/changer_freq_tx.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 changer_freq_tx " "Info: Found entity 1: changer_freq_tx" {  } { { "rx_tx_mod/changer_freq_tx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/changer_freq_tx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/changer_freq_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/changer_freq_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changer_freq_rx-changer_freq_rx " "Info: Found design unit 1: changer_freq_rx-changer_freq_rx" {  } { { "rx_tx_mod/changer_freq_rx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/changer_freq_rx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 changer_freq_rx " "Info: Found entity 1: changer_freq_rx" {  } { { "rx_tx_mod/changer_freq_rx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/changer_freq_rx.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/ce2wr_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/ce2wr_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce2wr_filter-ce2wr_filter " "Info: Found design unit 1: ce2wr_filter-ce2wr_filter" {  } { { "rx_tx_mod/ce2wr_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/ce2wr_filter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ce2wr_filter " "Info: Found entity 1: ce2wr_filter" {  } { { "rx_tx_mod/ce2wr_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/ce2wr_filter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/block2ip_frame.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_tx_mod/block2ip_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block2ip_frame-block2ip_frame " "Info: Found design unit 1: block2ip_frame-block2ip_frame" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 block2ip_frame " "Info: Found entity 1: block2ip_frame" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/bench_rs_enc_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/bench_rs_enc_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bench_rs_enc_atl " "Info: Found entity 1: bench_rs_enc_atl" {  } { { "rx_tx_mod/Bench_rs_enc_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/Bench_rs_enc_atl_ent.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/bench_rs_enc_atl_arc_ben.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/bench_rs_enc_atl_arc_ben.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bench_rs_enc_atl-bench " "Info: Found design unit 1: bench_rs_enc_atl-bench" {  } { { "rx_tx_mod/Bench_rs_enc_atl_arc_ben.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/Bench_rs_enc_atl_arc_ben.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/bench_rs_dec_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/bench_rs_dec_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bench_rs_dec_atl " "Info: Found entity 1: bench_rs_dec_atl" {  } { { "rx_tx_mod/Bench_rs_dec_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/Bench_rs_dec_atl_ent.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/bench_rs_dec_atl_arc_ben.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/bench_rs_dec_atl_arc_ben.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bench_rs_dec_atl-bench " "Info: Found design unit 1: bench_rs_dec_atl-bench" {  } { { "rx_tx_mod/Bench_rs_dec_atl_arc_ben.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/Bench_rs_dec_atl_arc_ben.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_syn_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_syn_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_syn_atl " "Info: Found entity 1: auk_rs_syn_atl" {  } { { "rx_tx_mod/auk_rs_syn_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_ent.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_syn_atl-rtl " "Info: Found design unit 1: auk_rs_syn_atl-rtl" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_mem_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_mem_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_mem_atl " "Info: Found entity 1: auk_rs_mem_atl" {  } { { "rx_tx_mod/auk_rs_mem_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_ent.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_mem_atl-rtl " "Info: Found design unit 1: auk_rs_mem_atl-rtl" {  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfmul_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_gfmul_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfmul " "Info: Found entity 1: auk_rs_gfmul" {  } { { "rx_tx_mod/auk_rs_gfmul_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfmul_ent.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfmul_cnt_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_gfmul_cnt_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfmul_cnt " "Info: Found entity 1: auk_rs_gfmul_cnt" {  } { { "rx_tx_mod/auk_rs_gfmul_cnt_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfmul_cnt_ent.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfmul_cnt_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_gfmul_cnt_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfmul_cnt-rtl " "Info: Found design unit 1: auk_rs_gfmul_cnt-rtl" {  } { { "rx_tx_mod/auk_rs_gfmul_cnt_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfmul_cnt_arc_rtl.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfmul_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_gfmul_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfmul-rtl " "Info: Found design unit 1: auk_rs_gfmul-rtl" {  } { { "rx_tx_mod/auk_rs_gfmul_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfmul_arc_rtl.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfdiv_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_gfdiv_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_gfdiv " "Info: Found entity 1: auk_rs_gfdiv" {  } { { "rx_tx_mod/auk_rs_gfdiv_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfdiv_ent.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_gfdiv-rtl " "Info: Found design unit 1: auk_rs_gfdiv-rtl" {  } { { "rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_fun_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file rx_tx_mod/auk_rs_fun_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_fun_pkg " "Info: Found design unit 1: auk_rs_fun_pkg" {  } { { "rx_tx_mod/auk_rs_fun_pkg.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_fun_pkg.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_rs_fun_pkg-body " "Info: Found design unit 2: auk_rs_fun_pkg-body" {  } { { "rx_tx_mod/auk_rs_fun_pkg.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_fun_pkg.vhd" 112 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_enc_top_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_enc_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_enc_top_atl " "Info: Found entity 1: auk_rs_enc_top_atl" {  } { { "rx_tx_mod/auk_rs_enc_top_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_enc_top_atl_ent.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_enc_top_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_enc_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_enc_top_atl-rtl " "Info: Found design unit 1: auk_rs_enc_top_atl-rtl" {  } { { "rx_tx_mod/auk_rs_enc_top_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_enc_top_atl_arc_rtl.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_dec_top_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_dec_top_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_dec_top_atl " "Info: Found entity 1: auk_rs_dec_top_atl" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_ent.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_dec_top_atl-rtl " "Info: Found design unit 1: auk_rs_dec_top_atl-rtl" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_chn_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_chn_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_chn_atl " "Info: Found entity 1: auk_rs_chn_atl" {  } { { "rx_tx_mod/auk_rs_chn_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_ent.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_chn_atl-rtl " "Info: Found design unit 1: auk_rs_chn_atl-rtl" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_bms_atl_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file rx_tx_mod/auk_rs_bms_atl_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 auk_rs_bms_atl " "Info: Found entity 1: auk_rs_bms_atl" {  } { { "rx_tx_mod/auk_rs_bms_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_ent.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-hal_rtl " "Info: Found design unit 1: auk_rs_bms_atl-hal_rtl" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_bms_atl_arc_hal_era_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_bms_atl_arc_hal_era_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-hal_era_rtl " "Info: Found design unit 1: auk_rs_bms_atl-hal_era_rtl" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_hal_era_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_hal_era_rtl.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_bms_atl_arc_ful_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_bms_atl_arc_ful_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-ful_rtl " "Info: Found design unit 1: auk_rs_bms_atl-ful_rtl" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_ful_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_ful_rtl.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_tx_mod/auk_rs_bms_atl_arc_ful_era_rtl.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file rx_tx_mod/auk_rs_bms_atl_arc_ful_era_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_rs_bms_atl-ful_era_rtl " "Info: Found design unit 1: auk_rs_bms_atl-ful_era_rtl" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_ful_era_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_ful_era_rtl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modem_elanus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file modem_elanus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Modem_Elanus " "Info: Found entity 1: Modem_Elanus" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_0-SYN " "Info: Found design unit 1: altpll_0-SYN" {  } { { "altpll_0.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll_0 " "Info: Found entity 1: altpll_0" {  } { { "altpll_0.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_1-SYN " "Info: Found design unit 1: altpll_1-SYN" {  } { { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll_1 " "Info: Found entity 1: altpll_1" {  } { { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_2-SYN " "Info: Found design unit 1: altpll_2-SYN" {  } { { "altpll_2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll_2 " "Info: Found entity 1: altpll_2" {  } { { "altpll_2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_3-SYN " "Info: Found design unit 1: altpll_3-SYN" {  } { { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll_3 " "Info: Found entity 1: altpll_3" {  } { { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_pll_set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ext_pll_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_pll_set-ext_pll_set " "Info: Found design unit 1: ext_pll_set-ext_pll_set" {  } { { "Ext_pll_set.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Ext_pll_set.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ext_pll_set " "Info: Found entity 1: ext_pll_set" {  } { { "Ext_pll_set.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Ext_pll_set.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Modem_Elanus " "Info: Elaborating entity \"Modem_Elanus\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PHY_MDC " "Warning: Pin \"PHY_MDC\" is missing source" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 584 784 960 600 "PHY_MDC" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PHY_MDIO " "Warning: Pin \"PHY_MDIO\" is missing source" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 624 784 960 640 "PHY_MDIO" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TxER " "Warning: Pin \"TxER\" is missing source" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 688 784 960 704 "TxER" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "synt_muxout " "Warning: Pin \"synt_muxout\" not connected" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 320 1880 2048 336 "synt_muxout" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CRS " "Warning: Pin \"CRS\" not connected" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 704 -480 -312 720 "CRS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RxER " "Warning: Pin \"RxER\" not connected" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 624 -480 -312 640 "RxER" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "PLL_LOS " "Warning: Pin \"PLL_LOS\" not connected" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 712 1248 1416 728 "PLL_LOS" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "PLL_LOL " "Warning: Pin \"PLL_LOL\" not connected" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 752 1248 1416 768 "PLL_LOL" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Warning: Primitive \"GND\" of instance \"inst4\" not used" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 280 1736 1768 312 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Phase_detector Phase_detector:inst15 " "Info: Elaborating entity \"Phase_detector\" for hierarchy \"Phase_detector:inst15\"" {  } { { "Modem_Elanus.bdf" "inst15" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 456 1568 1752 600 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step3 Phase_detector.vhd(40) " "Warning (10492): VHDL Process Statement warning at Phase_detector.vhd(40): signal \"step3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Phase_detector.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Phase_detector.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1 altpll_1:inst6 " "Info: Elaborating entity \"altpll_1\" for hierarchy \"altpll_1:inst6\"" {  } { { "Modem_Elanus.bdf" "inst6" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -32 -184 80 136 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_1:inst6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_1:inst6\|altpll:altpll_component\"" {  } { { "altpll_1.vhd" "altpll_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_1:inst6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_1:inst6\|altpll:altpll_component\"" {  } { { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_1:inst6\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_1:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_UNUSED " "Info: Parameter \"port_clk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1_altpll " "Info: Found entity 1: altpll_1_altpll" {  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1_altpll altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated " "Info: Elaborating entity \"altpll_1_altpll\" for hierarchy \"altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_frame_tx_ver2 mac_frame_tx_ver2:inst3 " "Info: Elaborating entity \"mac_frame_tx_ver2\" for hierarchy \"mac_frame_tx_ver2:inst3\"" {  } { { "Modem_Elanus.bdf" "inst3" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 336 672 1192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_shift_w4 mac_frame_tx_ver2.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(97): object \"data_in_shift_w4\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_shift_descr_w1 mac_frame_tx_ver2.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(97): object \"data_in_shift_descr_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecodData_w1 mac_frame_tx_ver2.vhd(100) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(100): object \"DecodData_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bdata9_shift_w1 mac_frame_tx_ver2.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(109): object \"Bdata9_shift_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "have_to_start_w1 mac_frame_tx_ver2.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(110): object \"have_to_start_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frame_not mac_frame_tx_ver2.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(110): object \"start_frame_not\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_cnt_forstart mac_frame_tx_ver2.vhd(113) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(113): object \"dout_cnt_forstart\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frame_w1 mac_frame_tx_ver2.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(114): object \"start_frame_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frame_n_w1 mac_frame_tx_ver2.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(114): object \"start_frame_n_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frame_p1_w5 mac_frame_tx_ver2.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(115): object \"start_frame_p1_w5\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frm_cnt mac_frame_tx_ver2.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(116): object \"start_frm_cnt\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_sop_w1 mac_frame_tx_ver2.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(120): object \"source_sop_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_eop_w1 mac_frame_tx_ver2.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(120): object \"source_eop_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scr_ce_w2 mac_frame_tx_ver2.vhd(122) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(122): object \"scr_ce_w2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_start_w1 mac_frame_tx_ver2.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(123): object \"new_start_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_frame_p1_rs_w2 mac_frame_tx_ver2.vhd(123) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(123): object \"start_frame_p1_rs_w2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_by_decfail mac_frame_tx_ver2.vhd(127) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(127): object \"reset_by_decfail\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decfail2 mac_frame_tx_ver2.vhd(127) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(127): object \"decfail2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_monitor mac_frame_tx_ver2.vhd(133) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(133): object \"fifo_monitor\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flow_ctrl_req_reg mac_frame_tx_ver2.vhd(137) " "Warning (10541): VHDL Signal Declaration warning at mac_frame_tx_ver2.vhd(137): used implicit default value for signal \"flow_ctrl_req_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flow_ctrl_ok_reg mac_frame_tx_ver2.vhd(137) " "Warning (10541): VHDL Signal Declaration warning at mac_frame_tx_ver2.vhd(137): used implicit default value for signal \"flow_ctrl_ok_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_req_byclk125 mac_frame_tx_ver2.vhd(138) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(138): object \"flow_ctrl_req_byclk125\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_ok_byclk125 mac_frame_tx_ver2.vhd(138) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(138): object \"flow_ctrl_ok_byclk125\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_req_byclk125_s mac_frame_tx_ver2.vhd(139) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(139): object \"flow_ctrl_req_byclk125_s\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_ok_byclk125_s mac_frame_tx_ver2.vhd(139) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(139): object \"flow_ctrl_ok_byclk125_s\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_start mac_frame_tx_ver2.vhd(145) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(145): object \"first_start\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "have_datainfifo mac_frame_tx_ver2.vhd(145) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(145): object \"have_datainfifo\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_descr mac_frame_tx_ver2.vhd(147) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(147): object \"reset_descr\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fiford mac_frame_tx_ver2.vhd(148) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(148): object \"fiford\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_cnt_in mac_frame_tx_ver2.vhd(150) " "Warning (10541): VHDL Signal Declaration warning at mac_frame_tx_ver2.vhd(150): used implicit default value for signal \"fifo_cnt_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stm_reader_havereg mac_frame_tx_ver2.vhd(158) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(158): object \"stm_reader_havereg\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stm_reader_reg mac_frame_tx_ver2.vhd(159) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(159): object \"stm_reader_reg\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkq_more_than_clk125_1w mac_frame_tx_ver2.vhd(160) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(160): object \"clkq_more_than_clk125_1w\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_space_start_3w mac_frame_tx_ver2.vhd(161) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(161): object \"empty_space_start_3w\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "someflowneed mac_frame_tx_ver2.vhd(162) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(162): object \"someflowneed\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go_flow1 mac_frame_tx_ver2.vhd(162) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(162): object \"go_flow1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go_flow2 mac_frame_tx_ver2.vhd(162) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(162): object \"go_flow2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_cnt_timeout mac_frame_tx_ver2.vhd(167) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(167): object \"tx_cnt_timeout\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_val_err mac_frame_tx_ver2.vhd(214) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(214): object \"test_val_err\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_pre_val mac_frame_tx_ver2.vhd(214) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(214): object \"test_pre_val\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qtest_val_err mac_frame_tx_ver2.vhd(217) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(217): object \"qtest_val_err\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "qtest_pre_val mac_frame_tx_ver2.vhd(217) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(217): object \"qtest_pre_val\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_flow_ok mac_frame_tx_ver2.vhd(222) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(222): object \"reset_flow_ok\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_flow_pause mac_frame_tx_ver2.vhd(222) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(222): object \"reset_flow_pause\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pause_mode_cnt_more mac_frame_tx_ver2.vhd(227) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(227): object \"pause_mode_cnt_more\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ok_made mac_frame_tx_ver2.vhd(227) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(227): object \"ok_made\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_made mac_frame_tx_ver2.vhd(227) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(227): object \"stop_made\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mac_frame_tx_ver2.vhd(836) " "Warning (10037): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(836): conditional expression evaluates to a constant" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 836 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mac_frame_tx_ver2.vhd(869) " "Warning (10037): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(869): conditional expression evaluates to a constant" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 869 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mac_frame_tx_ver2.vhd(883) " "Warning (10037): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(883): conditional expression evaluates to a constant" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 883 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mac_frame_tx_ver2.vhd(936) " "Warning (10037): Verilog HDL or VHDL warning at mac_frame_tx_ver2.vhd(936): conditional expression evaluates to a constant" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 936 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[7..5\] mac_frame_tx_ver2.vhd(31) " "Warning (10873): Using initial value X (don't care) for net \"tp\[7..5\]\" at mac_frame_tx_ver2.vhd(31)" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_mac_tx mac_frame_tx_ver2:inst3\|simple_mac_tx:MAC_inst " "Info: Elaborating entity \"simple_mac_tx\" for hierarchy \"mac_frame_tx_ver2:inst3\|simple_mac_tx:MAC_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "MAC_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorframe mac_frame_tx_ver2:inst3\|simple_mac_tx:MAC_inst\|xorframe:xorframe12_inst " "Info: Elaborating entity \"xorframe\" for hierarchy \"mac_frame_tx_ver2:inst3\|simple_mac_tx:MAC_inst\|xorframe:xorframe12_inst\"" {  } { { "rx_tx_mod/simple_mac_tx.vhd" "xorframe12_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/simple_mac_tx.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flowbyte_shifter mac_frame_tx_ver2:inst3\|flowbyte_shifter:shifit_it " "Info: Elaborating entity \"flowbyte_shifter\" for hierarchy \"mac_frame_tx_ver2:inst3\|flowbyte_shifter:shifit_it\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "shifit_it" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "flowbyte_shifter.vhd(27) " "Warning (10445): VHDL Subtype or Type Declaration warning at flowbyte_shifter.vhd(27): subtype or type has null range" {  } { { "rx_tx_mod/flowbyte_shifter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/flowbyte_shifter.vhd" 27 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_synchro mac_frame_tx_ver2:inst3\|find_synchro:synccc " "Info: Elaborating entity \"find_synchro\" for hierarchy \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "synccc" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_frame_n find_synchro.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at find_synchro.vhd(19): used implicit default value for signal \"start_frame_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/find_synchro.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/find_synchro.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_sync_cnt find_synchro.vhd(36) " "Warning (10036): Verilog HDL or VHDL warning at find_synchro.vhd(36): object \"not_sync_cnt\" assigned a value but never read" {  } { { "rx_tx_mod/find_synchro.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/find_synchro.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_syncfind find_synchro.vhd(37) " "Warning (10036): Verilog HDL or VHDL warning at find_synchro.vhd(37): object \"local_syncfind\" assigned a value but never read" {  } { { "rx_tx_mod/find_synchro.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/find_synchro.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_finder mac_frame_tx_ver2:inst3\|shift_finder:shifyff " "Info: Elaborating entity \"shift_finder\" for hierarchy \"mac_frame_tx_ver2:inst3\|shift_finder:shifyff\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "shifyff" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_descrambler mac_frame_tx_ver2:inst3\|self_descrambler:scr_inst " "Info: Elaborating entity \"self_descrambler\" for hierarchy \"mac_frame_tx_ver2:inst3\|self_descrambler:scr_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "scr_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 532 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_decoder mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera " "Info: Elaborating entity \"rs_decoder\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "RS_altera" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 565 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_dec_top_atl mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst " "Info: Elaborating entity \"auk_rs_dec_top_atl\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\"" {  } { { "rx_tx_mod/rs_decoder.vhd" "auk_rs_dec_top_atl_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/rs_decoder.vhd" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "numcheck_q auk_rs_dec_top_atl_arc_rtl.vhd(139) " "Warning (10541): VHDL Signal Declaration warning at auk_rs_dec_top_atl_arc_rtl.vhd(139): used implicit default value for signal \"numcheck_q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_syn_atl mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn " "Info: Elaborating entity \"auk_rs_syn_atl\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\"" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "syn" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sh_alpha auk_rs_syn_atl_arc_rtl.vhd(85) " "Warning (10541): VHDL Signal Declaration warning at auk_rs_syn_atl_arc_rtl.vhd(85): used implicit default value for signal \"sh_alpha\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "num_eras auk_rs_syn_atl_ent.vhd(45) " "Warning (10034): Output port \"num_eras\" at auk_rs_syn_atl_ent.vhd(45) has no driver" {  } { { "rx_tx_mod/auk_rs_syn_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_ent.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:1:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:1:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:1:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:2:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:2:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:2:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:3:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:3:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:3:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:4:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:4:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:4:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:5:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:5:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:5:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:6:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:6:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:6:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:7:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:7:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:7:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:8:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:8:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:8:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:9:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:9:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:9:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:10:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:10:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:10:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:11:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:11:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:11:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:12:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:12:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:12:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:13:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:13:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:13:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:14:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:14:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:14:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:15:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:15:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:15:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:16:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_syn_atl:syn\|auk_rs_gfmul_cnt:\\g1:16:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" "\\g1:16:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_syn_atl_arc_rtl.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "auk_rs_bms_atl mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key A:hal_rtl " "Info: Elaborating entity \"auk_rs_bms_atl\" using architecture \"A:hal_rtl\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\"" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "\\key_half:key" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 235 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfmul:\\g13:1:gf_mul1 " "Info: Elaborating entity \"auk_rs_gfmul\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfmul:\\g13:1:gf_mul1\"" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" "\\g13:1:gf_mul1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" 689 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfdiv mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1 " "Info: Elaborating entity \"auk_rs_gfdiv\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\"" {  } { { "rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" "gf_div1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" 763 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\"" {  } { { "rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" "rom" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Info: Elaborated megafunction instantiation \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\"" {  } { { "rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom " "Info: Instantiated megafunction \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Info: Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inv_8_285.hex " "Info: Parameter \"init_file\" = \"inv_8_285.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Info: Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_gfdiv_arc_rtl.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hio3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hio3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hio3 " "Info: Found entity 1: altsyncram_hio3" {  } { { "db/altsyncram_hio3.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_hio3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hio3 mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\|altsyncram_hio3:auto_generated " "Info: Elaborating entity \"altsyncram_hio3\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_bms_atl:\\key_half:key\|auk_rs_gfdiv:gf_div1\|altsyncram:rom\|altsyncram_hio3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_chn_atl mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr " "Info: Elaborating entity \"auk_rs_chn_atl\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\"" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "chnr" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:1:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:1:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:1:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:2:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:2:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:2:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:3:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:3:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:3:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:4:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:4:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:4:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:5:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:5:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:5:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:6:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:6:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:6:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:7:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:7:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:7:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_gfmul_cnt mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:8:gf_mul2 " "Info: Elaborating entity \"auk_rs_gfmul_cnt\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_chn_atl:chnr\|auk_rs_gfmul_cnt:\\g5:8:gf_mul2\"" {  } { { "rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" "\\g5:8:gf_mul2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_chn_atl_arc_rtl.vhd" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_rs_mem_atl mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl " "Info: Elaborating entity \"auk_rs_mem_atl\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\"" {  } { { "rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" "mem_ctrl" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_dec_top_atl_arc_rtl.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "align1_err auk_rs_mem_atl_arc_rtl.vhd(111) " "Warning (10036): Verilog HDL or VHDL warning at auk_rs_mem_atl_arc_rtl.vhd(111): object \"align1_err\" assigned a value but never read" {  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "numcheck_bms auk_rs_mem_atl_ent.vhd(39) " "Warning (10873): Using initial value X (don't care) for net \"numcheck_bms\" at auk_rs_mem_atl_ent.vhd(39)" {  } { { "rx_tx_mod/auk_rs_mem_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_ent.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rserr auk_rs_mem_atl_ent.vhd(49) " "Warning (10873): Using initial value X (don't care) for net \"rserr\" at auk_rs_mem_atl_ent.vhd(49)" {  } { { "rx_tx_mod/auk_rs_mem_atl_ent.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_ent.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1\"" {  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "RAM_DP_1" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1 " "Info: Elaborated megafunction instantiation \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1\"" {  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1164 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1 " "Info: Instantiated megafunction \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Info: Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Info: Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Info: Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b UNUSED " "Info: Parameter \"indata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b UNUSED " "Info: Parameter \"indata_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a UNUSED " "Info: Parameter \"outdata_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b UNUSED " "Info: Parameter \"outdata_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNUSED " "Info: Parameter \"outdata_reg_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b UNUSED " "Info: Parameter \"rdcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Info: Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Info: Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b UNUSED " "Info: Parameter \"wrcontrol_aclr_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b UNUSED " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1164 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b463.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b463.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b463 " "Info: Found entity 1: altsyncram_b463" {  } { { "db/altsyncram_b463.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_b463.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b463 mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1\|altsyncram_b463:auto_generated " "Info: Elaborating entity \"altsyncram_b463\" for hierarchy \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|altsyncram:RAM_DP_1\|altsyncram_b463:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block2ip_frame mac_frame_tx_ver2:inst3\|block2ip_frame:block2ipf_inst " "Info: Elaborating entity \"block2ip_frame\" for hierarchy \"mac_frame_tx_ver2:inst3\|block2ip_frame:block2ipf_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "block2ipf_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 597 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "get_subframe_start block2ip_frame.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at block2ip_frame.vhd(40): object \"get_subframe_start\" assigned a value but never read" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datain_1w block2ip_frame.vhd(49) " "Warning (10036): Verilog HDL or VHDL warning at block2ip_frame.vhd(49): object \"datain_1w\" assigned a value but never read" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mark_point block2ip_frame.vhd(51) " "Warning (10036): Verilog HDL or VHDL warning at block2ip_frame.vhd(51): object \"mark_point\" assigned a value but never read" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_val_err block2ip_frame.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at block2ip_frame.vhd(59): object \"test_val_err\" assigned a value but never read" {  } { { "rx_tx_mod/block2ip_frame.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/block2ip_frame.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changer_freq_tx mac_frame_tx_ver2:inst3\|changer_freq_tx:changer_freq_tx_inst " "Info: Elaborating entity \"changer_freq_tx\" for hierarchy \"mac_frame_tx_ver2:inst3\|changer_freq_tx:changer_freq_tx_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "changer_freq_tx_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 619 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_hdlc mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst " "Info: Elaborating entity \"from_hdlc\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "from_hdlc_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 635 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdusedw from_hdlc.vhd(47) " "Warning (10036): Verilog HDL or VHDL warning at from_hdlc.vhd(47): object \"rdusedw\" assigned a value but never read" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_w2 from_hdlc.vhd(52) " "Warning (10036): Verilog HDL or VHDL warning at from_hdlc.vhd(52): object \"reg_w2\" assigned a value but never read" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_ce_w1 from_hdlc.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at from_hdlc.vhd(53): object \"bit_ce_w1\" assigned a value but never read" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hdlc_stream_w1 from_hdlc.vhd(53) " "Warning (10036): Verilog HDL or VHDL warning at from_hdlc.vhd(53): object \"hdlc_stream_w1\" assigned a value but never read" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hdlc_stream_ce_w2 from_hdlc.vhd(64) " "Warning (10036): Verilog HDL or VHDL warning at from_hdlc.vhd(64): object \"hdlc_stream_ce_w2\" assigned a value but never read" {  } { { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo256x2 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst " "Info: Elaborating entity \"fifo256x2\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\"" {  } { { "rx_tx_mod/from_hdlc.vhd" "fifo256x2_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_tx_mod/fifo256x2.vhd" "dcfifo_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9si1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_9si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9si1 " "Info: Found entity 1: dcfifo_9si1" {  } { { "db/dcfifo_9si1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9si1 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated " "Info: Elaborating entity \"dcfifo_9si1\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Info: Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_9si1.tdf" "rdptr_g_gray2bin" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Info: Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_t57\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_9si1.tdf" "rdptr_g1p" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_9si1.tdf" "wrptr_g1p" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\"" {  } { { "db/dcfifo_9si1.tdf" "wrptr_gp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ig31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig31 " "Info: Found entity 1: altsyncram_ig31" {  } { { "db/altsyncram_ig31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_ig31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig31 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram " "Info: Elaborating entity \"altsyncram_ig31\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\"" {  } { { "db/dcfifo_9si1.tdf" "fifo_ram" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Info: Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_brp " "Info: Elaborating entity \"dffpipe_gd9\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_9si1.tdf" "rs_brp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Info: Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_9si1.tdf" "rs_dgwp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe16" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Info: Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_9si1.tdf" "ws_dgrp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe19" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Info: Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_f66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_f66\" for hierarchy \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_9si1.tdf" "rdempty_eq_comp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst " "Info: Elaborating entity \"frame_fifo\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "frame_fifo_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 655 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_tx_mod/frame_fifo.vhd" "dcfifo_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_fifo.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rx_tx_mod/frame_fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_fifo.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Info: Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Info: Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Info: Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rx_tx_mod/frame_fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_fifo.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_q5j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_q5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_q5j1 " "Info: Found entity 1: dcfifo_q5j1" {  } { { "db/dcfifo_q5j1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_q5j1 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated " "Info: Elaborating entity \"dcfifo_q5j1\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Info: Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_gray2bin_bib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_bib\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_gray2bin_bib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_q5j1.tdf" "rdptr_g_gray2bin" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a77.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_a77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a77 " "Info: Found entity 1: a_graycounter_a77" {  } { { "db/a_graycounter_a77.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_a77.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a77 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_a77:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_a77\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_a77:rdptr_g1p\"" {  } { { "db/dcfifo_q5j1.tdf" "rdptr_g1p" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6lc " "Info: Found entity 1: a_graycounter_6lc" {  } { { "db/a_graycounter_6lc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_6lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6lc mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_6lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_6lc\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_6lc:wrptr_g1p\"" {  } { { "db/dcfifo_q5j1.tdf" "wrptr_g1p" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5lc " "Info: Found entity 1: a_graycounter_5lc" {  } { { "db/a_graycounter_5lc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_5lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5lc mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_5lc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_5lc\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|a_graycounter_5lc:wrptr_gp\"" {  } { { "db/dcfifo_q5j1.tdf" "wrptr_gp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Info: Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_qj31.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram " "Info: Elaborating entity \"altsyncram_qj31\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_q5j1.tdf" "fifo_ram" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Info: Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/decode_a87.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|decode_a87:decode15 " "Info: Elaborating entity \"decode_a87\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|decode_a87:decode15\"" {  } { { "db/altsyncram_qj31.tdf" "decode15" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_qj31.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_r28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r28 " "Info: Found entity 1: mux_r28" {  } { { "db/mux_r28.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/mux_r28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r28 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|mux_r28:mux16 " "Info: Elaborating entity \"mux_r28\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|altsyncram_qj31:fifo_ram\|mux_r28:mux16\"" {  } { { "db/altsyncram_qj31.tdf" "mux16" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_qj31.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Info: Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp " "Info: Elaborating entity \"dffpipe_te9\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_q5j1.tdf" "rs_brp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vld " "Info: Found entity 1: alt_synch_pipe_vld" {  } { { "db/alt_synch_pipe_vld.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_vld.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vld mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_vld:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vld\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\"" {  } { { "db/dcfifo_q5j1.tdf" "rs_dgwp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Info: Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\|dffpipe_ue9:dffpipe18 " "Info: Elaborating entity \"dffpipe_ue9\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_vld:rs_dgwp\|dffpipe_ue9:dffpipe18\"" {  } { { "db/alt_synch_pipe_vld.tdf" "dffpipe18" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_vld.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9d9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9d9 " "Info: Found entity 1: dffpipe_9d9" {  } { { "db/dffpipe_9d9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_9d9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9d9 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_9d9:wraclr " "Info: Elaborating entity \"dffpipe_9d9\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_9d9:wraclr\"" {  } { { "db/dcfifo_q5j1.tdf" "wraclr" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Info: Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_0md.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_0md:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\"" {  } { { "db/dcfifo_q5j1.tdf" "ws_dgrp" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Info: Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\|dffpipe_ve9:dffpipe23 " "Info: Elaborating entity \"dffpipe_ve9\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|alt_synch_pipe_0md:ws_dgrp\|dffpipe_ve9:dffpipe23\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe23" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/alt_synch_pipe_0md.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Info: Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_e66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_e66\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_q5j1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 90 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Info: Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_d66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_d66\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_q5j1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 91 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_q5j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 98 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stob_scale mac_frame_tx_ver2:inst3\|stob_scale:stob_scale_inst " "Info: Elaborating entity \"stob_scale\" for hierarchy \"mac_frame_tx_ver2:inst3\|stob_scale:stob_scale_inst\"" {  } { { "rx_tx_mod/mac_frame_tx_ver2.vhd" "stob_scale_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 1074 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "device_manager.vhd 2 1 " "Warning: Using design file device_manager.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Device_manager-beh " "Info: Found design unit 1: Device_manager-beh" {  } { { "device_manager.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/device_manager.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Device_manager " "Info: Found entity 1: Device_manager" {  } { { "device_manager.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/device_manager.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Device_manager Device_manager:inst5 " "Info: Elaborating entity \"Device_manager\" for hierarchy \"Device_manager:inst5\"" {  } { { "Modem_Elanus.bdf" "inst5" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -144 504 672 -32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_rst device_manager.vhd(68) " "Warning (10492): VHDL Process Statement warning at device_manager.vhd(68): signal \"p_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "device_manager.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/device_manager.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3 altpll_3:inst11 " "Info: Elaborating entity \"altpll_3\" for hierarchy \"altpll_3:inst11\"" {  } { { "Modem_Elanus.bdf" "inst11" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 208 64 304 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_3:inst11\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_3:inst11\|altpll:altpll_component\"" {  } { { "altpll_3.vhd" "altpll_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_3:inst11\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_3:inst11\|altpll:altpll_component\"" {  } { { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 133 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_3:inst11\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_3:inst11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2222 " "Info: Parameter \"clk0_phase_shift\" = \"-2222\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_3 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_3.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_3.vhd" 133 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_3_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3_altpll " "Info: Found entity 1: altpll_3_altpll" {  } { { "db/altpll_3_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_3_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3_altpll altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated " "Info: Elaborating entity \"altpll_3_altpll\" for hierarchy \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0 altpll_0:inst14 " "Info: Elaborating entity \"altpll_0\" for hierarchy \"altpll_0:inst14\"" {  } { { "Modem_Elanus.bdf" "inst14" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 880 1432 1696 1064 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_0:inst14\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_0:inst14\|altpll:altpll_component\"" {  } { { "altpll_0.vhd" "altpll_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_0.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_0:inst14\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_0:inst14\|altpll:altpll_component\"" {  } { { "altpll_0.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_0.vhd" 148 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_0:inst14\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_0:inst14\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Info: Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 80000 " "Info: Parameter \"inclk0_input_frequency\" = \"80000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_0 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_0.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_0.vhd" 148 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_0_altpll1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_0_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0_altpll1 " "Info: Found entity 1: altpll_0_altpll1" {  } { { "db/altpll_0_altpll1.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_0_altpll1.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_0_altpll1 altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated " "Info: Elaborating entity \"altpll_0_altpll1\" for hierarchy \"altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_frame_rx_ver2 mac_frame_rx_ver2:inst2 " "Info: Elaborating entity \"mac_frame_rx_ver2\" for hierarchy \"mac_frame_rx_ver2:inst2\"" {  } { { "Modem_Elanus.bdf" "inst2" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 824 -104 168 1144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_eq_w1 mac_frame_rx_ver2.vhd(91) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(91): object \"data_eq_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_sync_p1 mac_frame_rx_ver2.vhd(97) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(97): object \"frame_sync_p1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_sync_n_w2 mac_frame_rx_ver2.vhd(101) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(101): object \"frame_sync_n_w2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_wait_byclkq mac_frame_rx_ver2.vhd(106) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(106): object \"reset_wait_byclkq\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_frame_sync_w2 mac_frame_rx_ver2.vhd(108) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(108): object \"n_frame_sync_w2\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_have_less mac_frame_rx_ver2.vhd(108) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(108): object \"fifo_have_less\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_reset_w1 mac_frame_rx_ver2.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(110): object \"n_reset_w1\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadyToIn mac_frame_rx_ver2.vhd(110) " "Warning (10541): VHDL Signal Declaration warning at mac_frame_rx_ver2.vhd(110): used implicit default value for signal \"ReadyToIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_coder mac_frame_rx_ver2.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(110): object \"start_coder\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_req_sent mac_frame_rx_ver2.vhd(116) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(116): object \"flow_ctrl_req_sent\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fiford mac_frame_rx_ver2.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(120): object \"fiford\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "insert_mix mac_frame_rx_ver2.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(124): object \"insert_mix\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_fifo_byq mac_frame_rx_ver2.vhd(128) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(128): object \"reset_fifo_byq\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_cnt_delta mac_frame_rx_ver2.vhd(131) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(131): object \"frame_cnt_delta\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pause_mode_i_2w mac_frame_rx_ver2.vhd(140) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(140): object \"pause_mode_i_2w\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_req_a_byclkq mac_frame_rx_ver2.vhd(145) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(145): object \"flow_ctrl_req_a_byclkq\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flow_ctrl_ok_a_byclkq mac_frame_rx_ver2.vhd(145) " "Warning (10036): Verilog HDL or VHDL warning at mac_frame_rx_ver2.vhd(145): object \"flow_ctrl_ok_a_byclkq\" assigned a value but never read" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tp\[7..3\] mac_frame_rx_ver2.vhd(25) " "Warning (10873): Using initial value X (don't care) for net \"tp\[7..3\]\" at mac_frame_rx_ver2.vhd(25)" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_filter mac_frame_rx_ver2:inst2\|frame_filter:frame_filter_inst " "Info: Elaborating entity \"frame_filter\" for hierarchy \"mac_frame_rx_ver2:inst2\|frame_filter:frame_filter_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "frame_filter_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "action frame_filter.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at frame_filter.vhd(30): object \"action\" assigned a value but never read" {  } { { "rx_tx_mod/frame_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/frame_filter.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_mac_rx mac_frame_rx_ver2:inst2\|simple_mac_rx:MAC_inst " "Info: Elaborating entity \"simple_mac_rx\" for hierarchy \"mac_frame_rx_ver2:inst2\|simple_mac_rx:MAC_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "MAC_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce2wr_filter mac_frame_rx_ver2:inst2\|ce2wr_filter:ce2wr_filter_inst " "Info: Elaborating entity \"ce2wr_filter\" for hierarchy \"mac_frame_rx_ver2:inst2\|ce2wr_filter:ce2wr_filter_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "ce2wr_filter_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrempty ce2wr_filter.vhd(32) " "Warning (10036): Verilog HDL or VHDL warning at ce2wr_filter.vhd(32): object \"wrempty\" assigned a value but never read" {  } { { "rx_tx_mod/ce2wr_filter.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/ce2wr_filter.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_hdlc mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst " "Info: Elaborating entity \"to_hdlc\" for hierarchy \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "to_hdlc_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_wr_w1 to_hdlc.vhd(71) " "Warning (10541): VHDL Signal Declaration warning at to_hdlc.vhd(71): used implicit default value for signal \"fifo_wr_w1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/to_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/to_hdlc.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_wr_byclk_w1 to_hdlc.vhd(74) " "Warning (10036): Verilog HDL or VHDL warning at to_hdlc.vhd(74): object \"fifo_wr_byclk_w1\" assigned a value but never read" {  } { { "rx_tx_mod/to_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/to_hdlc.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changer_freq_rx mac_frame_rx_ver2:inst2\|changer_freq_rx:changer_freq_rx_inst " "Info: Elaborating entity \"changer_freq_rx\" for hierarchy \"mac_frame_rx_ver2:inst2\|changer_freq_rx:changer_freq_rx_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "changer_freq_rx_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_answer_to_rx_1w changer_freq_rx.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at changer_freq_rx.vhd(19): object \"s_answer_to_rx_1w\" assigned a value but never read" {  } { { "rx_tx_mod/changer_freq_rx.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/changer_freq_rx.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_frames4fifo mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst " "Info: Elaborating entity \"read_frames4fifo\" for hierarchy \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "read_frames4fifo_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rd_w1 read_frames4fifo.vhd(84) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(84): object \"s_rd_w1\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem1_fin_byclkrd_1w read_frames4fifo.vhd(95) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(95): object \"mem1_fin_byclkrd_1w\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem2_fin_byclkrd_1w read_frames4fifo.vhd(95) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(95): object \"mem2_fin_byclkrd_1w\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blocks_test read_frames4fifo.vhd(101) " "Warning (10541): VHDL Signal Declaration warning at read_frames4fifo.vhd(101): used implicit default value for signal \"blocks_test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blocks_test2 read_frames4fifo.vhd(101) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(101): object \"blocks_test2\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_have_read_stb_byclkwr read_frames4fifo.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(109): object \"memory_have_read_stb_byclkwr\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_have_read_byclkwr_1w read_frames4fifo.vhd(110) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(110): object \"memory_have_read_byclkwr_1w\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_memstart_byclkwr read_frames4fifo.vhd(113) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(113): object \"read_memstart_byclkwr\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_num_rd_byclkwr read_frames4fifo.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(114): object \"mem_num_rd_byclkwr\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dv_down read_frames4fifo.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(118): object \"dv_down\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dv_state read_frames4fifo.vhd(118) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(118): object \"dv_state\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_st read_frames4fifo.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(120): object \"start_st\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blk_fin read_frames4fifo.vhd(120) " "Warning (10540): VHDL Signal Declaration warning at read_frames4fifo.vhd(120): used explicit default value for signal \"blk_fin\" because signal was never assigned a value" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mark_point read_frames4fifo.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(120): object \"mark_point\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "very_need read_frames4fifo.vhd(120) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(120): object \"very_need\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsr_reg_1w read_frames4fifo.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at read_frames4fifo.vhd(124): object \"lfsr_reg_1w\" assigned a value but never read" {  } { { "rx_tx_mod/read_frames4fifo.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RScoder_ver2 mac_frame_rx_ver2:inst2\|RScoder_ver2:codedd2 " "Info: Elaborating entity \"RScoder_ver2\" for hierarchy \"mac_frame_rx_ver2:inst2\|RScoder_ver2:codedd2\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "codedd2" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PrevEndOfCodePocket RScoder_ver2.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at RScoder_ver2.vhd(17): used implicit default value for signal \"PrevEndOfCodePocket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EndAndStartOfCodePocket RScoder_ver2.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at RScoder_ver2.vhd(18): used implicit default value for signal \"EndAndStartOfCodePocket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_w1 RScoder_ver2.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(104): object \"cnt_w1\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt2 RScoder_ver2.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(104): object \"cnt2\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntV RScoder_ver2.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(104): object \"cntV\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "canGetd_w2 RScoder_ver2.vhd(107) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(107): object \"canGetd_w2\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ByteIn_p1 RScoder_ver2.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(109): object \"ByteIn_p1\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addsign RScoder_ver2.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at RScoder_ver2.vhd(115): object \"Addsign\" assigned a value but never read" {  } { { "rx_tx_mod/RScoder_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/RScoder_ver2.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_scrambler mac_frame_rx_ver2:inst2\|self_scrambler:scr_inst " "Info: Elaborating entity \"self_scrambler\" for hierarchy \"mac_frame_rx_ver2:inst2\|self_scrambler:scr_inst\"" {  } { { "rx_tx_mod/mac_frame_rx_ver2.vhd" "scr_inst" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_rx_ver2.vhd" 651 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'H' self_scrambler.vhd(24) " "Warning (10325): VHDL Choice warning at self_scrambler.vhd(24): ignored choice containing meta-value \"'H'\"" {  } { { "rx_tx_mod/self_scrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_scrambler.vhd" 24 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "'L' self_scrambler.vhd(25) " "Warning (10325): VHDL Choice warning at self_scrambler.vhd(25): ignored choice containing meta-value \"'L'\"" {  } { { "rx_tx_mod/self_scrambler.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/self_scrambler.vhd" 25 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2 altpll_2:inst7 " "Info: Elaborating entity \"altpll_2\" for hierarchy \"altpll_2:inst7\"" {  } { { "Modem_Elanus.bdf" "inst7" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 208 -440 -200 400 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll_2:inst7\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll_2:inst7\|altpll:altpll_component\"" {  } { { "altpll_2.vhd" "altpll_component" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_2.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll_2:inst7\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll_2:inst7\|altpll:altpll_component\"" {  } { { "altpll_2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_2.vhd" 157 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll_2:inst7\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll_2:inst7\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -2222 " "Info: Parameter \"clk0_phase_shift\" = \"-2222\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Info: Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Info: Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 31250 " "Info: Parameter \"clk2_phase_shift\" = \"31250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Info: Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_2 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_2.vhd" 157 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2_altpll " "Info: Found entity 1: altpll_2_altpll" {  } { { "db/altpll_2_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_2_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2_altpll altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated " "Info: Elaborating entity \"altpll_2_altpll\" for hierarchy \"altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "conv_eth4_8.vhd 2 1 " "Warning: Using design file conv_eth4_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_eth4_8-conv_eth4_8 " "Info: Found design unit 1: conv_eth4_8-conv_eth4_8" {  } { { "conv_eth4_8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth4_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conv_eth4_8 " "Info: Found entity 1: conv_eth4_8" {  } { { "conv_eth4_8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth4_8.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_eth4_8 conv_eth4_8:inst " "Info: Elaborating entity \"conv_eth4_8\" for hierarchy \"conv_eth4_8:inst\"" {  } { { "Modem_Elanus.bdf" "inst" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 872 -424 -248 1056 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rdiv2 conv_eth4_8.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at conv_eth4_8.vhd(14): used implicit default value for signal \"rdiv2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conv_eth4_8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth4_8.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tdiv2 conv_eth4_8.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at conv_eth4_8.vhd(15): used implicit default value for signal \"tdiv2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conv_eth4_8.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth4_8.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diff_Decoder_v03 Diff_Decoder_v03:inst10 " "Info: Elaborating entity \"Diff_Decoder_v03\" for hierarchy \"Diff_Decoder_v03:inst10\"" {  } { { "Modem_Elanus.bdf" "inst10" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 704 1576 1752 832 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "Clk_I " "Warning: Variable or input pin \"Clk_I\" is defined but never used" {  } { { "decoder/Diff_Decoder_v03.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/decoder/Diff_Decoder_v03.tdf" 3 11 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 704 1576 1752 832 "inst10" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_init PLL_init:inst13 " "Info: Elaborating entity \"PLL_init\" for hierarchy \"PLL_init:inst13\"" {  } { { "Modem_Elanus.bdf" "inst13" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 112 1608 1784 224 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPImaster PLL_init:inst13\|SPImaster:iSPImaster " "Info: Elaborating entity \"SPImaster\" for hierarchy \"PLL_init:inst13\|SPImaster:iSPImaster\"" {  } { { "PLL_init.v" "iSPImaster" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/PLL_init.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPImaster.v(83) " "Warning (10230): Verilog HDL assignment warning at SPImaster.v(83): truncated value with size 32 to match size of target (3)" {  } { { "SPImaster.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/SPImaster.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "conv_eth8_4.vhd 2 1 " "Warning: Using design file conv_eth8_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_eth8_4-conv_eth8_4 " "Info: Found design unit 1: conv_eth8_4-conv_eth8_4" {  } { { "conv_eth8_4.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth8_4.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conv_eth8_4 " "Info: Found entity 1: conv_eth8_4" {  } { { "conv_eth8_4.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth8_4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_eth8_4 conv_eth8_4:inst1 " "Info: Elaborating entity \"conv_eth8_4\" for hierarchy \"conv_eth8_4:inst1\"" {  } { { "Modem_Elanus.bdf" "inst1" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 848 832 1000 992 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ethernet_to_Radio Ethernet_to_Radio:inst9 " "Info: Elaborating entity \"Ethernet_to_Radio\" for hierarchy \"Ethernet_to_Radio:inst9\"" {  } { { "Modem_Elanus.bdf" "inst9" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -152 1608 1744 -56 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv8_4 Conv8_4:inst8 " "Info: Elaborating entity \"Conv8_4\" for hierarchy \"Conv8_4:inst8\"" {  } { { "Modem_Elanus.bdf" "inst8" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -72 1264 1448 56 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_check Conv8_4.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at Conv8_4.vhd(14): used implicit default value for signal \"d_check\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mod/Conv8_4.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Mod/Conv8_4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_pll_set ext_pll_set:inst12 " "Info: Elaborating entity \"ext_pll_set\" for hierarchy \"ext_pll_set:inst12\"" {  } { { "Modem_Elanus.bdf" "inst12" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 72 704 824 168 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Ext_pll_set.vhd(65) " "Warning (10492): VHDL Process Statement warning at Ext_pll_set.vhd(65): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Ext_pll_set.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Ext_pll_set.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k124.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k124 " "Info: Found entity 1: altsyncram_k124" {  } { { "db/altsyncram_k124.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_k124.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hi " "Info: Found entity 1: cntr_7hi" {  } { { "db/cntr_7hi.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_7hi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Info: Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3 " "Info: Ignored 3 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_EXPANDER" "3 " "Info: Ignored 3 EXPANDER buffer(s)" {  } {  } 0 0 "Ignored %1!d! EXPANDER buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|q_b\[0\] " "Warning (14320): Synthesized away node \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ig31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_ig31.tdf" 41 2 0 } } { "db/dcfifo_9si1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 103 0 0 } } { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 196 0 0 } } { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 635 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 336 672 1192 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|q_b\[1\] " "Warning (14320): Synthesized away node \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|altsyncram_ig31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ig31.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_ig31.tdf" 73 2 0 } } { "db/dcfifo_9si1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_9si1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "rx_tx_mod/fifo256x2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/fifo256x2.vhd" 103 0 0 } } { "rx_tx_mod/from_hdlc.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/from_hdlc.vhd" 196 0 0 } } { "rx_tx_mod/mac_frame_tx_ver2.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/mac_frame_tx_ver2.vhd" 635 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 336 672 1192 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|mem2~17 " "Info: Inferred altsyncram megafunction from the following design logic: \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|mem2~17\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 188 " "Info: Parameter NUMWORDS_A set to 188" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 188 " "Info: Parameter NUMWORDS_B set to 188" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "rx_tx_mod/read_frames4fifo.vhd" "mem2~17" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 91 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|mem1~17 " "Info: Inferred altsyncram megafunction from the following design logic: \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|mem1~17\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 188 " "Info: Parameter NUMWORDS_A set to 188" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info: Parameter WIDTHAD_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 188 " "Info: Parameter NUMWORDS_B set to 188" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "rx_tx_mod/read_frames4fifo.vhd" "mem1~17" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/read_frames4fifo.vhd" 91 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "conv_eth4_8:inst\|dataout\[0\]~0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"conv_eth4_8:inst\|dataout\[0\]~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 70 " "Info: Parameter TAP_DISTANCE set to 70" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Info: Parameter WIDTH set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "conv_eth4_8.vhd" "dataout\[0\]~0" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/conv_eth4_8.vhd" 48 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|altsyncram:mem2_rtl_0 " "Info: Elaborated megafunction instantiation \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|altsyncram:mem2_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|altsyncram:mem2_rtl_0 " "Info: Instantiated megafunction \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 188 " "Info: Parameter \"NUMWORDS_A\" = \"188\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info: Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 188 " "Info: Parameter \"NUMWORDS_B\" = \"188\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_itg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_itg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_itg1 " "Info: Found entity 1: altsyncram_itg1" {  } { { "db/altsyncram_itg1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_itg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conv_eth4_8:inst\|altshift_taps:dataout_rtl_2 " "Info: Elaborated megafunction instantiation \"conv_eth4_8:inst\|altshift_taps:dataout_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conv_eth4_8:inst\|altshift_taps:dataout_rtl_2 " "Info: Instantiated megafunction \"conv_eth4_8:inst\|altshift_taps:dataout_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 70 " "Info: Parameter \"TAP_DISTANCE\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h6m " "Info: Found entity 1: shift_taps_h6m" {  } { { "db/shift_taps_h6m.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/shift_taps_h6m.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4f81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4f81 " "Info: Found entity 1: altsyncram_4f81" {  } { { "db/altsyncram_4f81.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altsyncram_4f81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6rf " "Info: Found entity 1: cntr_6rf" {  } { { "db/cntr_6rf.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/cntr_6rf.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RxD " "Warning: Bidir \"RxD\" has no driver" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 -488 -312 792 "RxD\[3..0\]" "" } { 968 -472 -424 984 "rxd\[3..0\]" "" } { 768 -312 -201 784 "rxd\[3..0\]" "" } { 632 104 153 648 "rxd\[1..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RxD " "Warning: Bidir \"RxD\" has no driver" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 776 -488 -312 792 "RxD\[3..0\]" "" } { 968 -472 -424 984 "rxd\[3..0\]" "" } { 768 -312 -201 784 "rxd\[3..0\]" "" } { 632 104 153 648 "rxd\[1..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1487 -1 0 } } { "db/dcfifo_q5j1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 69 2 0 } } { "db/dcfifo_q5j1.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/dcfifo_q5j1.tdf" 73 2 0 } } { "db/a_graycounter_a77.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_a77.tdf" 32 2 0 } } { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1095 -1 0 } } { "db/a_graycounter_6lc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_6lc.tdf" 32 2 0 } } { "db/a_graycounter_a77.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_a77.tdf" 50 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_5lc.tdf" 37 2 0 } } { "db/a_graycounter_6lc.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_6lc.tdf" 50 2 0 } } { "rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_bms_atl_arc_hal_rtl.vhd" 875 -1 0 } } { "rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/rx_tx_mod/auk_rs_mem_atl_arc_rtl.vhd" 1717 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/a_graycounter_t57.tdf" 44 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "synt_ce VCC " "Warning (13410): Pin \"synt_ce\" is stuck at VCC" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 256 1880 2056 272 "synt_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PHY_MDC GND " "Warning (13410): Pin \"PHY_MDC\" is stuck at GND" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 584 784 960 600 "PHY_MDC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PHY_MDIO GND " "Warning (13410): Pin \"PHY_MDIO\" is stuck at GND" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 624 784 960 640 "PHY_MDIO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TxER GND " "Warning (13410): Pin \"TxER\" is stuck at GND" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 688 784 960 704 "TxER" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "247 247 " "Info: 247 registers lost all their fanouts during netlist optimizations. The first 247 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|read_irq_byclk_w1 " "Info: Register \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|read_irq_byclk_w1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe15a\[8\] " "Info: Register \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_bwp\|dffe15a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_brp\|dffe15a\[8\] " "Info: Register \"mac_frame_rx_ver2:inst2\|to_hdlc:to_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|dffpipe_gd9:rs_brp\|dffe15a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_bwp\|dffe17a\[14\] " "Info: Register \"mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_bwp\|dffe17a\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp\|dffe17a\[14\] " "Info: Register \"mac_frame_rx_ver2:inst2\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp\|dffe17a\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_bwp\|dffe17a\[14\] " "Info: Register \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_bwp\|dffe17a\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp\|dffe17a\[14\] " "Info: Register \"mac_frame_tx_ver2:inst3\|frame_fifo:frame_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_q5j1:auto_generated\|dffpipe_te9:rs_brp\|dffe17a\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|sink_sop_shunt " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|sink_sop_shunt\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|rsin_shunt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAITING " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT0 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT2 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.WAIT_NEXT2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.LOSE " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.LOSE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.FIND " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm_w1.FIND\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAITING " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT0 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT2 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.WAIT_NEXT2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.LOSE " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.LOSE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.FIND " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc\|stm_w1.FIND\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|stm.DETECTING_PRE " "Info: Register \"mac_frame_rx_ver2:inst2\|read_frames4fifo:read_frames4fifo_inst\|stm.DETECTING_PRE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|stm_reader.READ_START " "Info: Register \"mac_frame_tx_ver2:inst3\|stm_reader.READ_START\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|stm_reader.READ_REG " "Info: Register \"mac_frame_tx_ver2:inst3\|stm_reader.READ_REG\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_idle " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_active " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_active\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_del\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_del\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_del\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_del\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_hold " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|atl_buffer_state.out_hold\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|d_cnt_frame\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|write_irq_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_div_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|bit_ce " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|bit_ce\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|hdlc_stream_ce_w1 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|hdlc_stream_ce_w1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt204\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_extended " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_extended\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_out_frame\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|cnt_in_frame\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|counter13a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe21a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo_wr " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo_wr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|rdptr_g\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe18a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo_rd " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo_rd\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|tofifo\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|tofifo\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a0 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a1 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a2 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a3 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a4 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a5 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a6 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a7 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a8 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|counter5a8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|tofifo\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|tofifo\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg_bitstaf\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|reg2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|local_reset " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|local_reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|cnt_b8\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|sync_cnt\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|parity11 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|parity11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe16\|dffe17a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|data " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|data\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|parity6 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|parity6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|block2ip_frame:block2ipf_inst\|tbd1_data\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|block2ip_frame:block2ipf_inst\|tbd1_data\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_gen " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|dav_source_gen\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a0 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a1 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a2 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_ojc:wrptr_gp\|sub_parity12a2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[8\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[6\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[7\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|delayed_wrptr_g\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|fifo256x2:fifo256x2_inst\|dcfifo:dcfifo_component\|dcfifo_9si1:auto_generated\|a_graycounter_t57:rdptr_g1p\|sub_parity7a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[5\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[4\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[3\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[2\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[1\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[0\] " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|frame_ce_W\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|fifo_monitor.STARTING " "Info: Register \"mac_frame_tx_ver2:inst3\|fifo_monitor.STARTING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|fifo_monitor.UPING " "Info: Register \"mac_frame_tx_ver2:inst3\|fifo_monitor.UPING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|fifo_monitor.DOWNING " "Info: Register \"mac_frame_tx_ver2:inst3\|fifo_monitor.DOWNING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.WAITING " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.START_WRITE " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.START_WRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.STOP_WRITE " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.STOP_WRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT_D " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT_D\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT_D2 " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT_D2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.TEST_BIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.WAITING_IRQ " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|out_spi.WAITING_IRQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.WAITING " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.START_WRITE " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.START_WRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.STOP_WRITE " "Info: Register \"mac_frame_tx_ver2:inst3\|from_hdlc:from_hdlc_inst\|spi_stm.STOP_WRITE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAITING " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT0 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT2 " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.WAIT_NEXT2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.LOSE " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.LOSE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.FIND " "Info: Register \"mac_frame_tx_ver2:inst3\|find_synchro:synccc_test\|stm.FIND\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|bms_status.booked " "Info: Register \"mac_frame_tx_ver2:inst3\|rs_decoder:RS_altera\|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst\|auk_rs_mem_atl:mem_ctrl\|bms_status.booked\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[17\] " "Info: Register \"PLL_init:inst13\|timeOut\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[16\] " "Info: Register \"PLL_init:inst13\|timeOut\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[15\] " "Info: Register \"PLL_init:inst13\|timeOut\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[14\] " "Info: Register \"PLL_init:inst13\|timeOut\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[13\] " "Info: Register \"PLL_init:inst13\|timeOut\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[12\] " "Info: Register \"PLL_init:inst13\|timeOut\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[11\] " "Info: Register \"PLL_init:inst13\|timeOut\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[10\] " "Info: Register \"PLL_init:inst13\|timeOut\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[9\] " "Info: Register \"PLL_init:inst13\|timeOut\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[8\] " "Info: Register \"PLL_init:inst13\|timeOut\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[7\] " "Info: Register \"PLL_init:inst13\|timeOut\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[6\] " "Info: Register \"PLL_init:inst13\|timeOut\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[5\] " "Info: Register \"PLL_init:inst13\|timeOut\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[4\] " "Info: Register \"PLL_init:inst13\|timeOut\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[3\] " "Info: Register \"PLL_init:inst13\|timeOut\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_init:inst13\|timeOut\[2\] " "Info: Register \"PLL_init:inst13\|timeOut\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 140 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -32 -184 80 136 "inst6" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Diff_Decoder_v03:inst10\|cntclk\[1\] " "Warning: Node: Diff_Decoder_v03:inst10\|cntclk\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ext_pll_set:inst12\|clk_out " "Warning: Node: ext_pll_set:inst12\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -rise_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_50MHz\}\] -fall_to \[get_clocks \{inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Info: Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    Clk_50MHz " "Info:   20.000    Clk_50MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000     from_PLL " "Info:   80.000     from_PLL" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   40.000 inst6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:  500.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  125.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:   10.000 inst7\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   80.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:  320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:  320.000 inst14\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       rx_clk " "Info:   40.000       rx_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       tx_clk " "Info:   40.000       tx_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:02" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 167 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_1_altpll.v" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/db/altpll_1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll_1.vhd" "" { Text "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/altpll_1.vhd" 140 0 0 } } { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { -32 -184 80 136 "inst6" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1 " "Info: Adding node \"altpll_1:inst6\|altpll:altpll_component\|altpll_1_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|pll1 " "Info: Adding node \"altpll_0:inst14\|altpll:altpll_component\|altpll_0_altpll1:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|pll1 " "Info: Adding node \"altpll_2:inst7\|altpll:altpll_component\|altpll_2_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1 " "Info: Adding node \"altpll_3:inst11\|altpll:altpll_component\|altpll_3_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "synt_muxout " "Warning (15610): No output dependent on input pin \"synt_muxout\"" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 320 1880 2048 336 "synt_muxout" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CRS " "Warning (15610): No output dependent on input pin \"CRS\"" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 704 -480 -312 720 "CRS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxER " "Warning (15610): No output dependent on input pin \"RxER\"" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 624 -480 -312 640 "RxER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLL_LOS " "Warning (15610): No output dependent on input pin \"PLL_LOS\"" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 712 1248 1416 728 "PLL_LOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLL_LOL " "Warning (15610): No output dependent on input pin \"PLL_LOL\"" {  } { { "Modem_Elanus.bdf" "" { Schematic "C:/Altera_prj/Elanus_cyclone_IV/Cyclone_modem_2.44G/Modem_Elanus.bdf" { { 752 1248 1416 768 "PLL_LOL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11598 " "Info: Implemented 11598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Info: Implemented 5 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11349 " "Info: Implemented 11349 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "201 " "Info: Implemented 201 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Info: Implemented 4 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 339 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 339 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Info: Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 14:02:23 2014 " "Info: Processing ended: Tue Nov 18 14:02:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Info: Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Info: Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
