INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/program_counter_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/program_counter_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/fetch_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/instruct_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruct_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/mux2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sim_1/imports/sim/fetch_pipe_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_pipe_tb
