
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007dc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000964  0800096c  0000196c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000964  08000964  0000196c  2**0
                  CONTENTS
  4 .ARM          00000000  08000964  08000964  0000196c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000964  0800096c  0000196c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000964  08000964  00001964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000968  08000968  00001968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000196c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000196c  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000196c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a43  00000000  00000000  00001996  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002e9  00000000  00000000  000023d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  000026c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008c  00000000  00000000  00002790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001f51  00000000  00000000  0000281c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000010e2  00000000  00000000  0000476d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008e13  00000000  00000000  0000584f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000e662  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0000e6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0000e930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800094c 	.word	0x0800094c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	0800094c 	.word	0x0800094c

080001c8 <delay>:
#define HIGH 1
#define LOW 0
#define BTN_PRESSED LOW

void delay (void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	//This will introduce ~200ms delay when sysclk is 16MHz
	for(uint32_t i = 0; i < 500000/2; i++);
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>
}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bc80      	pop	{r7}
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	0003d08f 	.word	0x0003d08f

080001f4 <main>:

int main(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b086      	sub	sp, #24
 80001f8:	af00      	add	r7, sp, #0

	GPIO_Handle_t GpioLed, GPIO_button;

	memset(&GpioLed,0,sizeof(GpioLed)); //Initialize each member element to 0 (to avoid random values if any parameter is not set in the application code)
 80001fa:	f107 030c 	add.w	r3, r7, #12
 80001fe:	220c      	movs	r2, #12
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fb76 	bl	80008f4 <memset>
	memset(&GPIO_button,0,sizeof(GPIO_button));
 8000208:	463b      	mov	r3, r7
 800020a:	220c      	movs	r2, #12
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f000 fb70 	bl	80008f4 <memset>

	//this is led gpio configuration

	GpioLed.pGPIOx = GPIOD;
 8000214:	4b18      	ldr	r3, [pc, #96]	@ (8000278 <main+0x84>)
 8000216:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000218:	230c      	movs	r3, #12
 800021a:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800021c:	2301      	movs	r3, #1
 800021e:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000220:	2302      	movs	r3, #2
 8000222:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000224:	2300      	movs	r3, #0
 8000226:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000228:	2300      	movs	r3, #0
 800022a:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 800022c:	2101      	movs	r1, #1
 800022e:	4812      	ldr	r0, [pc, #72]	@ (8000278 <main+0x84>)
 8000230:	f000 f85e 	bl	80002f0 <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 8000234:	f107 030c 	add.w	r3, r7, #12
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f8dd 	bl	80003f8 <GPIO_Init>

	//Button configuration
	GPIO_button.pGPIOx = GPIOD;
 800023e:	4b0e      	ldr	r3, [pc, #56]	@ (8000278 <main+0x84>)
 8000240:	603b      	str	r3, [r7, #0]
	GPIO_button.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000242:	2305      	movs	r3, #5
 8000244:	713b      	strb	r3, [r7, #4]
	GPIO_button.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000246:	2304      	movs	r3, #4
 8000248:	717b      	strb	r3, [r7, #5]
	GPIO_button.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800024a:	2302      	movs	r3, #2
 800024c:	71bb      	strb	r3, [r7, #6]
	GPIO_button.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 800024e:	2301      	movs	r3, #1
 8000250:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 8000252:	2101      	movs	r1, #1
 8000254:	4808      	ldr	r0, [pc, #32]	@ (8000278 <main+0x84>)
 8000256:	f000 f84b 	bl	80002f0 <GPIO_PeriClockControl>

	GPIO_Init(&GPIO_button);
 800025a:	463b      	mov	r3, r7
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f8cb 	bl	80003f8 <GPIO_Init>

	//IRQ Configurations
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRI15);
 8000262:	210f      	movs	r1, #15
 8000264:	2017      	movs	r0, #23
 8000266:	f000 fafb 	bl	8000860 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE);
 800026a:	2101      	movs	r1, #1
 800026c:	2017      	movs	r0, #23
 800026e:	f000 fa73 	bl	8000758 <GPIO_IRQInterruptConfig>

	while(1);
 8000272:	bf00      	nop
 8000274:	e7fd      	b.n	8000272 <main+0x7e>
 8000276:	bf00      	nop
 8000278:	40020c00 	.word	0x40020c00

0800027c <EXTI9_5_IRQHandler>:
}

void EXTI9_5_IRQHandler (void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
	delay(); //200ms delay
 8000280:	f7ff ffa2 	bl	80001c8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_5);
 8000284:	2005      	movs	r0, #5
 8000286:	f000 fb15 	bl	80008b4 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 800028a:	210c      	movs	r1, #12
 800028c:	4802      	ldr	r0, [pc, #8]	@ (8000298 <EXTI9_5_IRQHandler+0x1c>)
 800028e:	f000 fa4f 	bl	8000730 <GPIO_ToggleOutputPin>
}
 8000292:	bf00      	nop
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40020c00 	.word	0x40020c00

0800029c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800029c:	480d      	ldr	r0, [pc, #52]	@ (80002d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800029e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a4:	480c      	ldr	r0, [pc, #48]	@ (80002d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002a6:	490d      	ldr	r1, [pc, #52]	@ (80002dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a8:	4a0d      	ldr	r2, [pc, #52]	@ (80002e0 <LoopForever+0xe>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002ac:	e002      	b.n	80002b4 <LoopCopyDataInit>

080002ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002b2:	3304      	adds	r3, #4

080002b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b8:	d3f9      	bcc.n	80002ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ba:	4a0a      	ldr	r2, [pc, #40]	@ (80002e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002bc:	4c0a      	ldr	r4, [pc, #40]	@ (80002e8 <LoopForever+0x16>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c0:	e001      	b.n	80002c6 <LoopFillZerobss>

080002c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c4:	3204      	adds	r2, #4

080002c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c8:	d3fb      	bcc.n	80002c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ca:	f000 fb1b 	bl	8000904 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ce:	f7ff ff91 	bl	80001f4 <main>

080002d2 <LoopForever>:

LoopForever:
  b LoopForever
 80002d2:	e7fe      	b.n	80002d2 <LoopForever>
  ldr   r0, =_estack
 80002d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e0:	0800096c 	.word	0x0800096c
  ldr r2, =_sbss
 80002e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e8:	2000001c 	.word	0x2000001c

080002ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002ec:	e7fe      	b.n	80002ec <ADC_IRQHandler>
	...

080002f0 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	460b      	mov	r3, r1
 80002fa:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80002fc:	78fb      	ldrb	r3, [r7, #3]
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d161      	bne.n	80003c6 <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	4a32      	ldr	r2, [pc, #200]	@ (80003d0 <GPIO_PeriClockControl+0xe0>)
 8000306:	4293      	cmp	r3, r2
 8000308:	d106      	bne.n	8000318 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800030a:	4b32      	ldr	r3, [pc, #200]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 800030c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800030e:	4a31      	ldr	r2, [pc, #196]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000310:	f043 0301 	orr.w	r3, r3, #1
 8000314:	6313      	str	r3, [r2, #48]	@ 0x30
		}
	}else
	{
		//TODO
	}
}
 8000316:	e056      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOB)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a2f      	ldr	r2, [pc, #188]	@ (80003d8 <GPIO_PeriClockControl+0xe8>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d106      	bne.n	800032e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000320:	4b2c      	ldr	r3, [pc, #176]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000324:	4a2b      	ldr	r2, [pc, #172]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000326:	f043 0302 	orr.w	r3, r3, #2
 800032a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800032c:	e04b      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOC)
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a2a      	ldr	r2, [pc, #168]	@ (80003dc <GPIO_PeriClockControl+0xec>)
 8000332:	4293      	cmp	r3, r2
 8000334:	d106      	bne.n	8000344 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000336:	4b27      	ldr	r3, [pc, #156]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800033a:	4a26      	ldr	r2, [pc, #152]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 800033c:	f043 0304 	orr.w	r3, r3, #4
 8000340:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000342:	e040      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOD)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	4a26      	ldr	r2, [pc, #152]	@ (80003e0 <GPIO_PeriClockControl+0xf0>)
 8000348:	4293      	cmp	r3, r2
 800034a:	d106      	bne.n	800035a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800034c:	4b21      	ldr	r3, [pc, #132]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 800034e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000350:	4a20      	ldr	r2, [pc, #128]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000352:	f043 0308 	orr.w	r3, r3, #8
 8000356:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000358:	e035      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOE)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	4a21      	ldr	r2, [pc, #132]	@ (80003e4 <GPIO_PeriClockControl+0xf4>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d106      	bne.n	8000370 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000362:	4b1c      	ldr	r3, [pc, #112]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000366:	4a1b      	ldr	r2, [pc, #108]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000368:	f043 0310 	orr.w	r3, r3, #16
 800036c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800036e:	e02a      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOF)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	4a1d      	ldr	r2, [pc, #116]	@ (80003e8 <GPIO_PeriClockControl+0xf8>)
 8000374:	4293      	cmp	r3, r2
 8000376:	d106      	bne.n	8000386 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000378:	4b16      	ldr	r3, [pc, #88]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 800037a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800037c:	4a15      	ldr	r2, [pc, #84]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 800037e:	f043 0320 	orr.w	r3, r3, #32
 8000382:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000384:	e01f      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOG)
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <GPIO_PeriClockControl+0xfc>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d106      	bne.n	800039c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800038e:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000392:	4a10      	ldr	r2, [pc, #64]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 8000394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000398:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800039a:	e014      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOH)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	4a14      	ldr	r2, [pc, #80]	@ (80003f0 <GPIO_PeriClockControl+0x100>)
 80003a0:	4293      	cmp	r3, r2
 80003a2:	d106      	bne.n	80003b2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003a4:	4b0b      	ldr	r3, [pc, #44]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 80003a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a8:	4a0a      	ldr	r2, [pc, #40]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 80003aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b0:	e009      	b.n	80003c6 <GPIO_PeriClockControl+0xd6>
		}else if(pGPIOx == GPIOI)
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4a0f      	ldr	r2, [pc, #60]	@ (80003f4 <GPIO_PeriClockControl+0x104>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d105      	bne.n	80003c6 <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 80003ba:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 80003bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003be:	4a05      	ldr	r2, [pc, #20]	@ (80003d4 <GPIO_PeriClockControl+0xe4>)
 80003c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c6:	bf00      	nop
 80003c8:	370c      	adds	r7, #12
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bc80      	pop	{r7}
 80003ce:	4770      	bx	lr
 80003d0:	40020000 	.word	0x40020000
 80003d4:	40023800 	.word	0x40023800
 80003d8:	40020400 	.word	0x40020400
 80003dc:	40020800 	.word	0x40020800
 80003e0:	40020c00 	.word	0x40020c00
 80003e4:	40021000 	.word	0x40021000
 80003e8:	40021400 	.word	0x40021400
 80003ec:	40021800 	.word	0x40021800
 80003f0:	40021c00 	.word	0x40021c00
 80003f4:	40022000 	.word	0x40022000

080003f8 <GPIO_Init>:
 *
 * @Note              -  none

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b086      	sub	sp, #24
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;	//temp. register
 8000400:	2300      	movs	r3, #0
 8000402:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2101      	movs	r1, #1
 800040a:	4618      	mov	r0, r3
 800040c:	f7ff ff70 	bl	80002f0 <GPIO_PeriClockControl>
	//1. Configure the mode of the GPIO Pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	2b03      	cmp	r3, #3
 8000416:	d820      	bhi.n	800045a <GPIO_Init+0x62>
	{
		//Non Interrupts modes
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	795b      	ldrb	r3, [r3, #5]
 800041c:	461a      	mov	r2, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	791b      	ldrb	r3, [r3, #4]
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	fa02 f303 	lsl.w	r3, r2, r3
 8000428:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	791b      	ldrb	r3, [r3, #4]
 8000434:	005b      	lsls	r3, r3, #1
 8000436:	2103      	movs	r1, #3
 8000438:	fa01 f303 	lsl.w	r3, r1, r3
 800043c:	43db      	mvns	r3, r3
 800043e:	4619      	mov	r1, r3
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	400a      	ands	r2, r1
 8000446:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // Set bit position to the desired configuration
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	6819      	ldr	r1, [r3, #0]
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	697a      	ldr	r2, [r7, #20]
 8000454:	430a      	orrs	r2, r1
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	e0cb      	b.n	80005f2 <GPIO_Init+0x1fa>

	}else
	{
		//Interrup modes
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	795b      	ldrb	r3, [r3, #5]
 800045e:	2b04      	cmp	r3, #4
 8000460:	d117      	bne.n	8000492 <GPIO_Init+0x9a>
		{
			//1.Configure the FSTR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000462:	4b4b      	ldr	r3, [pc, #300]	@ (8000590 <GPIO_Init+0x198>)
 8000464:	68db      	ldr	r3, [r3, #12]
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	7912      	ldrb	r2, [r2, #4]
 800046a:	4611      	mov	r1, r2
 800046c:	2201      	movs	r2, #1
 800046e:	408a      	lsls	r2, r1
 8000470:	4611      	mov	r1, r2
 8000472:	4a47      	ldr	r2, [pc, #284]	@ (8000590 <GPIO_Init+0x198>)
 8000474:	430b      	orrs	r3, r1
 8000476:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000478:	4b45      	ldr	r3, [pc, #276]	@ (8000590 <GPIO_Init+0x198>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	7912      	ldrb	r2, [r2, #4]
 8000480:	4611      	mov	r1, r2
 8000482:	2201      	movs	r2, #1
 8000484:	408a      	lsls	r2, r1
 8000486:	43d2      	mvns	r2, r2
 8000488:	4611      	mov	r1, r2
 800048a:	4a41      	ldr	r2, [pc, #260]	@ (8000590 <GPIO_Init+0x198>)
 800048c:	400b      	ands	r3, r1
 800048e:	6093      	str	r3, [r2, #8]
 8000490:	e035      	b.n	80004fe <GPIO_Init+0x106>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	795b      	ldrb	r3, [r3, #5]
 8000496:	2b05      	cmp	r3, #5
 8000498:	d117      	bne.n	80004ca <GPIO_Init+0xd2>
		{
			//1. Configure the RTST
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800049a:	4b3d      	ldr	r3, [pc, #244]	@ (8000590 <GPIO_Init+0x198>)
 800049c:	689b      	ldr	r3, [r3, #8]
 800049e:	687a      	ldr	r2, [r7, #4]
 80004a0:	7912      	ldrb	r2, [r2, #4]
 80004a2:	4611      	mov	r1, r2
 80004a4:	2201      	movs	r2, #1
 80004a6:	408a      	lsls	r2, r1
 80004a8:	4611      	mov	r1, r2
 80004aa:	4a39      	ldr	r2, [pc, #228]	@ (8000590 <GPIO_Init+0x198>)
 80004ac:	430b      	orrs	r3, r1
 80004ae:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004b0:	4b37      	ldr	r3, [pc, #220]	@ (8000590 <GPIO_Init+0x198>)
 80004b2:	68db      	ldr	r3, [r3, #12]
 80004b4:	687a      	ldr	r2, [r7, #4]
 80004b6:	7912      	ldrb	r2, [r2, #4]
 80004b8:	4611      	mov	r1, r2
 80004ba:	2201      	movs	r2, #1
 80004bc:	408a      	lsls	r2, r1
 80004be:	43d2      	mvns	r2, r2
 80004c0:	4611      	mov	r1, r2
 80004c2:	4a33      	ldr	r2, [pc, #204]	@ (8000590 <GPIO_Init+0x198>)
 80004c4:	400b      	ands	r3, r1
 80004c6:	60d3      	str	r3, [r2, #12]
 80004c8:	e019      	b.n	80004fe <GPIO_Init+0x106>
		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	795b      	ldrb	r3, [r3, #5]
 80004ce:	2b06      	cmp	r3, #6
 80004d0:	d115      	bne.n	80004fe <GPIO_Init+0x106>
		{
			//1. Configure both FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000590 <GPIO_Init+0x198>)
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	687a      	ldr	r2, [r7, #4]
 80004d8:	7912      	ldrb	r2, [r2, #4]
 80004da:	4611      	mov	r1, r2
 80004dc:	2201      	movs	r2, #1
 80004de:	408a      	lsls	r2, r1
 80004e0:	4611      	mov	r1, r2
 80004e2:	4a2b      	ldr	r2, [pc, #172]	@ (8000590 <GPIO_Init+0x198>)
 80004e4:	430b      	orrs	r3, r1
 80004e6:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e8:	4b29      	ldr	r3, [pc, #164]	@ (8000590 <GPIO_Init+0x198>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	7912      	ldrb	r2, [r2, #4]
 80004f0:	4611      	mov	r1, r2
 80004f2:	2201      	movs	r2, #1
 80004f4:	408a      	lsls	r2, r1
 80004f6:	4611      	mov	r1, r2
 80004f8:	4a25      	ldr	r2, [pc, #148]	@ (8000590 <GPIO_Init+0x198>)
 80004fa:	430b      	orrs	r3, r1
 80004fc:	60d3      	str	r3, [r2, #12]
		}
		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4; //Gives us the EXTI [n] where we have to configure
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	089b      	lsrs	r3, r3, #2
 8000504:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;	//Gives us the bit position of the EXTIn
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	791b      	ldrb	r3, [r3, #4]
 800050a:	f003 0303 	and.w	r3, r3, #3
 800050e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a1f      	ldr	r2, [pc, #124]	@ (8000594 <GPIO_Init+0x19c>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d04e      	beq.n	80005b8 <GPIO_Init+0x1c0>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4a1e      	ldr	r2, [pc, #120]	@ (8000598 <GPIO_Init+0x1a0>)
 8000520:	4293      	cmp	r3, r2
 8000522:	d032      	beq.n	800058a <GPIO_Init+0x192>
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a1c      	ldr	r2, [pc, #112]	@ (800059c <GPIO_Init+0x1a4>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d02b      	beq.n	8000586 <GPIO_Init+0x18e>
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a1b      	ldr	r2, [pc, #108]	@ (80005a0 <GPIO_Init+0x1a8>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d024      	beq.n	8000582 <GPIO_Init+0x18a>
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a19      	ldr	r2, [pc, #100]	@ (80005a4 <GPIO_Init+0x1ac>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d01d      	beq.n	800057e <GPIO_Init+0x186>
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	4a18      	ldr	r2, [pc, #96]	@ (80005a8 <GPIO_Init+0x1b0>)
 8000548:	4293      	cmp	r3, r2
 800054a:	d016      	beq.n	800057a <GPIO_Init+0x182>
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a16      	ldr	r2, [pc, #88]	@ (80005ac <GPIO_Init+0x1b4>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d00f      	beq.n	8000576 <GPIO_Init+0x17e>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a15      	ldr	r2, [pc, #84]	@ (80005b0 <GPIO_Init+0x1b8>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d008      	beq.n	8000572 <GPIO_Init+0x17a>
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a13      	ldr	r2, [pc, #76]	@ (80005b4 <GPIO_Init+0x1bc>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d101      	bne.n	800056e <GPIO_Init+0x176>
 800056a:	2308      	movs	r3, #8
 800056c:	e025      	b.n	80005ba <GPIO_Init+0x1c2>
 800056e:	2300      	movs	r3, #0
 8000570:	e023      	b.n	80005ba <GPIO_Init+0x1c2>
 8000572:	2307      	movs	r3, #7
 8000574:	e021      	b.n	80005ba <GPIO_Init+0x1c2>
 8000576:	2306      	movs	r3, #6
 8000578:	e01f      	b.n	80005ba <GPIO_Init+0x1c2>
 800057a:	2305      	movs	r3, #5
 800057c:	e01d      	b.n	80005ba <GPIO_Init+0x1c2>
 800057e:	2304      	movs	r3, #4
 8000580:	e01b      	b.n	80005ba <GPIO_Init+0x1c2>
 8000582:	2303      	movs	r3, #3
 8000584:	e019      	b.n	80005ba <GPIO_Init+0x1c2>
 8000586:	2302      	movs	r3, #2
 8000588:	e017      	b.n	80005ba <GPIO_Init+0x1c2>
 800058a:	2301      	movs	r3, #1
 800058c:	e015      	b.n	80005ba <GPIO_Init+0x1c2>
 800058e:	bf00      	nop
 8000590:	40013c00 	.word	0x40013c00
 8000594:	40020000 	.word	0x40020000
 8000598:	40020400 	.word	0x40020400
 800059c:	40020800 	.word	0x40020800
 80005a0:	40020c00 	.word	0x40020c00
 80005a4:	40021000 	.word	0x40021000
 80005a8:	40021400 	.word	0x40021400
 80005ac:	40021800 	.word	0x40021800
 80005b0:	40021c00 	.word	0x40021c00
 80005b4:	40022000 	.word	0x40022000
 80005b8:	2300      	movs	r3, #0
 80005ba:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80005bc:	4b59      	ldr	r3, [pc, #356]	@ (8000724 <GPIO_Init+0x32c>)
 80005be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005c0:	4a58      	ldr	r2, [pc, #352]	@ (8000724 <GPIO_Init+0x32c>)
 80005c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005c6:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 80005c8:	7c7a      	ldrb	r2, [r7, #17]
 80005ca:	7cbb      	ldrb	r3, [r7, #18]
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	fa02 f103 	lsl.w	r1, r2, r3
 80005d2:	4a55      	ldr	r2, [pc, #340]	@ (8000728 <GPIO_Init+0x330>)
 80005d4:	7cfb      	ldrb	r3, [r7, #19]
 80005d6:	3302      	adds	r3, #2
 80005d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80005dc:	4b53      	ldr	r3, [pc, #332]	@ (800072c <GPIO_Init+0x334>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	7912      	ldrb	r2, [r2, #4]
 80005e4:	4611      	mov	r1, r2
 80005e6:	2201      	movs	r2, #1
 80005e8:	408a      	lsls	r2, r1
 80005ea:	4611      	mov	r1, r2
 80005ec:	4a4f      	ldr	r2, [pc, #316]	@ (800072c <GPIO_Init+0x334>)
 80005ee:	430b      	orrs	r3, r1
 80005f0:	6013      	str	r3, [r2, #0]
	}

	//2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	799b      	ldrb	r3, [r3, #6]
 80005f6:	461a      	mov	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	791b      	ldrb	r3, [r3, #4]
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000602:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	689a      	ldr	r2, [r3, #8]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	791b      	ldrb	r3, [r3, #4]
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	2103      	movs	r1, #3
 8000612:	fa01 f303 	lsl.w	r3, r1, r3
 8000616:	43db      	mvns	r3, r3
 8000618:	4619      	mov	r1, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	400a      	ands	r2, r1
 8000620:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;// Set bit position to the desired configuration
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6899      	ldr	r1, [r3, #8]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	430a      	orrs	r2, r1
 8000630:	609a      	str	r2, [r3, #8]

	//3. Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	79db      	ldrb	r3, [r3, #7]
 8000636:	461a      	mov	r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	791b      	ldrb	r3, [r3, #4]
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear bit positions when later want to set
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	68da      	ldr	r2, [r3, #12]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	791b      	ldrb	r3, [r3, #4]
 800064e:	005b      	lsls	r3, r3, #1
 8000650:	2103      	movs	r1, #3
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43db      	mvns	r3, r3
 8000658:	4619      	mov	r1, r3
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	400a      	ands	r2, r1
 8000660:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;// Set bit position to the desired configuration
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	68d9      	ldr	r1, [r3, #12]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	697a      	ldr	r2, [r7, #20]
 800066e:	430a      	orrs	r2, r1
 8000670:	60da      	str	r2, [r3, #12]

	//4. Configure the OpType
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	7a1b      	ldrb	r3, [r3, #8]
 8000676:	461a      	mov	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	791b      	ldrb	r3, [r3, #4]
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear bit positions when later want to set
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	685a      	ldr	r2, [r3, #4]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	791b      	ldrb	r3, [r3, #4]
 800068c:	4619      	mov	r1, r3
 800068e:	2301      	movs	r3, #1
 8000690:	408b      	lsls	r3, r1
 8000692:	43db      	mvns	r3, r3
 8000694:	4619      	mov	r1, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	400a      	ands	r2, r1
 800069c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;// Set bit position to the desired configuration
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	6859      	ldr	r1, [r3, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	697a      	ldr	r2, [r7, #20]
 80006aa:	430a      	orrs	r2, r1
 80006ac:	605a      	str	r2, [r3, #4]

	//5. Configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	795b      	ldrb	r3, [r3, #5]
 80006b2:	2b02      	cmp	r3, #2
 80006b4:	d131      	bne.n	800071a <GPIO_Init+0x322>
	{
		uint8_t temp1, temp2; //temp1: to select between AFR[0] low reg, or AFR[1] High reg. temp2 to know how many bits to shift
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	791b      	ldrb	r3, [r3, #4]
 80006ba:	08db      	lsrs	r3, r3, #3
 80006bc:	743b      	strb	r3, [r7, #16]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8);
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	791b      	ldrb	r3, [r3, #4]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	7c3a      	ldrb	r2, [r7, #16]
 80006ce:	3208      	adds	r2, #8
 80006d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006d4:	7bfb      	ldrb	r3, [r7, #15]
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	220f      	movs	r2, #15
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
 80006de:	43db      	mvns	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	7c3a      	ldrb	r2, [r7, #16]
 80006e8:	4001      	ands	r1, r0
 80006ea:	3208      	adds	r2, #8
 80006ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	7c3a      	ldrb	r2, [r7, #16]
 80006f6:	3208      	adds	r2, #8
 80006f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	7a5b      	ldrb	r3, [r3, #9]
 8000700:	461a      	mov	r2, r3
 8000702:	7bfb      	ldrb	r3, [r7, #15]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	fa02 f303 	lsl.w	r3, r2, r3
 800070a:	4618      	mov	r0, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	7c3a      	ldrb	r2, [r7, #16]
 8000712:	4301      	orrs	r1, r0
 8000714:	3208      	adds	r2, #8
 8000716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800071a:	bf00      	nop
 800071c:	3718      	adds	r7, #24
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40013800 	.word	0x40013800
 800072c:	40013c00 	.word	0x40013c00

08000730 <GPIO_ToggleOutputPin>:
 *
 * @Note              -  none

 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
 8000738:	460b      	mov	r3, r1
 800073a:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	695b      	ldr	r3, [r3, #20]
 8000740:	78fa      	ldrb	r2, [r7, #3]
 8000742:	2101      	movs	r1, #1
 8000744:	fa01 f202 	lsl.w	r2, r1, r2
 8000748:	405a      	eors	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	615a      	str	r2, [r3, #20]
}
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr

08000758 <GPIO_IRQInterruptConfig>:
 *
 * @Note              -  none

 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	460a      	mov	r2, r1
 8000762:	71fb      	strb	r3, [r7, #7]
 8000764:	4613      	mov	r3, r2
 8000766:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE) //Enable
 8000768:	79bb      	ldrb	r3, [r7, #6]
 800076a:	2b01      	cmp	r3, #1
 800076c:	d133      	bne.n	80007d6 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b1f      	cmp	r3, #31
 8000772:	d80a      	bhi.n	800078a <GPIO_IRQInterruptConfig+0x32>
		{
			//Program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000774:	4b34      	ldr	r3, [pc, #208]	@ (8000848 <GPIO_IRQInterruptConfig+0xf0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	79fa      	ldrb	r2, [r7, #7]
 800077a:	2101      	movs	r1, #1
 800077c:	fa01 f202 	lsl.w	r2, r1, r2
 8000780:	4611      	mov	r1, r2
 8000782:	4a31      	ldr	r2, [pc, #196]	@ (8000848 <GPIO_IRQInterruptConfig+0xf0>)
 8000784:	430b      	orrs	r3, r1
 8000786:	6013      	str	r3, [r2, #0]
		{
			//Program ICER2 register
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 8000788:	e059      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64) //32 to 63 bit
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2b1f      	cmp	r3, #31
 800078e:	d90f      	bls.n	80007b0 <GPIO_IRQInterruptConfig+0x58>
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	2b3f      	cmp	r3, #63	@ 0x3f
 8000794:	d80c      	bhi.n	80007b0 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000796:	4b2d      	ldr	r3, [pc, #180]	@ (800084c <GPIO_IRQInterruptConfig+0xf4>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	79fa      	ldrb	r2, [r7, #7]
 800079c:	f002 021f 	and.w	r2, r2, #31
 80007a0:	2101      	movs	r1, #1
 80007a2:	fa01 f202 	lsl.w	r2, r1, r2
 80007a6:	4611      	mov	r1, r2
 80007a8:	4a28      	ldr	r2, [pc, #160]	@ (800084c <GPIO_IRQInterruptConfig+0xf4>)
 80007aa:	430b      	orrs	r3, r1
 80007ac:	6013      	str	r3, [r2, #0]
 80007ae:	e046      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 64 && IRQNumber < 96) //64 to 95
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b40      	cmp	r3, #64	@ 0x40
 80007b4:	d943      	bls.n	800083e <GPIO_IRQInterruptConfig+0xe6>
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	2b5f      	cmp	r3, #95	@ 0x5f
 80007ba:	d840      	bhi.n	800083e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 80007bc:	4b24      	ldr	r3, [pc, #144]	@ (8000850 <GPIO_IRQInterruptConfig+0xf8>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	79fa      	ldrb	r2, [r7, #7]
 80007c2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80007c6:	2101      	movs	r1, #1
 80007c8:	fa01 f202 	lsl.w	r2, r1, r2
 80007cc:	4611      	mov	r1, r2
 80007ce:	4a20      	ldr	r2, [pc, #128]	@ (8000850 <GPIO_IRQInterruptConfig+0xf8>)
 80007d0:	430b      	orrs	r3, r1
 80007d2:	6013      	str	r3, [r2, #0]
}
 80007d4:	e033      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	2b1f      	cmp	r3, #31
 80007da:	d80a      	bhi.n	80007f2 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80007dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <GPIO_IRQInterruptConfig+0xfc>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	2101      	movs	r1, #1
 80007e4:	fa01 f202 	lsl.w	r2, r1, r2
 80007e8:	4611      	mov	r1, r2
 80007ea:	4a1a      	ldr	r2, [pc, #104]	@ (8000854 <GPIO_IRQInterruptConfig+0xfc>)
 80007ec:	430b      	orrs	r3, r1
 80007ee:	6013      	str	r3, [r2, #0]
}
 80007f0:	e025      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 31 && IRQNumber < 64) //32 to 63 bit
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	2b1f      	cmp	r3, #31
 80007f6:	d90f      	bls.n	8000818 <GPIO_IRQInterruptConfig+0xc0>
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80007fc:	d80c      	bhi.n	8000818 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <GPIO_IRQInterruptConfig+0x100>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	79fa      	ldrb	r2, [r7, #7]
 8000804:	f002 021f 	and.w	r2, r2, #31
 8000808:	2101      	movs	r1, #1
 800080a:	fa01 f202 	lsl.w	r2, r1, r2
 800080e:	4611      	mov	r1, r2
 8000810:	4a11      	ldr	r2, [pc, #68]	@ (8000858 <GPIO_IRQInterruptConfig+0x100>)
 8000812:	430b      	orrs	r3, r1
 8000814:	6013      	str	r3, [r2, #0]
 8000816:	e012      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber > 64 && IRQNumber < 96) //64 to 95
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	2b40      	cmp	r3, #64	@ 0x40
 800081c:	d90f      	bls.n	800083e <GPIO_IRQInterruptConfig+0xe6>
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b5f      	cmp	r3, #95	@ 0x5f
 8000822:	d80c      	bhi.n	800083e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000824:	4b0d      	ldr	r3, [pc, #52]	@ (800085c <GPIO_IRQInterruptConfig+0x104>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	79fa      	ldrb	r2, [r7, #7]
 800082a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800082e:	2101      	movs	r1, #1
 8000830:	fa01 f202 	lsl.w	r2, r1, r2
 8000834:	4611      	mov	r1, r2
 8000836:	4a09      	ldr	r2, [pc, #36]	@ (800085c <GPIO_IRQInterruptConfig+0x104>)
 8000838:	430b      	orrs	r3, r1
 800083a:	6013      	str	r3, [r2, #0]
}
 800083c:	e7ff      	b.n	800083e <GPIO_IRQInterruptConfig+0xe6>
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	e000e100 	.word	0xe000e100
 800084c:	e000e104 	.word	0xe000e104
 8000850:	e000e108 	.word	0xe000e108
 8000854:	e000e180 	.word	0xe000e180
 8000858:	e000e184 	.word	0xe000e184
 800085c:	e000e188 	.word	0xe000e188

08000860 <GPIO_IRQPriorityConfig>:
 *
 * @Note              -  none

 */
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	71fb      	strb	r3, [r7, #7]
	//1. first lets find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	089b      	lsrs	r3, r3, #2
 8000870:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber %4 ;
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	f003 0303 	and.w	r3, r3, #3
 8000878:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = ( 8 * iprx_section) + ( 8 - NO_PR_BITS_IMPLEMENTED) ;
 800087a:	7bbb      	ldrb	r3, [r7, #14]
 800087c:	00db      	lsls	r3, r3, #3
 800087e:	b2db      	uxtb	r3, r3
 8000880:	3304      	adds	r3, #4
 8000882:	737b      	strb	r3, [r7, #13]

	*(  NVIC_PR_BASE_ADDR + iprx ) |=  ( IRQPriority << shift_amount );
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 800088c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000890:	6819      	ldr	r1, [r3, #0]
 8000892:	7b7b      	ldrb	r3, [r7, #13]
 8000894:	683a      	ldr	r2, [r7, #0]
 8000896:	409a      	lsls	r2, r3
 8000898:	7bfb      	ldrb	r3, [r7, #15]
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 80008a0:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 80008a4:	430a      	orrs	r2, r1
 80008a6:	601a      	str	r2, [r3, #0]

}
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bc80      	pop	{r7}
 80008b0:	4770      	bx	lr
	...

080008b4 <GPIO_IRQHandling>:
 *
 * @Note              -  none

 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	71fb      	strb	r3, [r7, #7]
	//Clear the EXTI PR Register corresponding to the pin number
	if(EXTI->PR & (1 << PinNumber))
 80008be:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <GPIO_IRQHandling+0x3c>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	79fa      	ldrb	r2, [r7, #7]
 80008c4:	2101      	movs	r1, #1
 80008c6:	fa01 f202 	lsl.w	r2, r1, r2
 80008ca:	4013      	ands	r3, r2
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d009      	beq.n	80008e4 <GPIO_IRQHandling+0x30>
	{
		//Clear
		EXTI->PR |= (1 << PinNumber);
 80008d0:	4b07      	ldr	r3, [pc, #28]	@ (80008f0 <GPIO_IRQHandling+0x3c>)
 80008d2:	695b      	ldr	r3, [r3, #20]
 80008d4:	79fa      	ldrb	r2, [r7, #7]
 80008d6:	2101      	movs	r1, #1
 80008d8:	fa01 f202 	lsl.w	r2, r1, r2
 80008dc:	4611      	mov	r1, r2
 80008de:	4a04      	ldr	r2, [pc, #16]	@ (80008f0 <GPIO_IRQHandling+0x3c>)
 80008e0:	430b      	orrs	r3, r1
 80008e2:	6153      	str	r3, [r2, #20]
	}
}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	40013c00 	.word	0x40013c00

080008f4 <memset>:
 80008f4:	4402      	add	r2, r0
 80008f6:	4603      	mov	r3, r0
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d100      	bne.n	80008fe <memset+0xa>
 80008fc:	4770      	bx	lr
 80008fe:	f803 1b01 	strb.w	r1, [r3], #1
 8000902:	e7f9      	b.n	80008f8 <memset+0x4>

08000904 <__libc_init_array>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	4d0d      	ldr	r5, [pc, #52]	@ (800093c <__libc_init_array+0x38>)
 8000908:	4c0d      	ldr	r4, [pc, #52]	@ (8000940 <__libc_init_array+0x3c>)
 800090a:	1b64      	subs	r4, r4, r5
 800090c:	10a4      	asrs	r4, r4, #2
 800090e:	2600      	movs	r6, #0
 8000910:	42a6      	cmp	r6, r4
 8000912:	d109      	bne.n	8000928 <__libc_init_array+0x24>
 8000914:	4d0b      	ldr	r5, [pc, #44]	@ (8000944 <__libc_init_array+0x40>)
 8000916:	4c0c      	ldr	r4, [pc, #48]	@ (8000948 <__libc_init_array+0x44>)
 8000918:	f000 f818 	bl	800094c <_init>
 800091c:	1b64      	subs	r4, r4, r5
 800091e:	10a4      	asrs	r4, r4, #2
 8000920:	2600      	movs	r6, #0
 8000922:	42a6      	cmp	r6, r4
 8000924:	d105      	bne.n	8000932 <__libc_init_array+0x2e>
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f855 3b04 	ldr.w	r3, [r5], #4
 800092c:	4798      	blx	r3
 800092e:	3601      	adds	r6, #1
 8000930:	e7ee      	b.n	8000910 <__libc_init_array+0xc>
 8000932:	f855 3b04 	ldr.w	r3, [r5], #4
 8000936:	4798      	blx	r3
 8000938:	3601      	adds	r6, #1
 800093a:	e7f2      	b.n	8000922 <__libc_init_array+0x1e>
 800093c:	08000964 	.word	0x08000964
 8000940:	08000964 	.word	0x08000964
 8000944:	08000964 	.word	0x08000964
 8000948:	08000968 	.word	0x08000968

0800094c <_init>:
 800094c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800094e:	bf00      	nop
 8000950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000952:	bc08      	pop	{r3}
 8000954:	469e      	mov	lr, r3
 8000956:	4770      	bx	lr

08000958 <_fini>:
 8000958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095a:	bf00      	nop
 800095c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800095e:	bc08      	pop	{r3}
 8000960:	469e      	mov	lr, r3
 8000962:	4770      	bx	lr
