# About Me

Hi,  
I am Balakrishna RK, a passionate Electrical and Electronics Engineer with a bachelor's degree from Alagappa Chettiar Government College of Engineering and Technology, Tamil Nadu, India.My keen interest in electronics, semiconductor technology, and IC design has driven me to pursue a career in VLSI Design. Highly proficient in VLSI design, with expertise spanning RTL to GDSII, including RTL design, Logic Synthesis, Static Timing Analysis, and Physical Design. Adept in Chip Planning (Partitioning, Floor planning, Power Planning), Constraints, Power Analysis, and all stages of physical implementation such as Placement and Routing. Experienced in verification processes such as LVS and DRC, with a strong track record of delivering high-performance semiconductor solutions through a variety of projects.

### Projects
- [**Characteristics of MOS Devices Utilizing SKY130 Process Design Kit with Xschem and Ngspice**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Characteristics_of_MOS_Devices_Utilizing_SKY130_Process_Design_Kit_with_Xschem_and_Ngspice)
- [**Design and Analysis of CMOS Inverter: Schematic Design, Layout Design and LVS Validation using SKY130 PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_CMOS_Inverter%3A_Schematic_Design_Layout_Design_and_LVS_Validation_using_SKY130_PDK)
- [**Design and Analysis of 8-Bit Carry Select Adder: Schematic Design, Layout Design and LVS Validation using SKY130 PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_8-bit_Carry_Select_Adder_Schematic_Design_Layout_Design_and_LVS_Validation_using_SKY130PDK)
- [**Schematic Design and Analysis of an 8-Word 8-Bit Static RAM with 6T Storage Cells using SKY130PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Schematic_Design_and_Analysis_of_an_8-Word_8-Bit_Static_RAM_with_6T_Storage_Cells_using_SKY130PDK)
- [**Design and Analysis of a 10MHz Two Stage Operational Amplifier Using GPDK045**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_a_10MHz_Two_Stage_Operational_Amplifier_Using_GPDK045)

### Here are the technical skills from your resume formatted as bullet points:

### Technical Skills
- **Hardware Description Languages**: Verilog, System Verilog
- **EDA Tools**: 
  - Cadence Virtuoso (Schematic Capture, Layout, Simulation)
  - Bambu (High-Level Synthesis)
  - Xschem (Schematic Capture)
  - Ngspice (Circuit Simulation)
  - Yosys (Logic Synthesis)
  - Netgen (LVS)
  - Magic VLSI (Layout and DRC)
  - OpenSTA (Static Timing Analysis, Power Analysis, and Technology Mapping)
- **Programming Languages**: C++
- **Scripting Languages**: Tcl, Python
- **Core Skills**:
  - RTL Design
  - Logic Synthesis
  - Physical Design
  - Schematic and Layout Design
  - Floor Planning
  - Placement
  - Routing
  - Clock Tree Synthesis
  - Power Planning
  - DRC and LVS Verification
  - VLSI Design Flow from RTL to GDSII


### Vision
I am constantly seeking new knowledge and innovative solutions to stay current with the latest trends in technology. My ambition is to become a VLSI Design Engineer, dedicated to creating top-tier designs that optimize both power and performance in the semiconductor chips that power our modern world.As an avid reader and lifelong learner, I am committed to understanding and leveraging the best resources and methodologies to deliver exceptional results in all my endeavors.

### Contact Information
- **Email:** balakrishnaramakrishnan@gmail.com
- **LinkedIn:** [linkedin.com/in/balakrishnark](http://www.linkedin.com/in/balakrishnark)

### Repository Purpose
This repository functions as a dynamic resume, spotlighting my skills through a curated selection of projects that demonstrate my capabilities. I am dedicated to expanding this collection continuously, aiming to build a comprehensive portfolio that showcases my evolving skills and diverse interests.
