<stg><name>mp_mul</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
:4  %a_V_read = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="224" op_0_bw="224" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %ah_V = call i224 @_ssdm_op_PartSelect.i224.i448.i32.i32(i448 %a_V_read, i32 224, i32 447)

]]></Node>
<StgValue><ssdm name="ah_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="224" op_0_bw="448">
<![CDATA[
:6  %al_V = trunc i448 %a_V_read to i224

]]></Node>
<StgValue><ssdm name="al_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="225" op_0_bw="224">
<![CDATA[
:7  %sext_ln68 = sext i224 %ah_V to i225

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="225" op_0_bw="224">
<![CDATA[
:8  %sext_ln68_1 = sext i224 %al_V to i225

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="113" op_0_bw="113" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp = call i113 @_ssdm_op_PartSelect.i113.i448.i32.i32(i448 %a_V_read, i32 224, i32 336)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="113" op_0_bw="448">
<![CDATA[
:10  %trunc_ln68 = trunc i448 %a_V_read to i113

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="225" op_0_bw="225" op_1_bw="225">
<![CDATA[
:11  %ahl_V = add i225 %sext_ln68, %sext_ln68_1

]]></Node>
<StgValue><ssdm name="ahl_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="112" op_0_bw="112" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %ah_V_1 = call i112 @_ssdm_op_PartSelect.i112.i448.i32.i32(i448 %a_V_read, i32 336, i32 447)

]]></Node>
<StgValue><ssdm name="ah_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="112" op_0_bw="112" op_1_bw="448" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %al_V_3 = call i112 @_ssdm_op_PartSelect.i112.i448.i32.i32(i448 %a_V_read, i32 224, i32 335)

]]></Node>
<StgValue><ssdm name="al_V_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="112" op_0_bw="112" op_1_bw="225" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %ah_V_2 = call i112 @_ssdm_op_PartSelect.i112.i225.i32.i32(i225 %ahl_V, i32 113, i32 224)

]]></Node>
<StgValue><ssdm name="ah_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
:33  %al_V_4 = add i113 %trunc_ln68, %tmp

]]></Node>
<StgValue><ssdm name="al_V_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="113" op_0_bw="112">
<![CDATA[
:14  %sext_ln68_2 = sext i112 %ah_V_1 to i113

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="113" op_0_bw="112">
<![CDATA[
:15  %sext_ln68_3 = sext i112 %al_V_3 to i113

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
:16  %ahl_V_2 = add i113 %sext_ln68_2, %sext_ln68_3

]]></Node>
<StgValue><ssdm name="ahl_V_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:17  %a0_V = call fastcc i224 @bc_mult(i112 %ah_V_1)

]]></Node>
<StgValue><ssdm name="a0_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:18  %a2_V = call fastcc i224 @bc_mult1(i112 %al_V_3)

]]></Node>
<StgValue><ssdm name="a2_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="226" op_0_bw="226" op_1_bw="113">
<![CDATA[
:19  %a1_V = call fastcc i226 @bc_mult_1(i113 %ahl_V_2)

]]></Node>
<StgValue><ssdm name="a1_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="448" op_0_bw="448" op_1_bw="224">
<![CDATA[
:31  %a2_V_1 = call fastcc i448 @koa_mult_h_1(i224 %al_V)

]]></Node>
<StgValue><ssdm name="a2_V_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="114" op_0_bw="112">
<![CDATA[
:34  %sext_ln68_4 = sext i112 %ah_V_2 to i114

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="114" op_0_bw="113">
<![CDATA[
:35  %sext_ln68_5 = sext i113 %al_V_4 to i114

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="114" op_0_bw="114" op_1_bw="114">
<![CDATA[
:36  %ahl_V_3 = add i114 %sext_ln68_5, %sext_ln68_4

]]></Node>
<StgValue><ssdm name="ahl_V_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:37  %a0_V_2 = call fastcc i224 @bc2_mult(i112 %ah_V_2)

]]></Node>
<StgValue><ssdm name="a0_V_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="226" op_0_bw="226" op_1_bw="113">
<![CDATA[
:38  %a2_V_2 = call fastcc i226 @bc2_mult_1(i113 %al_V_4)

]]></Node>
<StgValue><ssdm name="a2_V_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="228" op_0_bw="228" op_1_bw="114">
<![CDATA[
:39  %a1_V_1 = call fastcc i228 @bc_mult_2(i114 %ahl_V_3)

]]></Node>
<StgValue><ssdm name="a1_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:17  %a0_V = call fastcc i224 @bc_mult(i112 %ah_V_1)

]]></Node>
<StgValue><ssdm name="a0_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:18  %a2_V = call fastcc i224 @bc_mult1(i112 %al_V_3)

]]></Node>
<StgValue><ssdm name="a2_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="226" op_0_bw="226" op_1_bw="113">
<![CDATA[
:19  %a1_V = call fastcc i226 @bc_mult_1(i113 %ahl_V_2)

]]></Node>
<StgValue><ssdm name="a1_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="448" op_0_bw="448" op_1_bw="224">
<![CDATA[
:31  %a2_V_1 = call fastcc i448 @koa_mult_h_1(i224 %al_V)

]]></Node>
<StgValue><ssdm name="a2_V_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="224" op_0_bw="224" op_1_bw="112">
<![CDATA[
:37  %a0_V_2 = call fastcc i224 @bc2_mult(i112 %ah_V_2)

]]></Node>
<StgValue><ssdm name="a0_V_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="226" op_0_bw="226" op_1_bw="113">
<![CDATA[
:38  %a2_V_2 = call fastcc i226 @bc2_mult_1(i113 %al_V_4)

]]></Node>
<StgValue><ssdm name="a2_V_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="228" op_0_bw="228" op_1_bw="114">
<![CDATA[
:39  %a1_V_1 = call fastcc i228 @bc_mult_2(i114 %ahl_V_3)

]]></Node>
<StgValue><ssdm name="a1_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="227" op_0_bw="226">
<![CDATA[
:21  %lhs_V = sext i226 %a1_V to i227

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="227" op_0_bw="224">
<![CDATA[
:22  %rhs_V = sext i224 %a0_V to i227

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="227" op_0_bw="227" op_1_bw="227">
<![CDATA[
:23  %ret_V = sub nsw i227 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="229" op_0_bw="228">
<![CDATA[
:41  %lhs_V_1 = sext i228 %a1_V_1 to i229

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="229" op_0_bw="224">
<![CDATA[
:42  %rhs_V_1 = sext i224 %a0_V_2 to i229

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="229" op_0_bw="229" op_1_bw="229">
<![CDATA[
:43  %ret_V_2 = sub nsw i229 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="227" op_0_bw="224">
<![CDATA[
:24  %sext_ln215 = sext i224 %a2_V to i227

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="227" op_0_bw="227" op_1_bw="227">
<![CDATA[
:25  %ret_V_1 = sub i227 %ret_V, %sext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="229" op_0_bw="226">
<![CDATA[
:44  %sext_ln215_3 = sext i226 %a2_V_2 to i229

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="229" op_0_bw="229" op_1_bw="229">
<![CDATA[
:45  %ret_V_3 = sub i229 %ret_V_2, %sext_ln215_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="339" op_0_bw="339" op_1_bw="227" op_2_bw="112">
<![CDATA[
:26  %r_V_1 = call i339 @_ssdm_op_BitConcatenate.i339.i227.i112(i227 %ret_V_1, i112 0)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="339" op_0_bw="224">
<![CDATA[
:27  %sext_ln214 = sext i224 %a2_V to i339

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="339" op_0_bw="339" op_1_bw="339">
<![CDATA[
:28  %add_ln214 = add i339 %r_V_1, %sext_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="342" op_0_bw="342" op_1_bw="229" op_2_bw="113">
<![CDATA[
:46  %r_V_3 = call i342 @_ssdm_op_BitConcatenate.i342.i229.i113(i229 %ret_V_3, i113 0)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="342" op_0_bw="226">
<![CDATA[
:47  %sext_ln214_2 = sext i226 %a2_V_2 to i342

]]></Node>
<StgValue><ssdm name="sext_ln214_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="342" op_0_bw="342" op_1_bw="342">
<![CDATA[
:48  %add_ln214_2 = add i342 %r_V_3, %sext_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="448" op_0_bw="448" op_1_bw="224" op_2_bw="224">
<![CDATA[
:20  %r_V = call i448 @_ssdm_op_BitConcatenate.i448.i224.i224(i224 %a0_V, i224 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="339" op_0_bw="339" op_1_bw="339">
<![CDATA[
:28  %add_ln214 = add i339 %r_V_1, %sext_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="448" op_0_bw="339">
<![CDATA[
:29  %sext_ln214_1 = sext i339 %add_ln214 to i448

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
:30  %a0_V_1 = add i448 %sext_ln214_1, %r_V

]]></Node>
<StgValue><ssdm name="a0_V_1"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="450" op_0_bw="450" op_1_bw="224" op_2_bw="226">
<![CDATA[
:40  %r_V_2 = call i450 @_ssdm_op_BitConcatenate.i450.i224.i226(i224 %a0_V_2, i226 0)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="342" op_0_bw="342" op_1_bw="342">
<![CDATA[
:48  %add_ln214_2 = add i342 %r_V_3, %sext_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="450" op_0_bw="342">
<![CDATA[
:49  %sext_ln214_3 = sext i342 %add_ln214_2 to i450

]]></Node>
<StgValue><ssdm name="sext_ln214_3"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="450" op_0_bw="450" op_1_bw="450">
<![CDATA[
:50  %add_ln214_3 = add i450 %sext_ln214_3, %r_V_2

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
:30  %a0_V_1 = add i448 %sext_ln214_1, %r_V

]]></Node>
<StgValue><ssdm name="a0_V_1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="450" op_0_bw="450" op_1_bw="450">
<![CDATA[
:50  %add_ln214_3 = add i450 %sext_ln214_3, %r_V_2

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="451" op_0_bw="450">
<![CDATA[
:51  %lhs_V_2 = zext i450 %add_ln214_3 to i451

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="451" op_0_bw="448">
<![CDATA[
:52  %rhs_V_2 = zext i448 %a0_V_1 to i451

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
:53  %ret_V_4 = sub nsw i451 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
:53  %ret_V_4 = sub nsw i451 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="451" op_0_bw="448">
<![CDATA[
:54  %zext_ln215 = zext i448 %a2_V_1 to i451

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
:55  %ret_V_5 = sub i451 %ret_V_4, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="451" op_0_bw="451" op_1_bw="451">
<![CDATA[
:55  %ret_V_5 = sub i451 %ret_V_4, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="675" op_0_bw="675" op_1_bw="451" op_2_bw="224">
<![CDATA[
:56  %r_V_4 = call i675 @_ssdm_op_BitConcatenate.i675.i451.i224(i451 %ret_V_5, i224 0)

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="896" op_0_bw="675">
<![CDATA[
:57  %sext_ln1503 = sext i675 %r_V_4 to i896

]]></Node>
<StgValue><ssdm name="sext_ln1503"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="896" op_0_bw="896" op_1_bw="448" op_2_bw="448">
<![CDATA[
:58  %or_ln_i = call i896 @_ssdm_op_BitConcatenate.i896.i448.i448(i448 %a0_V_1, i448 %a2_V_1)

]]></Node>
<StgValue><ssdm name="or_ln_i"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="896" op_0_bw="896" op_1_bw="896">
<![CDATA[
:59  %add_ln209 = add i896 %or_ln_i, %sext_ln1503

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i448 %a_V), !map !305

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i448 %b_V), !map !311

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="896">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i896* %c_V), !map !315

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @mp_mul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="896" op_0_bw="896" op_1_bw="896">
<![CDATA[
:59  %add_ln209 = add i896 %or_ln_i, %sext_ln1503

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="896" op_2_bw="896">
<![CDATA[
:60  call void @_ssdm_op_Write.ap_auto.i896P(i896* %c_V, i896 %add_ln209)

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
:61  ret void

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
