---
name: Table 2-46
full_name: Table 2-46. Additional MSRs Supported by 12th Generation Intel® Core™ Processors Supporting Performance Hybrid Architecture
supported_cpu:
- 06_97H
- 06_9AH
- 06_BFH
msr:
- value: 33H
  name: MSR_MEMORY_CTRL
  bitfields:
  - bit: '26:0'
    description: Reserved
  - bit: '27'
    long_description: UC_STORE_THROTTLE If set to 1, when enabled, the processor will only allow one in-progress UC store at a time.
    description: UC_STORE_THROTTLE
  - bit: '28'
    long_description: 'UC_LOCK_DISABLE If set to 1, a UC load lock will trigger a #GP fault.'
    description: UC_LOCK_DISABLE
  - bit: '29'
    access: '0'
    long_description: 'Enable #AC exception for split locked accesses: Cause #AC exception for split locked access at all CPL irrespective of CR0.AM or EFLAGS.AC. If bits 29 and 31 are both set, bit 29 takes precedence.'
    description: 'Enable #AC exception for split locked accesses'
  - bit: '30'
    description: Reserved
  - bit: '31'
    description: Reserved
  scope: Core
  description: Memory Control Register
- value: BCH
  name: IA32_MISC_PACKAGE_CTLS
  scope: Package
  access: R/W
  description: Power Filtering Control
  long_description: Power Filtering Control IA32_ARCH_CAPABILITIES[bit 10] enumerates support for this MSR. See Table 2-2.
  see_table:
  - 2-2
- value: C7H
  name: IA32_PMC6
  scope: Core
  access: R/W
  description: General Performance Counter 6
  long_description: General Performance Counter 6 See Table 2-2.
  see_table:
  - 2-2
- value: C8H
  name: IA32_PMC7
  scope: Core
  access: R/W
  description: General Performance Counter 7
  long_description: General Performance Counter 7 See Table 2-2.
  see_table:
  - 2-2
- value: CFH
  name: IA32_CORE_CAPABILITIES
  bitfields:
  - bit: '0'
    long_description: 'STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP.'
    description: STLB_QOS_SUPPORTED
  - bit: '1'
    description: Reserved
  - bit: '2'
    description: FUSA_SUPPORTED
  - bit: '3'
    long_description: RSM_IN_CPL0_ONLY When set to 1, the RSM instruction is only allowed in CPL0 (#GP triggered in any CPL != 0). When set to 0, then any CPL may execute the RSM instruction.
    description: RSM_IN_CPL0_ONLY
  - bit: '4'
    long_description: UC_LOCK_DISABLE_SUPPORTED When set to 1, processor supports UC load lock disable feature.
    description: UC_LOCK_DISABLE_SUPPORTED
  - bit: '5'
    long_description: 'SPLIT_LOCK_DISABLE_SUPPORTED When set to 1, the ability to set MEMORY_CONTROL (MSR 33H) bit 29 enables an #AC to be created when a split lock is detected.'
    description: SPLIT_LOCK_DISABLE_SUPPORTED
  - bit: '6'
    long_description: 'SNOOP_FILTER_QOS_SUPPORTED When set to 1, the Snoop Filter Qos Mask MSRs are supported. When set to 0, access to these MSRs will #GP.'
    description: SNOOP_FILTER_QOS_SUPPORTED
  - bit: '7'
    long_description: UC_STORE_THROTTLING_SUPPORTED When set 1, UC Store throttle capability exist through MSR_MEMORY_CTRL (33H) bit 27.
    description: UC_STORE_THROTTLING_SUPPORTED
  - bit: '31:8'
    description: Reserved
  scope: Package
  access: R/O
  description: IA32 Core Capabilities Register
  long_description: IA32 Core Capabilities Register If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration function for model-specific behavior.
- value: E1H
  name: IA32_UMWAIT_CONTROL
  access: R/W
  description: UMWAIT Control
  long_description: UMWAIT Control See Table 2-2.
  see_table:
  - 2-2
- value: 10AH
  name: IA32_ARCH_CAPABILITIES
  access: R/O
  description: Enumeration of Architectural Features
  long_description: Enumeration of Architectural Features See Table 2-2.
  see_table:
  - 2-2
- value: 18CH
  name: IA32_PERFEVTSEL6
  scope: Core
  description: See Table 2-20
  see_table:
  - 2-20
- value: 18DH
  name: IA32_PERFEVTSEL7
  scope: Core
  description: See Table 2-20
  see_table:
  - 2-20
- value: 195H
  name: IA32_OVERCLOCKING_STATUS
  scope: Package
  access: R/O
  description: Overclocking Status
  long_description: Overclocking Status IA32_ARCH_CAPABILITIES[bit 23] enumerates support for this MSR. See Table 2-2.
  see_table:
  - 2-2
- value: 1ADH
  name: MSR_PRIMARY_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    long_description: 'MAX_TURBO_GROUP_0: Maximum turbo ratio limit with 1 core active.'
    description: MAX_TURBO_GROUP_0
  - bit: '15:8'
    long_description: 'MAX_TURBO_GROUP_1: Maximum turbo ratio limit with 2 cores active.'
    description: MAX_TURBO_GROUP_1
  - bit: '23:16'
    long_description: 'MAX_TURBO_GROUP_2: Maximum turbo ratio limit with 3 cores active.'
    description: MAX_TURBO_GROUP_2
  - bit: '31:24'
    long_description: 'MAX_TURBO_GROUP_3: Maximum turbo ratio limit with 4 cores active.'
    description: MAX_TURBO_GROUP_3
  - bit: '39:32'
    long_description: 'MAX_TURBO_GROUP_4: Maximum turbo ratio limit with 5 cores active.'
    description: MAX_TURBO_GROUP_4
  - bit: '47:40'
    long_description: 'MAX_TURBO_GROUP_5: Maximum turbo ratio limit with 6 cores active.'
    description: MAX_TURBO_GROUP_5
  - bit: '55:48'
    long_description: 'MAX_TURBO_GROUP_6: Maximum turbo ratio limit with 7 cores active.'
    description: MAX_TURBO_GROUP_6
  - bit: '63:56'
    long_description: 'MAX_TURBO_GROUP_7: Maximum turbo ratio limit with 8 cores active.'
    description: MAX_TURBO_GROUP_7
  scope: Package
  access: R/W
  description: Primary Maximum Turbo Ratio Limit
  long_description: Primary Maximum Turbo Ratio Limit Software can configure these limits when MSR_PLATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each group. Maximum ratio for groups with more cores must decrease monotonically.
- value: 493H
  name: IA32_VMX_EXIT_CTLS2
  description: See Table 2-2
  see_table:
  - 2-2
- value: 4C7H
  name: IA32_A_PMC6
  access: R/W
  description: Full Width Writable IA32_PMC6 Alias
  long_description: Full Width Writable IA32_PMC6 Alias See Table 2-2.
  see_table:
  - 2-2
- value: 4C8H
  name: IA32_A_PMC7
  access: R/W
  description: Full Width Writable IA32_PMC7 Alias
  long_description: Full Width Writable IA32_PMC7 Alias See Table 2-2.
  see_table:
  - 2-2
- value: 650H
  name: MSR_SECONDARY_TURBO_RATIO_LIMIT
  bitfields:
  - bit: '7:0'
    long_description: 'MAX_TURBO_GROUP_0: Maximum turbo ratio limit with 1 core active.'
    description: MAX_TURBO_GROUP_0
  - bit: '15:8'
    long_description: 'MAX_TURBO_GROUP_1: Maximum turbo ratio limit with 2 cores active.'
    description: MAX_TURBO_GROUP_1
  - bit: '23:16'
    long_description: 'MAX_TURBO_GROUP_2: Maximum turbo ratio limit with 3 cores active.'
    description: MAX_TURBO_GROUP_2
  - bit: '31:24'
    long_description: 'MAX_TURBO_GROUP_3: Maximum turbo ratio limit with 4 cores active.'
    description: MAX_TURBO_GROUP_3
  - bit: '39:32'
    long_description: 'MAX_TURBO_GROUP_4: Maximum turbo ratio limit with 5 cores active.'
    description: MAX_TURBO_GROUP_4
  - bit: '47:40'
    long_description: 'MAX_TURBO_GROUP_5: Maximum turbo ratio limit with 6 cores active.'
    description: MAX_TURBO_GROUP_5
  - bit: '55:48'
    long_description: 'MAX_TURBO_GROUP_6: Maximum turbo ratio limit with 7 cores active.'
    description: MAX_TURBO_GROUP_6
  - bit: '63:56'
    long_description: 'MAX_TURBO_GROUP_7: Maximum turbo ratio limit with 8 cores active.'
    description: MAX_TURBO_GROUP_7
  scope: Package
  access: R/W
  description: Secondary Maximum Turbo Ratio Limit
  long_description: Secondary Maximum Turbo Ratio Limit Software can configure these limits when MSR_PLATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each group. Maximum ratio for groups with more cores must decrease monotonically.
- value: 664H
  name: MSR_MC6_RESIDENCY_COUNTER
  bitfields:
  - bit: '63:0'
    long_description: Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.
    description: Time that this module is in module-specific C6 states
  scope: Module
  access: R/0
  description: Module C6 Residency Counter
  long_description: 'Module C6 Residency Counter Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.'
- value: 6E1H
  name: IA32_PKRS
  access: R/W
  description: Specifies the PK permissions associated with each
  long_description: Specifies the PK permissions associated with each protection domain for supervisor pages See Table 2-2.
  see_table:
  - 2-2
- value: 776H
  name: IA32_HWP_CTL
  description: See Table 2-2
  see_table:
  - 2-2
- value: 981H
  name: IA32_TME_CAPABILITY
  description: Memory Encryption Capability MSR
  long_description: Memory Encryption Capability MSR See Table 2-2.
  see_table:
  - 2-2
- value: 1200H-121FH
  name: IA32_LBR_x_INFO
  access: R/W
  description: Last Branch Record Entry X Info Register
  long_description: Last Branch Record Entry X Info Register See Table 2-2.
  see_table:
  - 2-2
- value: 14CEH
  name: IA32_LBR_CTL
  access: R/W
  description: Last Branch Record Enabling and Configuration
  long_description: Last Branch Record Enabling and Configuration Register See Table 2-2.
  see_table:
  - 2-2
- value: 14CFH
  name: IA32_LBR_DEPTH
  access: R/W
  description: Last Branch Record Maximum Stack Depth Register
  long_description: Last Branch Record Maximum Stack Depth Register See Table 2-2.
  see_table:
  - 2-2
- value: 1500H-151FH
  name: IA32_LBR_x_FROM_IP
  access: R/W
  description: Last Branch Record Entry X Source IP Register
  long_description: Last Branch Record Entry X Source IP Register See Table 2-2.
  see_table:
  - 2-2
- value: 1600H-161FH
  name: IA32_LBR_x_TO_IP
  access: R/W
  description: Last Branch Record Entry X Destination IP Register
  long_description: Last Branch Record Entry X Destination IP Register See Table 2-2.
  see_table:
  - 2-2
- value: 17D2H
  name: IA32_THREAD_FEEDBACK_CHAR
  access: R/O
  description: Thread Feedback Characteristics
  long_description: Thread Feedback Characteristics See Table 2-2.
  see_table:
  - 2-2
- value: 17D4H
  name: IA32_HW_FEEDBACK_THREAD_CONFIG
  access: R/W
  description: Hardware Feedback Thread Configuration
  long_description: Hardware Feedback Thread Configuration See Table 2-2.
  see_table:
  - 2-2
- value: 17DAH6106
  access: R/W
  description: History Reset Enable
  long_description: History Reset Enable See Table 2-2.
  see_table:
  - 2-2
