#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 03 13:59:38 2017
# Process ID: 12480
# Current directory: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/impl_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vdi -applog -messageDb vivado.pb -mode batch -source AUDIO_FX_TOP.tcl -notrace
# Log file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP.vdi
# Journal file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'nolabel_line83/dmg1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'pb/dmg0'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 483.551 ; gain = 277.102
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.518 . Memory (MB): peak = 486.824 ; gain = 3.273
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1111b672f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af3154e3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 932.020 ; gain = 0.031

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: 180dcaa35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 932.020 ; gain = 0.031

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 255 unconnected nets.
INFO: [Opt 31-11] Eliminated 6 unconnected cells.
Phase 3 Sweep | Checksum: 6c53a5fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 932.020 ; gain = 0.031

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 932.020 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 6c53a5fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 932.020 ; gain = 0.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6c53a5fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 932.020 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 932.020 ; gain = 448.469
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 932.020 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 932.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 932.020 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 13f71764

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 932.020 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 13f71764

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 932.020 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'nolabel_line83/clk8k/COUNT[0]_i_2' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	nolabel_line83/COUNT_reg[0] {FDRE}
	nolabel_line83/COUNT_reg[10] {FDRE}
	nolabel_line83/COUNT_reg[11] {FDRE}
	nolabel_line83/COUNT_reg[12] {FDRE}
	nolabel_line83/COUNT_reg[13] {FDRE}
WARNING: [Place 30-568] A LUT 'clk20k/COUNT[0]_i_2__0' is driving clock pin of 13 registers. This could lead to large hold time violations. First few involved registers are:
	pb/COUNT_reg[10] {FDRE}
	pb/COUNT_reg[0] {FDRE}
	pb/COUNT_reg[11] {FDRE}
	pb/COUNT_reg[12] {FDRE}
	pb/COUNT_reg[4] {FDRE}
WARNING: [Place 30-568] A LUT 'pb/debouncer/toggle_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	pb/toggle_reg {FDRE}
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 13f71764

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 13f71764

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 13f71764

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 1c1d4899

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 1c1d4899

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db60ce84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 951.039 ; gain = 19.020

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 143a7fd78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 951.039 ; gain = 19.020

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 143a7fd78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 963.270 ; gain = 31.250
Phase 1.2.1 Place Init Design | Checksum: faf474ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 978.207 ; gain = 46.188
Phase 1.2 Build Placer Netlist Model | Checksum: faf474ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: faf474ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 978.207 ; gain = 46.188
Phase 1 Placer Initialization | Checksum: faf474ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e2f9bc90

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e2f9bc90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d064dc6f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1985838c0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1985838c0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2039f65ad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2039f65ad

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 227ef7bfd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 268f5d1e7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 268f5d1e7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 268f5d1e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 978.207 ; gain = 46.188
Phase 3 Detail Placement | Checksum: 268f5d1e7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 978.207 ; gain = 46.188

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1a2314d99

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.474. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 114f8a127

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.371 ; gain = 72.352
Phase 4.1 Post Commit Optimization | Checksum: 114f8a127

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 114f8a127

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 114f8a127

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 114f8a127

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 114f8a127

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.371 ; gain = 72.352

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1ae15b05d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.371 ; gain = 72.352
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae15b05d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.371 ; gain = 72.352
Ending Placer Task | Checksum: 198e81499

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1004.371 ; gain = 72.352
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1004.371 ; gain = 72.352
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.371 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1004.371 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1004.371 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1004.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: af1d2e16 ConstDB: 0 ShapeSum: e9cae683 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b8e9e84a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1114.266 ; gain = 104.738

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b8e9e84a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.266 ; gain = 104.738

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b8e9e84a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.266 ; gain = 104.738

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b8e9e84a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.266 ; gain = 104.738
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16beccfef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1146.430 ; gain = 136.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.421  | TNS=0.000  | WHS=-0.070 | THS=-1.771 |

Phase 2 Router Initialization | Checksum: 17c487f45

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1151.754 ; gain = 142.227

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24d5ea8ec

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1190.473 ; gain = 180.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8021
 Number of Nodes with overlaps = 1058
 Number of Nodes with overlaps = 428
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ba168c93

Time (s): cpu = 00:03:28 ; elapsed = 00:02:06 . Memory (MB): peak = 1207.160 ; gain = 197.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.437  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 145e0ad22

Time (s): cpu = 00:03:28 ; elapsed = 00:02:06 . Memory (MB): peak = 1207.160 ; gain = 197.633
Phase 4 Rip-up And Reroute | Checksum: 145e0ad22

Time (s): cpu = 00:03:28 ; elapsed = 00:02:06 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12e9d5f74

Time (s): cpu = 00:03:29 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.530  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 12e9d5f74

Time (s): cpu = 00:03:29 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e9d5f74

Time (s): cpu = 00:03:29 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633
Phase 5 Delay and Skew Optimization | Checksum: 12e9d5f74

Time (s): cpu = 00:03:29 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ce9ecdc

Time (s): cpu = 00:03:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.530  | TNS=0.000  | WHS=0.186  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ce9ecdc

Time (s): cpu = 00:03:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633
Phase 6 Post Hold Fix | Checksum: 15ce9ecdc

Time (s): cpu = 00:03:30 ; elapsed = 00:02:07 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.40357 %
  Global Horizontal Routing Utilization  = 7.34487 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ce9ecdc

Time (s): cpu = 00:03:30 ; elapsed = 00:02:08 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ce9ecdc

Time (s): cpu = 00:03:30 ; elapsed = 00:02:08 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c60fad7d

Time (s): cpu = 00:03:32 ; elapsed = 00:02:09 . Memory (MB): peak = 1207.160 ; gain = 197.633

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.530  | TNS=0.000  | WHS=0.186  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c60fad7d

Time (s): cpu = 00:03:32 ; elapsed = 00:02:09 . Memory (MB): peak = 1207.160 ; gain = 197.633
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:32 ; elapsed = 00:02:09 . Memory (MB): peak = 1207.160 ; gain = 197.633

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:12 . Memory (MB): peak = 1207.160 ; gain = 202.789
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1207.160 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/impl_1/AUDIO_FX_TOP_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 03 14:03:41 2017...
