

================================================================
== Vivado HLS Report for 'copy_weight_fmem2buf_1'
================================================================
* Date:           Sun Apr 28 15:50:20 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|  325|   25|  325|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   24|  324| 12 ~ 162 |          -|          -|       2|    no    |
        | + Loop 1.1  |   10|  160|        10|          -|          -| 1 ~ 16 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (tmp_16)
	2  / (!tmp_16)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mLoops_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %mLoops)"   --->   Operation 13 'read' 'mLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nLoops_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %nLoops)"   --->   Operation 14 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %m)"   --->   Operation 15 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)"   --->   Operation 16 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 17 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_offset_cast = zext i31 %weights_offset_read to i32"   --->   Operation 18 'zext' 'weights_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %weight_buffer_9_V, half* %weight_buffer_10_V, half* %weight_buffer_11_V, half* %weight_buffer_12_V, half* %weight_buffer_13_V, half* %weight_buffer_14_V, half* %weight_buffer_15_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [7 x i8]* @p_str37, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_562 = trunc i6 %n_read to i5"   --->   Operation 38 'trunc' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_562, i6 0)" [mobile_net_hls_v1/conv.hpp:248]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_cast3 = zext i11 %tmp to i12" [mobile_net_hls_v1/conv.hpp:248]   --->   Operation 40 'zext' 'tmp_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_cast = zext i7 %m_read to i12" [mobile_net_hls_v1/conv.hpp:248]   --->   Operation 41 'zext' 'm_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%base_addr = add i12 %m_cast, %tmp_cast3" [mobile_net_hls_v1/conv.hpp:248]   --->   Operation 42 'add' 'base_addr' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_563 = trunc i7 %mLoops_read to i6" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 43 'trunc' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:250]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%base_addr_d2 = phi i12 [ %base_addr, %0 ], [ %base_addr_d1_8, %6 ]"   --->   Operation 45 'phi' 'base_addr_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_3, %6 ]"   --->   Operation 46 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %tn, %nLoops_read" [mobile_net_hls_v1/conv.hpp:250]   --->   Operation 47 'icmp' 'exitcond' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.54ns)   --->   "%tn_3 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:250]   --->   Operation 48 'add' 'tn_3' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %2" [mobile_net_hls_v1/conv.hpp:250]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str255)" [mobile_net_hls_v1/conv.hpp:251]   --->   Operation 50 'specregionbegin' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:252]   --->   Operation 51 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 52 'br' <Predicate = (!exitcond)> <Delay = 0.65>
ST_2 : Operation 53 [1/1] (1.83ns)   --->   "%full_n_i2_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %weight_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:268]   --->   Operation 53 'nbwrite' 'full_n_i2_0' <Predicate = (exitcond)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:269]   --->   Operation 54 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%base_addr_d = phi i12 [ %base_addr_d2, %2 ], [ %base_addr_d2_7, %5 ]"   --->   Operation 55 'phi' 'base_addr_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tm = phi i5 [ 0, %2 ], [ %tm_3, %5 ]"   --->   Operation 56 'phi' 'tm' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tm_cast_cast = zext i5 %tm to i6" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 57 'zext' 'tm_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.78ns)   --->   "%tmp_16 = icmp slt i6 %tm_cast_cast, %tmp_563" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 58 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.78ns)   --->   "%tm_3 = add i5 %tm, 1" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 60 'add' 'tm_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %4, label %6" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i12 %base_addr_d to i32" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 62 'zext' 'tmp_122_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_564 = trunc i5 %tm to i4" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 63 'trunc' 'tmp_564' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.00ns)   --->   "%sum = add i32 %weights_offset_cast, %tmp_122_cast" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 64 'add' 'sum' <Predicate = (tmp_16)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sum_cast = zext i32 %sum to i64" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 65 'zext' 'sum_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr half* %weights, i64 %sum_cast" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 66 'getelementptr' 'weights_addr' <Predicate = (tmp_16)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%base_addr_d1_8 = add i12 %base_addr_d2, 64" [mobile_net_hls_v1/conv.hpp:266]   --->   Operation 67 'add' 'base_addr_d1_8' <Predicate = (!tmp_16)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str255, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:267]   --->   Operation 68 'specregionend' 'empty' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:250]   --->   Operation 69 'br' <Predicate = (!tmp_16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 70 [7/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 70 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 71 [6/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 71 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 72 [5/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 72 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 73 [4/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 73 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 74 [3/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 74 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 75 [2/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 75 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 76 [1/7] (3.67ns)   --->   "%tmp_363_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 1)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 76 'readreq' 'tmp_363_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.67>
ST_11 : Operation 77 [1/1] (3.67ns)   --->   "%tmp_565 = call half @_ssdm_op_Read.m_axi.halfP(half* %weights_addr)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 77 'read' 'tmp_565' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (0.78ns)   --->   "switch i4 %tmp_564, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 78 'switch' <Predicate = true> <Delay = 0.78>

State 12 <SV = 11> <Delay = 1.63>
ST_12 : Operation 79 [1/1] (1.63ns)   --->   "%full_n_i_0_045 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_14_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 79 'nbwrite' 'full_n_i_0_045' <Predicate = (tmp_564 == 14)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 80 'br' <Predicate = (tmp_564 == 14)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.63ns)   --->   "%full_n_i_0_044 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_13_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 81 'nbwrite' 'full_n_i_0_044' <Predicate = (tmp_564 == 13)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 82 'br' <Predicate = (tmp_564 == 13)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (1.63ns)   --->   "%full_n_i_0_043 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_12_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 83 'nbwrite' 'full_n_i_0_043' <Predicate = (tmp_564 == 12)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 84 'br' <Predicate = (tmp_564 == 12)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.63ns)   --->   "%full_n_i_0_042 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_11_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 85 'nbwrite' 'full_n_i_0_042' <Predicate = (tmp_564 == 11)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 86 'br' <Predicate = (tmp_564 == 11)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (1.63ns)   --->   "%full_n_i_0_041 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_10_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 87 'nbwrite' 'full_n_i_0_041' <Predicate = (tmp_564 == 10)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 88 'br' <Predicate = (tmp_564 == 10)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (1.63ns)   --->   "%full_n_i_0_040 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_9_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 89 'nbwrite' 'full_n_i_0_040' <Predicate = (tmp_564 == 9)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 90 'br' <Predicate = (tmp_564 == 9)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (1.63ns)   --->   "%full_n_i_0_039 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_8_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 91 'nbwrite' 'full_n_i_0_039' <Predicate = (tmp_564 == 8)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 92 'br' <Predicate = (tmp_564 == 8)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.63ns)   --->   "%full_n_i_0_038 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_7_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 93 'nbwrite' 'full_n_i_0_038' <Predicate = (tmp_564 == 7)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 94 'br' <Predicate = (tmp_564 == 7)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (1.63ns)   --->   "%full_n_i_0_037 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_6_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 95 'nbwrite' 'full_n_i_0_037' <Predicate = (tmp_564 == 6)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 96 'br' <Predicate = (tmp_564 == 6)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (1.63ns)   --->   "%full_n_i_0_036 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_5_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 97 'nbwrite' 'full_n_i_0_036' <Predicate = (tmp_564 == 5)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 98 'br' <Predicate = (tmp_564 == 5)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.63ns)   --->   "%full_n_i_0_035 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_4_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 99 'nbwrite' 'full_n_i_0_035' <Predicate = (tmp_564 == 4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 100 'br' <Predicate = (tmp_564 == 4)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.63ns)   --->   "%full_n_i_0_034 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_3_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 101 'nbwrite' 'full_n_i_0_034' <Predicate = (tmp_564 == 3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 102 'br' <Predicate = (tmp_564 == 3)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.63ns)   --->   "%full_n_i_0_033 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_2_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 103 'nbwrite' 'full_n_i_0_033' <Predicate = (tmp_564 == 2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 104 'br' <Predicate = (tmp_564 == 2)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.63ns)   --->   "%full_n_i_0_032 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_1_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 105 'nbwrite' 'full_n_i_0_032' <Predicate = (tmp_564 == 1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 106 'br' <Predicate = (tmp_564 == 1)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.63ns)   --->   "%full_n_i_0_031 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_0_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 107 'nbwrite' 'full_n_i_0_031' <Predicate = (tmp_564 == 0)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 108 'br' <Predicate = (tmp_564 == 0)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.63ns)   --->   "%full_n_i_0_046 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_15_V, half %tmp_565)" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 109 'nbwrite' 'full_n_i_0_046' <Predicate = (tmp_564 == 15)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:262]   --->   Operation 110 'br' <Predicate = (tmp_564 == 15)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.80ns)   --->   "%base_addr_d2_7 = add i12 %base_addr_d, 1" [mobile_net_hls_v1/conv.hpp:264]   --->   Operation 111 'add' 'base_addr_d2_7' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:254]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 0.798ns
The critical path consists of the following:
	wire read on port 'm' [26]  (0 ns)
	'add' operation ('base_addr', mobile_net_hls_v1/conv.hpp:248) [53]  (0.798 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write on port 'weight_cntl_V' (mobile_net_hls_v1/conv.hpp:268) [139]  (1.84 ns)

 <State 3>: 1.01ns
The critical path consists of the following:
	'phi' operation ('base_addr_d2') with incoming values : ('base_addr', mobile_net_hls_v1/conv.hpp:248) ('base_addr_d2', mobile_net_hls_v1/conv.hpp:264) ('base_addr_d1', mobile_net_hls_v1/conv.hpp:266) [67]  (0 ns)
	'add' operation ('sum', mobile_net_hls_v1/conv.hpp:262) [77]  (1.01 ns)

 <State 4>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 6>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 8>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 10>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [80]  (3.67 ns)

 <State 11>: 3.67ns
The critical path consists of the following:
	bus read on port 'weights' (mobile_net_hls_v1/conv.hpp:262) [81]  (3.67 ns)

 <State 12>: 1.64ns
The critical path consists of the following:
	fifo write on port 'weight_buffer_14_V' (mobile_net_hls_v1/conv.hpp:262) [84]  (1.64 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
