[{"id": "1", "content": "Define a module named TopModule with the specified interface including inputs clk, reset, and d (8 bits), and output q (8 bits).\n\nRetrieved Related Information:\n- clk: input clock signal (Type:Signal)\n- reset: input reset signal, active high (Type:Signal)\n- d: 8-bit input data (Type:Signal)\n- q: 8-bit output data (Type:Signal)\n- On the negative edge of clk, if reset is high, all D flip-flops are set to 0x34. (Type:StateTransition)\n- On the negative edge of clk, if reset is low, the value of d is loaded into the flip-flops. (Type:StateTransition)\n\n", "source": "Implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.", "parent_tasks": []}, {"id": "2", "content": "Implement 8 D flip-flops inside the TopModule. Each flip-flop should capture the corresponding bit of input d on the negative edge of clk.\n\nRetrieved Related Information:\n- clk: input clock signal (Type:Signal)\n- d: 8-bit input data (Type:Signal)\n- q: 8-bit output data (Type:Signal)\n- On the negative edge of clk, if reset is high, all D flip-flops are set to 0x34. (Type:StateTransition)\n- On the negative edge of clk, if reset is low, the value of d is loaded into the flip-flops. (Type:StateTransition)\n\n", "source": "All DFFs should be triggered by the negative edge of clk.", "parent_tasks": ["1"]}, {"id": "3", "content": "Add synchronous reset functionality to each D flip-flop. When reset is high, each flip-flop should be set to the corresponding bit of the value 0x34.\n\nRetrieved Related Information:\n- reset: input reset signal, active high (Type:Signal)\n- On the negative edge of clk, if reset is high, all D flip-flops are set to 0x34. (Type:StateTransition)\n\n", "source": "The flip-flops must be reset to 0x34 rather than zero.", "parent_tasks": ["2"]}, {"id": "4", "content": "Connect the output of each D flip-flop to the corresponding bit of output q.\n\nRetrieved Related Information:\nq: 8-bit output data (Type:Signal)\nOn the negative edge of clk, if reset is low, the value of d is loaded into the flip-flops. (Type:StateTransition)\n\n", "source": "output q (8 bits)", "parent_tasks": ["3"]}]