//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Sun May  4 21:05:29 2025

//Source file index table:
//file0 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/ADC_module.v"
//file1 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Acquisition.v"
//file2 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Neo_TOP.v"
//file3 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/PSRAM.v"
//file4 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Post_process.v"
//file5 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/Sync_Debouncer.v"
//file6 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/UART.v"
//file7 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll/gowin_rpll.v"
//file8 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll1/gowin_rpll.v"
//file9 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll2/gowin_rpll2.v"
//file10 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll3/gowin_rpll3.v"
//file11 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll4/gowin_rpll4.v"
//file12 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll5/gowin_rpll5.v"
//file13 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll6/gowin_rpll6.v"
//file14 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll7/gowin_rpll7.v"
//file15 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_rpll9/gowin_rpll9.v"
//file16 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_sdpb/gowin_sdpb.v"
//file17 "\C:/Tupao/GowinFPGA/GowinProjects/4.final_attempt/src/gowin_sdpb1/gowin_sdpb1.v"
`timescale 100 ps/100 ps
module gowin_rpll9 (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=3;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=2;
defparam rpll_inst.ODIV_SEL=16;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll9 */
module memory_driver (
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  n139_5,
  burst_mode,
  n193_23,
  stop_acquisition,
  BRAM_empty_Z,
  n187_19,
  clk_PSRAM,
  address,
  mem_sio_1_in,
  mem_sio_2_in,
  mem_sio_3_in,
  read_write,
  data_in_1,
  data_in_2,
  data_in_3,
  step,
  acq_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_1_0_5,
  n88_6,
  n87_6,
  n86_6,
  n58_6,
  n57_6,
  n56_6,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  n59_8,
  n89_8,
  data_out_1_Z,
  data_out_2_Z,
  data_out_3_Z
)
;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input n139_5;
input burst_mode;
input n193_23;
input stop_acquisition;
input BRAM_empty_Z;
input n187_19;
input clk_PSRAM;
input [22:1] address;
input [3:0] mem_sio_1_in;
input [3:0] mem_sio_2_in;
input [3:0] mem_sio_3_in;
input [1:0] read_write;
input [15:0] data_in_1;
input [15:0] data_in_2;
input [15:0] data_in_3;
input [2:0] step;
output acq_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_1_0_5;
output n88_6;
output n87_6;
output n86_6;
output n58_6;
output n57_6;
output n56_6;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output n59_8;
output n89_8;
output [15:0] data_out_1_Z;
output [15:0] data_out_2_Z;
output [15:0] data_out_3_Z;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n701_3;
wire n780_3;
wire n784_3;
wire n788_3;
wire n1505_3;
wire n913_3;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n900_15;
wire n900_17;
wire n925_14;
wire n950_14;
wire n979_14;
wire n1004_14;
wire n1029_14;
wire n1058_14;
wire n1083_14;
wire n1108_14;
wire n471_11;
wire n456_14;
wire n458_12;
wire n460_12;
wire n462_12;
wire n466_12;
wire n468_12;
wire n633_10;
wire n247_4;
wire n248_4;
wire n249_4;
wire n415_5;
wire n415_6;
wire n701_4;
wire n780_4;
wire n780_5;
wire n780_6;
wire n784_4;
wire n784_5;
wire n788_4;
wire n1505_4;
wire n913_4;
wire n913_5;
wire mem_sio_1_0_6;
wire mem_sio_1_0_7;
wire n471_12;
wire burst_counter_6_9;
wire burst_counter_6_10;
wire n900_18;
wire n900_19;
wire n900_20;
wire n925_15;
wire n925_16;
wire n925_17;
wire n925_18;
wire n950_15;
wire n950_16;
wire n950_17;
wire n979_15;
wire n979_16;
wire n1004_15;
wire n1004_16;
wire n1029_15;
wire n1029_16;
wire n1058_15;
wire n1058_16;
wire n1083_15;
wire n1083_16;
wire n1108_15;
wire n1108_16;
wire n631_13;
wire n456_15;
wire n462_13;
wire n247_5;
wire n249_5;
wire n250_5;
wire n780_7;
wire n780_8;
wire n780_9;
wire n780_10;
wire n780_11;
wire n780_12;
wire n780_13;
wire n784_6;
wire n784_7;
wire n784_8;
wire n784_9;
wire n788_5;
wire n788_6;
wire n788_7;
wire n913_6;
wire n913_8;
wire n913_9;
wire mem_sio_1_0_8;
wire mem_sio_1_0_9;
wire mem_sio_1_0_10;
wire n847_6;
wire reading_10;
wire reading_11;
wire burst_counter_6_11;
wire n900_21;
wire n900_22;
wire n900_23;
wire n900_24;
wire n925_20;
wire n925_22;
wire n925_23;
wire n950_18;
wire n950_19;
wire n950_20;
wire n471_14;
wire n780_15;
wire n780_16;
wire n780_17;
wire n780_18;
wire n780_19;
wire n784_10;
wire burst_counter_6_12;
wire n950_22;
wire n780_20;
wire n913_11;
wire reading_13;
wire n456_18;
wire n464_14;
wire n631_15;
wire writing_11;
wire n847_8;
wire n925_25;
wire n415_8;
wire n471_16;
wire n950_25;
wire n950_27;
wire n780_22;
wire n925_27;
wire n471_18;
wire n250_7;
wire n791_6;
wire n247_7;
wire n900_28;
wire n900_30;
wire n847_10;
wire n890_3;
wire n891_3;
wire n892_3;
wire n915_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n1048_3;
wire n1049_3;
wire n1050_3;
wire reading;
wire writing;
wire delay;
wire n101_6;
wire [22:1] address_reg;
wire [5:0] counter;
wire [6:0] burst_counter;
wire [0:0] mem_sio_reg_1;
wire [0:0] mem_sio_reg_2;
wire [0:0] mem_sio_reg_3;
wire VCC;
wire GND;
  LUT4 n248_s0 (
    .F(n248_3),
    .I0(counter[4]),
    .I1(n248_4),
    .I2(n247_4),
    .I3(counter[5]) 
);
defparam n248_s0.INIT=16'h0708;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(counter[4]),
    .I2(n248_4) 
);
defparam n249_s0.INIT=8'h14;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(counter[2]),
    .I1(n250_7),
    .I2(n247_4),
    .I3(counter[3]) 
);
defparam n250_s0.INIT=16'h0708;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n249_4),
    .I1(counter[2]),
    .I2(n250_7) 
);
defparam n251_s0.INIT=8'h14;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n249_4),
    .I3(counter[1]) 
);
defparam n252_s0.INIT=16'h0B04;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(n249_4),
    .I1(mem_ce_d),
    .I2(counter[0]) 
);
defparam n253_s0.INIT=8'h41;
  LUT3 n701_s0 (
    .F(n701_3),
    .I0(n701_4),
    .I1(qpi_on_Z),
    .I2(mem_ce_d) 
);
defparam n701_s0.INIT=8'h0E;
  LUT4 n780_s0 (
    .F(n780_3),
    .I0(n780_4),
    .I1(n780_5),
    .I2(qpi_on_Z),
    .I3(n780_6) 
);
defparam n780_s0.INIT=16'hFF70;
  LUT4 n784_s0 (
    .F(n784_3),
    .I0(n784_4),
    .I1(n784_5),
    .I2(qpi_on_Z),
    .I3(n780_6) 
);
defparam n784_s0.INIT=16'hFFB0;
  LUT4 n788_s0 (
    .F(n788_3),
    .I0(n780_4),
    .I1(n788_4),
    .I2(qpi_on_Z),
    .I3(n780_6) 
);
defparam n788_s0.INIT=16'hFF70;
  LUT4 n1505_s0 (
    .F(n1505_3),
    .I0(counter[5]),
    .I1(n1505_4),
    .I2(n791_6),
    .I3(reading) 
);
defparam n1505_s0.INIT=16'h0100;
  LUT4 n913_s0 (
    .F(n913_3),
    .I0(n913_4),
    .I1(n631_15),
    .I2(n913_5),
    .I3(n701_3) 
);
defparam n913_s0.INIT=16'hEF00;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT3 mem_sio_1_0_s2 (
    .F(mem_sio_1_0_5),
    .I0(mem_sio_1_0_6),
    .I1(mem_sio_1_0_7),
    .I2(n139_5) 
);
defparam mem_sio_1_0_s2.INIT=8'h0D;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n900_15),
    .I1(reading_13),
    .I2(n791_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT3 writing_s4 (
    .F(writing_8),
    .I0(n631_15),
    .I1(writing_11),
    .I2(n791_6) 
);
defparam writing_s4.INIT=8'h0E;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(n415_8),
    .I1(burst_counter_6_9),
    .I2(n847_10),
    .I3(burst_counter_6_10) 
);
defparam burst_counter_6_s4.INIT=16'h000E;
  LUT4 n900_s11 (
    .F(n900_15),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n701_4),
    .I3(n415_6) 
);
defparam n900_s11.INIT=16'h4000;
  LUT3 n900_s12 (
    .F(n900_17),
    .I0(n900_18),
    .I1(n900_19),
    .I2(n900_20) 
);
defparam n900_s12.INIT=8'h7F;
  LUT4 n925_s10 (
    .F(n925_14),
    .I0(n925_15),
    .I1(n925_16),
    .I2(n925_17),
    .I3(n925_18) 
);
defparam n925_s10.INIT=16'h7FFF;
  LUT3 n950_s10 (
    .F(n950_14),
    .I0(n950_15),
    .I1(n950_16),
    .I2(n950_17) 
);
defparam n950_s10.INIT=8'h7F;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n900_18),
    .I1(n979_15),
    .I2(n979_16) 
);
defparam n979_s10.INIT=8'h7F;
  LUT4 n1004_s10 (
    .F(n1004_14),
    .I0(n925_17),
    .I1(n925_18),
    .I2(n1004_15),
    .I3(n1004_16) 
);
defparam n1004_s10.INIT=16'h7FFF;
  LUT3 n1029_s10 (
    .F(n1029_14),
    .I0(n950_15),
    .I1(n1029_15),
    .I2(n1029_16) 
);
defparam n1029_s10.INIT=8'h7F;
  LUT3 n1058_s10 (
    .F(n1058_14),
    .I0(n900_18),
    .I1(n1058_15),
    .I2(n1058_16) 
);
defparam n1058_s10.INIT=8'h7F;
  LUT4 n1083_s10 (
    .F(n1083_14),
    .I0(n925_17),
    .I1(n925_18),
    .I2(n1083_15),
    .I3(n1083_16) 
);
defparam n1083_s10.INIT=16'h7FFF;
  LUT3 n1108_s10 (
    .F(n1108_14),
    .I0(n950_15),
    .I1(n1108_15),
    .I2(n1108_16) 
);
defparam n1108_s10.INIT=8'h7F;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(acq_rd_Z),
    .I1(n471_16) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n456_s10 (
    .F(n456_14),
    .I0(n456_15),
    .I1(n456_18),
    .I2(burst_counter[6]),
    .I3(burst_counter_6_9) 
);
defparam n456_s10.INIT=16'h7800;
  LUT4 n458_s8 (
    .F(n458_12),
    .I0(burst_counter[4]),
    .I1(n456_18),
    .I2(burst_counter[5]),
    .I3(burst_counter_6_9) 
);
defparam n458_s8.INIT=16'h7800;
  LUT3 n460_s8 (
    .F(n460_12),
    .I0(burst_counter[4]),
    .I1(n456_18),
    .I2(burst_counter_6_9) 
);
defparam n460_s8.INIT=8'h60;
  LUT4 n462_s8 (
    .F(n462_12),
    .I0(burst_counter[2]),
    .I1(n462_13),
    .I2(burst_counter[3]),
    .I3(burst_counter_6_9) 
);
defparam n462_s8.INIT=16'h7800;
  LUT3 n466_s8 (
    .F(n466_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_9) 
);
defparam n466_s8.INIT=8'h60;
  LUT2 n468_s8 (
    .F(n468_12),
    .I0(burst_counter[0]),
    .I1(burst_counter_6_9) 
);
defparam n468_s8.INIT=4'h4;
  LUT4 n633_s5 (
    .F(n633_10),
    .I0(n847_8),
    .I1(burst_counter_6_10),
    .I2(burst_mode),
    .I3(n631_15) 
);
defparam n633_s5.INIT=16'hF888;
  LUT3 n88_s2 (
    .F(n88_6),
    .I0(n139_5),
    .I1(n1050_3),
    .I2(n915_3) 
);
defparam n88_s2.INIT=8'h40;
  LUT3 n87_s2 (
    .F(n87_6),
    .I0(n139_5),
    .I1(n1049_3),
    .I2(n915_3) 
);
defparam n87_s2.INIT=8'h40;
  LUT3 n86_s2 (
    .F(n86_6),
    .I0(n139_5),
    .I1(n1048_3),
    .I2(n915_3) 
);
defparam n86_s2.INIT=8'h40;
  LUT3 n58_s2 (
    .F(n58_6),
    .I0(n139_5),
    .I1(n971_3),
    .I2(n915_3) 
);
defparam n58_s2.INIT=8'h40;
  LUT3 n57_s2 (
    .F(n57_6),
    .I0(n139_5),
    .I1(n970_3),
    .I2(n915_3) 
);
defparam n57_s2.INIT=8'h40;
  LUT3 n56_s2 (
    .F(n56_6),
    .I0(n139_5),
    .I1(n969_3),
    .I2(n915_3) 
);
defparam n56_s2.INIT=8'h40;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n139_5),
    .I1(n892_3),
    .I2(n915_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n139_5),
    .I1(n891_3),
    .I2(n915_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n139_5),
    .I1(n890_3),
    .I2(n915_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(writing_11),
    .I1(reading_13),
    .I2(qpi_on_Z),
    .I3(n247_5) 
);
defparam n247_s1.INIT=16'hEF00;
  LUT3 n248_s1 (
    .F(n248_4),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(n250_7) 
);
defparam n248_s1.INIT=8'h80;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(n249_5),
    .I1(qpi_on_Z),
    .I2(n247_5) 
);
defparam n249_s1.INIT=8'h70;
  LUT3 n415_s2 (
    .F(n415_5),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n415_s2.INIT=8'h10;
  LUT3 n415_s3 (
    .F(n415_6),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n415_s3.INIT=8'h01;
  LUT3 n701_s1 (
    .F(n701_4),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]) 
);
defparam n701_s1.INIT=8'h01;
  LUT3 n780_s1 (
    .F(n780_4),
    .I0(n913_4),
    .I1(n631_15),
    .I2(n780_7) 
);
defparam n780_s1.INIT=8'h10;
  LUT4 n780_s2 (
    .F(n780_5),
    .I0(n780_8),
    .I1(n780_9),
    .I2(n847_8),
    .I3(n780_10) 
);
defparam n780_s2.INIT=16'h008F;
  LUT4 n780_s3 (
    .F(n780_6),
    .I0(n193_23),
    .I1(n780_11),
    .I2(n780_12),
    .I3(n780_13) 
);
defparam n780_s3.INIT=16'h0B00;
  LUT3 n784_s1 (
    .F(n784_4),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n847_8) 
);
defparam n784_s1.INIT=8'h70;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_8),
    .I1(mem_sio_reg_2[0]),
    .I2(n780_7),
    .I3(n784_9) 
);
defparam n784_s2.INIT=16'h7000;
  LUT4 n788_s1 (
    .F(n788_4),
    .I0(n788_5),
    .I1(n788_6),
    .I2(n847_8),
    .I3(n788_7) 
);
defparam n788_s1.INIT=16'h008F;
  LUT4 n1505_s1 (
    .F(n1505_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n250_5) 
);
defparam n1505_s1.INIT=16'hBFFD;
  LUT4 n913_s1 (
    .F(n913_4),
    .I0(counter[2]),
    .I1(reading),
    .I2(n701_4),
    .I3(n913_6) 
);
defparam n913_s1.INIT=16'h4000;
  LUT4 n913_s2 (
    .F(n913_5),
    .I0(n913_11),
    .I1(n913_8),
    .I2(qpi_on_Z),
    .I3(n913_9) 
);
defparam n913_s2.INIT=16'h1000;
  LUT4 mem_sio_1_0_s3 (
    .F(mem_sio_1_0_6),
    .I0(n780_11),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(mem_sio_1_0_8) 
);
defparam mem_sio_1_0_s3.INIT=16'hBF00;
  LUT4 mem_sio_1_0_s4 (
    .F(mem_sio_1_0_7),
    .I0(mem_sio_1_0_9),
    .I1(mem_sio_1_0_10),
    .I2(mem_ce_d),
    .I3(n631_13) 
);
defparam mem_sio_1_0_s4.INIT=16'hE0EE;
  LUT2 n471_s7 (
    .F(n471_12),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n471_s7.INIT=4'h4;
  LUT4 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(counter[2]),
    .I1(delay),
    .I2(n415_5),
    .I3(n250_5) 
);
defparam burst_counter_6_s5.INIT=16'h4000;
  LUT4 burst_counter_6_s6 (
    .F(burst_counter_6_10),
    .I0(stop_acquisition),
    .I1(BRAM_empty_Z),
    .I2(burst_counter_6_11),
    .I3(n415_8) 
);
defparam burst_counter_6_s6.INIT=16'h0100;
  LUT4 n900_s13 (
    .F(n900_18),
    .I0(n900_21),
    .I1(n900_22),
    .I2(n900_23),
    .I3(n900_24) 
);
defparam n900_s13.INIT=16'hEF00;
  LUT4 n900_s14 (
    .F(n900_19),
    .I0(n471_18),
    .I1(data_in_1[7]),
    .I2(data_in_1[3]),
    .I3(n900_30) 
);
defparam n900_s14.INIT=16'h0BBB;
  LUT4 n900_s15 (
    .F(n900_20),
    .I0(n415_8),
    .I1(data_in_1[15]),
    .I2(data_in_1[11]),
    .I3(n471_16) 
);
defparam n900_s15.INIT=16'h0777;
  LUT4 n925_s11 (
    .F(n925_15),
    .I0(n471_16),
    .I1(data_in_1[10]),
    .I2(n471_18),
    .I3(data_in_1[6]) 
);
defparam n925_s11.INIT=16'h7077;
  LUT4 n925_s12 (
    .F(n925_16),
    .I0(data_in_1[14]),
    .I1(n415_8),
    .I2(data_in_1[2]),
    .I3(n900_30) 
);
defparam n925_s12.INIT=16'h0777;
  LUT3 n925_s13 (
    .F(n925_17),
    .I0(n900_15),
    .I1(n925_25),
    .I2(n925_20) 
);
defparam n925_s13.INIT=8'h01;
  LUT4 n925_s14 (
    .F(n925_18),
    .I0(n925_27),
    .I1(n925_22),
    .I2(n900_23),
    .I3(n925_23) 
);
defparam n925_s14.INIT=16'h004F;
  LUT4 n950_s11 (
    .F(n950_15),
    .I0(n950_18),
    .I1(n950_19),
    .I2(n701_4),
    .I3(n950_20) 
);
defparam n950_s11.INIT=16'h4F00;
  LUT4 n950_s12 (
    .F(n950_16),
    .I0(data_in_1[13]),
    .I1(n415_8),
    .I2(data_in_1[1]),
    .I3(n900_30) 
);
defparam n950_s12.INIT=16'h0777;
  LUT4 n950_s13 (
    .F(n950_17),
    .I0(n471_16),
    .I1(data_in_1[9]),
    .I2(n471_18),
    .I3(data_in_1[5]) 
);
defparam n950_s13.INIT=16'h7077;
  LUT4 n979_s11 (
    .F(n979_15),
    .I0(n471_18),
    .I1(data_in_2[7]),
    .I2(data_in_2[3]),
    .I3(n900_30) 
);
defparam n979_s11.INIT=16'h0BBB;
  LUT4 n979_s12 (
    .F(n979_16),
    .I0(n415_8),
    .I1(data_in_2[15]),
    .I2(data_in_2[11]),
    .I3(n471_16) 
);
defparam n979_s12.INIT=16'h0777;
  LUT4 n1004_s11 (
    .F(n1004_15),
    .I0(n471_16),
    .I1(data_in_2[10]),
    .I2(n471_18),
    .I3(data_in_2[6]) 
);
defparam n1004_s11.INIT=16'h7077;
  LUT4 n1004_s12 (
    .F(n1004_16),
    .I0(data_in_2[14]),
    .I1(n415_8),
    .I2(data_in_2[2]),
    .I3(n900_30) 
);
defparam n1004_s12.INIT=16'h0777;
  LUT4 n1029_s11 (
    .F(n1029_15),
    .I0(n471_18),
    .I1(data_in_2[5]),
    .I2(data_in_2[1]),
    .I3(n900_30) 
);
defparam n1029_s11.INIT=16'h0BBB;
  LUT4 n1029_s12 (
    .F(n1029_16),
    .I0(n415_8),
    .I1(data_in_2[13]),
    .I2(data_in_2[9]),
    .I3(n471_16) 
);
defparam n1029_s12.INIT=16'h0777;
  LUT4 n1058_s11 (
    .F(n1058_15),
    .I0(n415_8),
    .I1(data_in_3[15]),
    .I2(n471_18),
    .I3(data_in_3[7]) 
);
defparam n1058_s11.INIT=16'h7077;
  LUT4 n1058_s12 (
    .F(n1058_16),
    .I0(data_in_3[11]),
    .I1(n471_16),
    .I2(data_in_3[3]),
    .I3(n900_30) 
);
defparam n1058_s12.INIT=16'h0777;
  LUT4 n1083_s11 (
    .F(n1083_15),
    .I0(n471_16),
    .I1(data_in_3[10]),
    .I2(n471_18),
    .I3(data_in_3[6]) 
);
defparam n1083_s11.INIT=16'h7077;
  LUT4 n1083_s12 (
    .F(n1083_16),
    .I0(data_in_3[14]),
    .I1(n415_8),
    .I2(data_in_3[2]),
    .I3(n900_30) 
);
defparam n1083_s12.INIT=16'h0777;
  LUT4 n1108_s11 (
    .F(n1108_15),
    .I0(data_in_3[13]),
    .I1(n415_8),
    .I2(data_in_3[1]),
    .I3(n900_30) 
);
defparam n1108_s11.INIT=16'h0777;
  LUT4 n1108_s12 (
    .F(n1108_16),
    .I0(n471_16),
    .I1(data_in_3[9]),
    .I2(n471_18),
    .I3(data_in_3[5]) 
);
defparam n1108_s12.INIT=16'h7077;
  LUT2 n631_s9 (
    .F(n631_13),
    .I0(read_write[1]),
    .I1(read_write[0]) 
);
defparam n631_s9.INIT=4'h4;
  LUT2 n456_s11 (
    .F(n456_15),
    .I0(burst_counter[4]),
    .I1(burst_counter[5]) 
);
defparam n456_s11.INIT=4'h8;
  LUT2 n462_s9 (
    .F(n462_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]) 
);
defparam n462_s9.INIT=4'h8;
  LUT3 n247_s2 (
    .F(n247_5),
    .I0(mem_ce_d),
    .I1(qpi_on_Z),
    .I2(n701_4) 
);
defparam n247_s2.INIT=8'h07;
  LUT4 n249_s2 (
    .F(n249_5),
    .I0(burst_counter_6_9),
    .I1(n847_6),
    .I2(reading_13),
    .I3(writing_11) 
);
defparam n249_s2.INIT=16'h0307;
  LUT2 n250_s2 (
    .F(n250_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n250_s2.INIT=4'h8;
  LUT4 n780_s4 (
    .F(n780_7),
    .I0(n780_22),
    .I1(n780_15),
    .I2(n780_16),
    .I3(n780_17) 
);
defparam n780_s4.INIT=16'h0001;
  LUT4 n780_s5 (
    .F(n780_8),
    .I0(n471_16),
    .I1(data_in_1[8]),
    .I2(n471_18),
    .I3(data_in_1[4]) 
);
defparam n780_s5.INIT=16'h7077;
  LUT4 n780_s6 (
    .F(n780_9),
    .I0(data_in_1[12]),
    .I1(n415_8),
    .I2(data_in_1[0]),
    .I3(n900_30) 
);
defparam n780_s6.INIT=16'h0777;
  LUT3 n780_s7 (
    .F(n780_10),
    .I0(n784_8),
    .I1(n780_18),
    .I2(mem_sio_reg_1[0]) 
);
defparam n780_s7.INIT=8'hE0;
  LUT2 n780_s8 (
    .F(n780_11),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n780_s8.INIT=4'h1;
  LUT4 n780_s9 (
    .F(n780_12),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(step[1]) 
);
defparam n780_s9.INIT=16'h1800;
  LUT4 n780_s10 (
    .F(n780_13),
    .I0(n187_19),
    .I1(n250_5),
    .I2(qpi_on_Z),
    .I3(n780_19) 
);
defparam n780_s10.INIT=16'h000B;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(data_in_2[12]),
    .I1(n415_8),
    .I2(data_in_2[0]),
    .I3(n900_30) 
);
defparam n784_s3.INIT=16'h0777;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n471_16),
    .I1(data_in_2[8]),
    .I2(n471_18),
    .I3(data_in_2[4]) 
);
defparam n784_s4.INIT=16'h7077;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(n415_5),
    .I1(n784_10),
    .I2(n701_4),
    .I3(n471_14) 
);
defparam n784_s5.INIT=16'h3707;
  LUT4 n784_s6 (
    .F(n784_9),
    .I0(n631_13),
    .I1(mem_sio_reg_2[0]),
    .I2(n780_18),
    .I3(n913_4) 
);
defparam n784_s6.INIT=16'h001F;
  LUT4 n788_s2 (
    .F(n788_5),
    .I0(n471_18),
    .I1(data_in_3[4]),
    .I2(data_in_3[0]),
    .I3(n900_30) 
);
defparam n788_s2.INIT=16'h0BBB;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n415_8),
    .I1(data_in_3[12]),
    .I2(data_in_3[8]),
    .I3(n471_16) 
);
defparam n788_s3.INIT=16'h0777;
  LUT3 n788_s4 (
    .F(n788_7),
    .I0(n784_8),
    .I1(n780_18),
    .I2(mem_sio_reg_3[0]) 
);
defparam n788_s4.INIT=8'hE0;
  LUT2 n913_s3 (
    .F(n913_6),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n913_s3.INIT=4'h4;
  LUT3 n913_s5 (
    .F(n913_8),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(n701_4) 
);
defparam n913_s5.INIT=8'hE0;
  LUT4 n913_s6 (
    .F(n913_9),
    .I0(n701_4),
    .I1(n471_14),
    .I2(writing),
    .I3(n900_15) 
);
defparam n913_s6.INIT=16'h007F;
  LUT2 mem_sio_1_0_s5 (
    .F(mem_sio_1_0_8),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_1_0_s5.INIT=4'h1;
  LUT4 mem_sio_1_0_s6 (
    .F(mem_sio_1_0_9),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(counter[3]) 
);
defparam mem_sio_1_0_s6.INIT=16'hFE00;
  LUT3 mem_sio_1_0_s7 (
    .F(mem_sio_1_0_10),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(spi_start) 
);
defparam mem_sio_1_0_s7.INIT=8'h0D;
  LUT2 n847_s3 (
    .F(n847_6),
    .I0(reading),
    .I1(writing) 
);
defparam n847_s3.INIT=4'h4;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]) 
);
defparam reading_s6.INIT=8'h10;
  LUT4 reading_s7 (
    .F(reading_11),
    .I0(counter[5]),
    .I1(counter[3]),
    .I2(counter[4]),
    .I3(reading) 
);
defparam reading_s7.INIT=16'h1000;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(n456_15),
    .I3(burst_counter_6_12) 
);
defparam burst_counter_6_s7.INIT=16'h1000;
  LUT4 n900_s16 (
    .F(n900_21),
    .I0(address_reg[15]),
    .I1(address_reg[11]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n900_s16.INIT=16'h0305;
  LUT4 n900_s17 (
    .F(n900_22),
    .I0(address_reg[7]),
    .I1(address_reg[3]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n900_s17.INIT=16'h3500;
  LUT4 n900_s18 (
    .F(n900_23),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n900_s18.INIT=16'h0100;
  LUT4 n900_s19 (
    .F(n900_24),
    .I0(n471_14),
    .I1(n900_28),
    .I2(n701_4),
    .I3(n900_15) 
);
defparam n900_s19.INIT=16'h001F;
  LUT4 n925_s16 (
    .F(n925_20),
    .I0(counter[2]),
    .I1(address_reg[22]),
    .I2(n701_4),
    .I3(n471_12) 
);
defparam n925_s16.INIT=16'h4000;
  LUT4 n925_s18 (
    .F(n925_22),
    .I0(address_reg[14]),
    .I1(address_reg[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n925_s18.INIT=16'h3FF5;
  LUT4 n925_s19 (
    .F(n925_23),
    .I0(counter[2]),
    .I1(address_reg[18]),
    .I2(n701_4),
    .I3(n250_5) 
);
defparam n925_s19.INIT=16'h4000;
  LUT4 n950_s14 (
    .F(n950_18),
    .I0(address_reg[17]),
    .I1(address_reg[1]),
    .I2(counter[2]),
    .I3(n250_5) 
);
defparam n950_s14.INIT=16'hCA00;
  LUT4 n950_s15 (
    .F(n950_19),
    .I0(address_reg[9]),
    .I1(n913_6),
    .I2(counter[2]),
    .I3(n950_27) 
);
defparam n950_s15.INIT=16'h007F;
  LUT3 n950_s16 (
    .F(n950_20),
    .I0(n913_4),
    .I1(n950_22),
    .I2(n950_25) 
);
defparam n950_s16.INIT=8'h01;
  LUT3 n471_s9 (
    .F(n471_14),
    .I0(counter[2]),
    .I1(counter[1]),
    .I2(counter[0]) 
);
defparam n471_s9.INIT=8'h10;
  LUT2 n780_s12 (
    .F(n780_15),
    .I0(n900_23),
    .I1(n780_20) 
);
defparam n780_s12.INIT=4'h8;
  LUT4 n780_s13 (
    .F(n780_16),
    .I0(counter[2]),
    .I1(address_reg[16]),
    .I2(n701_4),
    .I3(n250_5) 
);
defparam n780_s13.INIT=16'h4000;
  LUT4 n780_s14 (
    .F(n780_17),
    .I0(counter[2]),
    .I1(address_reg[20]),
    .I2(n701_4),
    .I3(n471_12) 
);
defparam n780_s14.INIT=16'h4000;
  LUT4 n780_s15 (
    .F(n780_18),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n701_4),
    .I3(n415_6) 
);
defparam n780_s15.INIT=16'hD000;
  LUT4 n780_s16 (
    .F(n780_19),
    .I0(step[2]),
    .I1(step[0]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n780_s16.INIT=16'h0BB0;
  LUT3 n784_s7 (
    .F(n784_10),
    .I0(counter[2]),
    .I1(reading),
    .I2(writing) 
);
defparam n784_s7.INIT=8'h10;
  LUT3 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(burst_counter[3]),
    .I1(burst_counter[2]),
    .I2(burst_counter[6]) 
);
defparam burst_counter_6_s8.INIT=8'h40;
  LUT4 n950_s18 (
    .F(n950_22),
    .I0(address_reg[13]),
    .I1(counter[2]),
    .I2(n701_4),
    .I3(n780_11) 
);
defparam n950_s18.INIT=16'hB000;
  LUT4 n780_s17 (
    .F(n780_20),
    .I0(address_reg[12]),
    .I1(address_reg[8]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n780_s17.INIT=16'h0C0A;
  LUT4 n913_s7 (
    .F(n913_11),
    .I0(n415_5),
    .I1(counter[2]),
    .I2(reading),
    .I3(writing) 
);
defparam n913_s7.INIT=16'h0200;
  LUT4 reading_s8 (
    .F(reading_13),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(reading_11) 
);
defparam reading_s8.INIT=16'h1000;
  LUT4 n456_s13 (
    .F(n456_18),
    .I0(burst_counter[2]),
    .I1(burst_counter[3]),
    .I2(burst_counter[0]),
    .I3(burst_counter[1]) 
);
defparam n456_s13.INIT=16'h8000;
  LUT4 n464_s9 (
    .F(n464_14),
    .I0(burst_counter[2]),
    .I1(burst_counter[0]),
    .I2(burst_counter[1]),
    .I3(burst_counter_6_9) 
);
defparam n464_s9.INIT=16'h6A00;
  LUT4 n631_s10 (
    .F(n631_15),
    .I0(n701_4),
    .I1(n415_6),
    .I2(read_write[1]),
    .I3(read_write[0]) 
);
defparam n631_s10.INIT=16'h0800;
  LUT4 writing_s6 (
    .F(writing_11),
    .I0(reading_10),
    .I1(n415_5),
    .I2(reading),
    .I3(writing) 
);
defparam writing_s6.INIT=16'h0800;
  LUT3 n847_s4 (
    .F(n847_8),
    .I0(n701_4),
    .I1(reading),
    .I2(writing) 
);
defparam n847_s4.INIT=8'h10;
  LUT4 n925_s20 (
    .F(n925_25),
    .I0(address_reg[10]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n900_23) 
);
defparam n925_s20.INIT=16'h2000;
  LUT4 n415_s4 (
    .F(n415_8),
    .I0(n415_5),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n415_s4.INIT=16'h0002;
  LUT4 n471_s10 (
    .F(n471_16),
    .I0(n415_5),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n471_s10.INIT=16'h0200;
  LUT4 n950_s20 (
    .F(n950_25),
    .I0(address_reg[5]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n900_23) 
);
defparam n950_s20.INIT=16'h2000;
  LUT4 n950_s21 (
    .F(n950_27),
    .I0(counter[2]),
    .I1(address_reg[21]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n950_s21.INIT=16'h0400;
  LUT4 n780_s18 (
    .F(n780_22),
    .I0(address_reg[4]),
    .I1(counter[0]),
    .I2(counter[1]),
    .I3(n900_23) 
);
defparam n780_s18.INIT=16'h2000;
  LUT3 n925_s21 (
    .F(n925_27),
    .I0(address_reg[6]),
    .I1(counter[0]),
    .I2(counter[1]) 
);
defparam n925_s21.INIT=8'h20;
  LUT4 n471_s11 (
    .F(n471_18),
    .I0(counter[2]),
    .I1(n415_5),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n471_s11.INIT=16'hFBFF;
  LUT4 n250_s3 (
    .F(n250_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(n250_5) 
);
defparam n250_s3.INIT=16'hEF00;
  LUT4 n791_s2 (
    .F(n791_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n791_s2.INIT=16'h10FF;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(n247_4) 
);
defparam n247_s3.INIT=16'hFF10;
  LUT4 n900_s22 (
    .F(n900_28),
    .I0(counter[2]),
    .I1(address_reg[19]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n900_s22.INIT=16'h4000;
  LUT4 n900_s23 (
    .F(n900_30),
    .I0(counter[2]),
    .I1(n415_5),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n900_s23.INIT=16'h4000;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg_1[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  LUT4 n59_s3 (
    .F(n59_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg_2[0]) 
);
defparam n59_s3.INIT=16'hFE00;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg_3[0]) 
);
defparam n89_s3.INIT=16'hFE00;
  LUT4 n847_s5 (
    .F(n847_10),
    .I0(n791_6),
    .I1(n701_4),
    .I2(reading),
    .I3(writing) 
);
defparam n847_s5.INIT=16'hFEFF;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n101_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n101_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n101_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n101_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n101_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n101_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n101_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n101_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n101_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n101_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n101_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n101_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n101_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n101_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n101_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n101_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n101_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n101_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n101_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n101_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n101_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n101_6) 
);
  DFFR acq_rd_s0 (
    .Q(acq_rd_Z),
    .D(n633_10),
    .CLK(n101_6),
    .RESET(n791_6) 
);
  DFFR next_write_s0 (
    .Q(next_write_Z),
    .D(n415_8),
    .CLK(n101_6),
    .RESET(n847_10) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n248_3),
    .CLK(n101_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n249_3),
    .CLK(n101_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n250_3),
    .CLK(n101_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n251_3),
    .CLK(n101_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n252_3),
    .CLK(n101_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n253_3),
    .CLK(n101_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n890_s0 (
    .Q(n890_3),
    .D(n900_17),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n891_s0 (
    .Q(n891_3),
    .D(n925_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n892_s0 (
    .Q(n892_3),
    .D(n950_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n915_s0 (
    .Q(n915_3),
    .D(qpi_on_Z),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n969_s0 (
    .Q(n969_3),
    .D(n979_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n970_s0 (
    .Q(n970_3),
    .D(n1004_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n971_s0 (
    .Q(n971_3),
    .D(n1029_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n1048_s0 (
    .Q(n1048_3),
    .D(n1058_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n1049_s0 (
    .Q(n1049_3),
    .D(n1083_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE n1050_s0 (
    .Q(n1050_3),
    .D(n1108_14),
    .CLK(n101_6),
    .CE(n913_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n900_15),
    .CLK(n101_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n631_15),
    .CLK(n101_6),
    .CE(writing_8) 
);
  DFFE data_out_1_15_s0 (
    .Q(data_out_1_Z[15]),
    .D(data_out_1_Z[11]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_14_s0 (
    .Q(data_out_1_Z[14]),
    .D(data_out_1_Z[10]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_13_s0 (
    .Q(data_out_1_Z[13]),
    .D(data_out_1_Z[9]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_12_s0 (
    .Q(data_out_1_Z[12]),
    .D(data_out_1_Z[8]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_11_s0 (
    .Q(data_out_1_Z[11]),
    .D(data_out_1_Z[7]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_10_s0 (
    .Q(data_out_1_Z[10]),
    .D(data_out_1_Z[6]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_9_s0 (
    .Q(data_out_1_Z[9]),
    .D(data_out_1_Z[5]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_8_s0 (
    .Q(data_out_1_Z[8]),
    .D(data_out_1_Z[4]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_7_s0 (
    .Q(data_out_1_Z[7]),
    .D(data_out_1_Z[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_6_s0 (
    .Q(data_out_1_Z[6]),
    .D(data_out_1_Z[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_5_s0 (
    .Q(data_out_1_Z[5]),
    .D(data_out_1_Z[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_4_s0 (
    .Q(data_out_1_Z[4]),
    .D(data_out_1_Z[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_3_s0 (
    .Q(data_out_1_Z[3]),
    .D(mem_sio_1_in[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_2_s0 (
    .Q(data_out_1_Z[2]),
    .D(mem_sio_1_in[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_1_s0 (
    .Q(data_out_1_Z[1]),
    .D(mem_sio_1_in[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_1_0_s0 (
    .Q(data_out_1_Z[0]),
    .D(mem_sio_1_in[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_15_s0 (
    .Q(data_out_2_Z[15]),
    .D(data_out_2_Z[11]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_14_s0 (
    .Q(data_out_2_Z[14]),
    .D(data_out_2_Z[10]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_13_s0 (
    .Q(data_out_2_Z[13]),
    .D(data_out_2_Z[9]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_12_s0 (
    .Q(data_out_2_Z[12]),
    .D(data_out_2_Z[8]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_11_s0 (
    .Q(data_out_2_Z[11]),
    .D(data_out_2_Z[7]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_10_s0 (
    .Q(data_out_2_Z[10]),
    .D(data_out_2_Z[6]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_9_s0 (
    .Q(data_out_2_Z[9]),
    .D(data_out_2_Z[5]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_8_s0 (
    .Q(data_out_2_Z[8]),
    .D(data_out_2_Z[4]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_7_s0 (
    .Q(data_out_2_Z[7]),
    .D(data_out_2_Z[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_6_s0 (
    .Q(data_out_2_Z[6]),
    .D(data_out_2_Z[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_5_s0 (
    .Q(data_out_2_Z[5]),
    .D(data_out_2_Z[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_4_s0 (
    .Q(data_out_2_Z[4]),
    .D(data_out_2_Z[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_3_s0 (
    .Q(data_out_2_Z[3]),
    .D(mem_sio_2_in[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_2_s0 (
    .Q(data_out_2_Z[2]),
    .D(mem_sio_2_in[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_1_s0 (
    .Q(data_out_2_Z[1]),
    .D(mem_sio_2_in[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_2_0_s0 (
    .Q(data_out_2_Z[0]),
    .D(mem_sio_2_in[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_15_s0 (
    .Q(data_out_3_Z[15]),
    .D(data_out_3_Z[11]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_14_s0 (
    .Q(data_out_3_Z[14]),
    .D(data_out_3_Z[10]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_13_s0 (
    .Q(data_out_3_Z[13]),
    .D(data_out_3_Z[9]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_12_s0 (
    .Q(data_out_3_Z[12]),
    .D(data_out_3_Z[8]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_11_s0 (
    .Q(data_out_3_Z[11]),
    .D(data_out_3_Z[7]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_10_s0 (
    .Q(data_out_3_Z[10]),
    .D(data_out_3_Z[6]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_9_s0 (
    .Q(data_out_3_Z[9]),
    .D(data_out_3_Z[5]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_8_s0 (
    .Q(data_out_3_Z[8]),
    .D(data_out_3_Z[4]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_7_s0 (
    .Q(data_out_3_Z[7]),
    .D(data_out_3_Z[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_6_s0 (
    .Q(data_out_3_Z[6]),
    .D(data_out_3_Z[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_5_s0 (
    .Q(data_out_3_Z[5]),
    .D(data_out_3_Z[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_4_s0 (
    .Q(data_out_3_Z[4]),
    .D(data_out_3_Z[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_3_s0 (
    .Q(data_out_3_Z[3]),
    .D(mem_sio_3_in[3]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_2_s0 (
    .Q(data_out_3_Z[2]),
    .D(mem_sio_3_in[2]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_1_s0 (
    .Q(data_out_3_Z[1]),
    .D(mem_sio_3_in[1]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE data_out_3_0_s0 (
    .Q(data_out_3_Z[0]),
    .D(mem_sio_3_in[0]),
    .CLK(n101_6),
    .CE(n1505_3) 
);
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n456_14),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n458_12),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n460_12),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n462_12),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n464_14),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n466_12),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n468_12),
    .CLK(n101_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n101_6) 
);
  DFFS ended_s1 (
    .Q(ended),
    .D(n247_7),
    .CLK(n101_6),
    .SET(GND) 
);
defparam ended_s1.INIT=1'b1;
  DFFE mem_sio_reg_1_0_s1 (
    .Q(mem_sio_reg_1[0]),
    .D(n780_3),
    .CLK(n101_6),
    .CE(n701_3) 
);
defparam mem_sio_reg_1_0_s1.INIT=1'b0;
  DFFE mem_sio_reg_2_0_s1 (
    .Q(mem_sio_reg_2[0]),
    .D(n784_3),
    .CLK(n101_6),
    .CE(n701_3) 
);
defparam mem_sio_reg_2_0_s1.INIT=1'b0;
  DFFE mem_sio_reg_3_0_s1 (
    .Q(mem_sio_reg_3[0]),
    .D(n788_3),
    .CLK(n101_6),
    .CE(n701_3) 
);
defparam mem_sio_reg_3_0_s1.INIT=1'b0;
  DFFRE delay_s1 (
    .Q(delay),
    .D(n471_11),
    .CLK(n101_6),
    .CE(n471_18),
    .RESET(n847_10) 
);
defparam delay_s1.INIT=1'b0;
  INV n101_s2 (
    .O(n101_6),
    .I(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module psram (
  clk_PSRAM,
  quad_start_mcu,
  burst_mode,
  stop_acquisition,
  BRAM_empty_Z,
  address,
  mem_sio_1_in,
  mem_sio_2_in,
  mem_sio_3_in,
  read_write,
  data_in_1,
  data_in_2,
  data_in_3,
  qpi_on_Z,
  mem_clk_enabled_d,
  acq_rd_Z,
  next_write_Z,
  prev_ended,
  ended,
  mem_ce_d,
  mem_sio_1_0_5,
  n88_6,
  n87_6,
  n86_6,
  n58_6,
  n57_6,
  n56_6,
  n28_6,
  n27_6,
  n26_6,
  n29_8,
  n59_8,
  n89_8,
  data_out_1_Z,
  data_out_2_Z,
  data_out_3_Z
)
;
input clk_PSRAM;
input quad_start_mcu;
input burst_mode;
input stop_acquisition;
input BRAM_empty_Z;
input [22:1] address;
input [3:0] mem_sio_1_in;
input [3:0] mem_sio_2_in;
input [3:0] mem_sio_3_in;
input [1:0] read_write;
input [15:0] data_in_1;
input [15:0] data_in_2;
input [15:0] data_in_3;
output qpi_on_Z;
output mem_clk_enabled_d;
output acq_rd_Z;
output next_write_Z;
output prev_ended;
output ended;
output mem_ce_d;
output mem_sio_1_0_5;
output n88_6;
output n87_6;
output n86_6;
output n58_6;
output n57_6;
output n56_6;
output n28_6;
output n27_6;
output n26_6;
output n29_8;
output n59_8;
output n89_8;
output [15:0] data_out_1_Z;
output [15:0] data_out_2_Z;
output [15:0] data_out_3_Z;
wire n148_3;
wire n109_4;
wire n196_10;
wire n190_16;
wire n109_5;
wire n109_6;
wire step_2_10;
wire step_2_11;
wire n187_19;
wire n196_14;
wire n193_23;
wire n187_21;
wire n193_25;
wire step_0_10;
wire n100_11;
wire n139_5;
wire spi_start;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_0_COUT;
wire [15:0] timer;
wire [2:0] step;
wire VCC;
wire GND;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n148_s0.INIT=8'h10;
  LUT3 n109_s1 (
    .F(n109_4),
    .I0(n139_5),
    .I1(n109_5),
    .I2(n109_6) 
);
defparam n109_s1.INIT=8'h80;
  LUT3 n196_s6 (
    .F(n196_10),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n196_s6.INIT=8'h1E;
  LUT4 n190_s12 (
    .F(n190_16),
    .I0(step[2]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(step_2_10) 
);
defparam n190_s12.INIT=16'h1400;
  LUT4 n109_s2 (
    .F(n109_5),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n109_s2.INIT=16'h0001;
  LUT4 n109_s3 (
    .F(n109_6),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]),
    .I3(timer[12]) 
);
defparam n109_s3.INIT=16'h1000;
  LUT2 step_2_s5 (
    .F(step_2_10),
    .I0(prev_ended),
    .I1(ended) 
);
defparam step_2_s5.INIT=4'h4;
  LUT3 step_2_s6 (
    .F(step_2_11),
    .I0(step[1]),
    .I1(step[0]),
    .I2(step[2]) 
);
defparam step_2_s6.INIT=8'h0E;
  LUT2 n187_s15 (
    .F(n187_19),
    .I0(step[2]),
    .I1(step[1]) 
);
defparam n187_s15.INIT=4'h4;
  LUT4 n196_s8 (
    .F(n196_14),
    .I0(step_2_10),
    .I1(step[1]),
    .I2(step[0]),
    .I3(step[2]) 
);
defparam n196_s8.INIT=16'h0054;
  LUT3 n193_s17 (
    .F(n193_23),
    .I0(step[0]),
    .I1(step[2]),
    .I2(step[1]) 
);
defparam n193_s17.INIT=8'h10;
  LUT4 n187_s16 (
    .F(n187_21),
    .I0(step[0]),
    .I1(step[2]),
    .I2(step[1]),
    .I3(step_2_10) 
);
defparam n187_s16.INIT=16'h2000;
  LUT4 n193_s18 (
    .F(n193_25),
    .I0(n193_23),
    .I1(prev_ended),
    .I2(ended),
    .I3(n109_4) 
);
defparam n193_s18.INIT=16'hFF20;
  LUT4 step_0_s4 (
    .F(step_0_10),
    .I0(prev_ended),
    .I1(ended),
    .I2(step_2_11),
    .I3(n109_4) 
);
defparam step_0_s4.INIT=16'hFF40;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  LUT4 n100_s3 (
    .F(n100_11),
    .I0(timer[0]),
    .I1(step[0]),
    .I2(step[1]),
    .I3(step[2]) 
);
defparam n100_s3.INIT=16'hAAA9;
  LUT3 n139_s1 (
    .F(n139_5),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n139_s1.INIT=8'h01;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n86_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n87_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n88_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n89_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n90_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n91_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n92_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n93_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n94_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n95_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n96_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n97_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n98_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n99_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n85_1),
    .CLK(clk_PSRAM),
    .CE(n139_5),
    .RESET(n109_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n148_3) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n187_21),
    .CLK(clk_PSRAM),
    .CE(step_0_10) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n190_16),
    .CLK(clk_PSRAM),
    .CE(step_0_10) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n193_25),
    .CLK(clk_PSRAM),
    .CE(step_0_10) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n196_14),
    .CLK(clk_PSRAM),
    .CE(n196_10) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n100_11),
    .CLK(clk_PSRAM),
    .RESET(n109_4) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  memory_driver PSRAM1 (
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .n139_5(n139_5),
    .burst_mode(burst_mode),
    .n193_23(n193_23),
    .stop_acquisition(stop_acquisition),
    .BRAM_empty_Z(BRAM_empty_Z),
    .n187_19(n187_19),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .read_write(read_write[1:0]),
    .data_in_1(data_in_1[15:0]),
    .data_in_2(data_in_2[15:0]),
    .data_in_3(data_in_3[15:0]),
    .step(step[2:0]),
    .acq_rd_Z(acq_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_1_0_5(mem_sio_1_0_5),
    .n88_6(n88_6),
    .n87_6(n87_6),
    .n86_6(n86_6),
    .n58_6(n58_6),
    .n57_6(n57_6),
    .n56_6(n56_6),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .n59_8(n59_8),
    .n89_8(n89_8),
    .data_out_1_Z(data_out_1_Z[15:0]),
    .data_out_2_Z(data_out_2_Z[15:0]),
    .data_out_3_Z(data_out_3_Z[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  trigger_Z,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [7:0] trigger_Z;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n799_6;
wire n799_7;
wire n800_6;
wire n800_7;
wire n801_6;
wire n801_7;
wire n802_6;
wire n802_7;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n844_20;
wire n844_21;
wire n844_22;
wire n844_23;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n1759_3;
wire n986_5;
wire n988_5;
wire n990_5;
wire n992_5;
wire n994_5;
wire n996_5;
wire n998_5;
wire n1000_5;
wire n1892_4;
wire n158_16;
wire n159_16;
wire n160_15;
wire n161_15;
wire n162_15;
wire n163_15;
wire n164_15;
wire n165_15;
wire n166_15;
wire n167_15;
wire n168_15;
wire n169_15;
wire n172_27;
wire n175_7;
wire byteReady_8;
wire rxBitNumber_2_8;
wire txByteCounter_1_9;
wire txBitNumber_2_9;
wire n968_18;
wire n1003_26;
wire n1016_14;
wire n1029_16;
wire n1031_13;
wire n1019_17;
wire n1004_24;
wire n1005_24;
wire n1006_24;
wire n1008_24;
wire n1009_24;
wire n1011_24;
wire n1013_24;
wire n317_24;
wire n1014_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire rxState_2_9;
wire n173_28;
wire n185_15;
wire n184_14;
wire n183_14;
wire n1727_4;
wire n1727_5;
wire n1735_4;
wire n1799_4;
wire n1892_5;
wire n158_19;
wire n160_16;
wire n163_17;
wire n165_16;
wire n166_16;
wire n166_17;
wire n172_28;
wire n579_5;
wire byteReady_9;
wire txByteCounter_1_10;
wire txBitNumber_2_10;
wire txBitNumber_2_11;
wire n1019_18;
wire n1004_27;
wire n1005_25;
wire n1008_26;
wire n1011_25;
wire rxState_1_9;
wire \buffer[0]_7_9 ;
wire n1799_6;
wire n1799_7;
wire n1892_6;
wire n1892_7;
wire n1892_8;
wire n158_20;
wire n579_6;
wire n579_7;
wire byteReady_10;
wire byteReady_11;
wire n158_21;
wire n158_22;
wire byteReady_12;
wire byteReady_13;
wire n1004_29;
wire n1004_31;
wire n158_24;
wire n163_19;
wire n1799_9;
wire n579_9;
wire flag_end_tx_8;
wire n1008_28;
wire n1012_26;
wire n159_19;
wire n158_26;
wire n171_30;
wire \buffer[1]_7_10 ;
wire n1775_5;
wire n1767_6;
wire n1791_6;
wire n1799_11;
wire n1018_15;
wire n170_17;
wire n1751_6;
wire n1743_6;
wire n1735_7;
wire txState_1_14;
wire n1751_8;
wire n1743_8;
wire n1735_9;
wire n1727_7;
wire n1002_24;
wire n1033_15;
wire n657_6;
wire txCounter_1_10;
wire n1010_26;
wire n1007_26;
wire n1791_8;
wire txState_0_10;
wire byteReady;
wire n191_1;
wire n191_2;
wire n190_1;
wire n190_2;
wire n189_1;
wire n189_2;
wire n188_1;
wire n188_0_COUT;
wire n799_9;
wire n800_9;
wire n801_9;
wire n802_9;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n844_25;
wire n844_27;
wire n844_29;
wire n192_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [4:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [5:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [5:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [2:0] rxState;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n799_s6 (
    .F(n799_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n799_s6.INIT=8'hCA;
  LUT3 n799_s7 (
    .F(n799_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n799_s7.INIT=8'hCA;
  LUT3 n800_s6 (
    .F(n800_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n800_s6.INIT=8'hCA;
  LUT3 n800_s7 (
    .F(n800_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n800_s7.INIT=8'hCA;
  LUT3 n801_s6 (
    .F(n801_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n801_s6.INIT=8'hCA;
  LUT3 n801_s7 (
    .F(n801_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n801_s7.INIT=8'hCA;
  LUT3 n802_s6 (
    .F(n802_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n802_s6.INIT=8'hCA;
  LUT3 n802_s7 (
    .F(n802_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n802_s7.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n844_s24 (
    .F(n844_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n844_s24.INIT=8'hCA;
  LUT3 n844_s25 (
    .F(n844_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n844_s25.INIT=8'hCA;
  LUT3 n844_s26 (
    .F(n844_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n844_s26.INIT=8'hCA;
  LUT3 n844_s27 (
    .F(n844_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n844_s27.INIT=8'hCA;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(read[7]),
    .I1(dataIn[7]),
    .I2(n657_6) 
);
defparam n657_s0.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(read[6]),
    .I1(dataIn[6]),
    .I2(n657_6) 
);
defparam n658_s0.INIT=8'hAC;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(read[5]),
    .I1(dataIn[5]),
    .I2(n657_6) 
);
defparam n659_s0.INIT=8'hAC;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(read[4]),
    .I1(dataIn[4]),
    .I2(n657_6) 
);
defparam n660_s0.INIT=8'hAC;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(read[3]),
    .I1(dataIn[3]),
    .I2(n657_6) 
);
defparam n661_s0.INIT=8'hAC;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(read[2]),
    .I1(dataIn[2]),
    .I2(n657_6) 
);
defparam n662_s0.INIT=8'hAC;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(read[1]),
    .I1(dataIn[1]),
    .I2(n657_6) 
);
defparam n663_s0.INIT=8'hAC;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(read[0]),
    .I1(dataIn[0]),
    .I2(n657_6) 
);
defparam n664_s0.INIT=8'hAC;
  LUT4 n1759_s0 (
    .F(n1759_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1727_5),
    .I3(n1735_4) 
);
defparam n1759_s0.INIT=16'h1000;
  LUT4 n986_s2 (
    .F(n986_5),
    .I0(n1799_9),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n657_6) 
);
defparam n986_s2.INIT=16'hF044;
  LUT4 n988_s2 (
    .F(n988_5),
    .I0(dataIn[6]),
    .I1(n1791_6),
    .I2(read[14]),
    .I3(n657_6) 
);
defparam n988_s2.INIT=16'hF088;
  LUT4 n990_s2 (
    .F(n990_5),
    .I0(n1799_9),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n657_6) 
);
defparam n990_s2.INIT=16'hF044;
  LUT4 n992_s2 (
    .F(n992_5),
    .I0(dataIn[4]),
    .I1(n1791_6),
    .I2(read[12]),
    .I3(n657_6) 
);
defparam n992_s2.INIT=16'hF088;
  LUT4 n994_s2 (
    .F(n994_5),
    .I0(n1799_9),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n657_6) 
);
defparam n994_s2.INIT=16'hF044;
  LUT4 n996_s2 (
    .F(n996_5),
    .I0(n1799_9),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n657_6) 
);
defparam n996_s2.INIT=16'hF044;
  LUT4 n998_s2 (
    .F(n998_5),
    .I0(dataIn[1]),
    .I1(n1791_6),
    .I2(read[9]),
    .I3(n657_6) 
);
defparam n998_s2.INIT=16'hF088;
  LUT4 n1000_s2 (
    .F(n1000_5),
    .I0(dataIn[0]),
    .I1(n1791_6),
    .I2(read[8]),
    .I3(n657_6) 
);
defparam n1000_s2.INIT=16'hF088;
  LUT3 n1892_s1 (
    .F(n1892_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1892_5) 
);
defparam n1892_s1.INIT=8'h40;
  LUT4 n158_s12 (
    .F(n158_16),
    .I0(n158_24),
    .I1(n158_26),
    .I2(n158_19),
    .I3(rxCounter[12]) 
);
defparam n158_s12.INIT=16'h0708;
  LUT3 n159_s12 (
    .F(n159_16),
    .I0(n158_19),
    .I1(rxCounter[11]),
    .I2(n159_19) 
);
defparam n159_s12.INIT=8'h14;
  LUT4 n160_s11 (
    .F(n160_15),
    .I0(n160_16),
    .I1(n158_24),
    .I2(n158_19),
    .I3(rxCounter[10]) 
);
defparam n160_s11.INIT=16'h0708;
  LUT4 n161_s11 (
    .F(n161_15),
    .I0(rxCounter[8]),
    .I1(n158_24),
    .I2(n158_19),
    .I3(rxCounter[9]) 
);
defparam n161_s11.INIT=16'h0708;
  LUT3 n162_s11 (
    .F(n162_15),
    .I0(n158_19),
    .I1(rxCounter[8]),
    .I2(n158_24) 
);
defparam n162_s11.INIT=8'h14;
  LUT4 n163_s11 (
    .F(n163_15),
    .I0(n163_19),
    .I1(n163_17),
    .I2(n158_19),
    .I3(rxCounter[7]) 
);
defparam n163_s11.INIT=16'h0708;
  LUT4 n164_s11 (
    .F(n164_15),
    .I0(rxCounter[5]),
    .I1(n163_19),
    .I2(n158_19),
    .I3(rxCounter[6]) 
);
defparam n164_s11.INIT=16'h0708;
  LUT4 n165_s11 (
    .F(n165_15),
    .I0(n158_19),
    .I1(n165_16),
    .I2(rxCounter[5]),
    .I3(n163_19) 
);
defparam n165_s11.INIT=16'h0110;
  LUT4 n166_s11 (
    .F(n166_15),
    .I0(n166_16),
    .I1(n166_17),
    .I2(n158_19),
    .I3(rxCounter[4]) 
);
defparam n166_s11.INIT=16'h0708;
  LUT4 n167_s11 (
    .F(n167_15),
    .I0(rxCounter[2]),
    .I1(n166_16),
    .I2(n158_19),
    .I3(rxCounter[3]) 
);
defparam n167_s11.INIT=16'h0708;
  LUT4 n168_s11 (
    .F(n168_15),
    .I0(n158_19),
    .I1(n165_16),
    .I2(rxCounter[2]),
    .I3(n166_16) 
);
defparam n168_s11.INIT=16'h0110;
  LUT4 n169_s11 (
    .F(n169_15),
    .I0(n158_19),
    .I1(n165_16),
    .I2(rxCounter[0]),
    .I3(rxCounter[1]) 
);
defparam n169_s11.INIT=16'h0110;
  LUT4 n172_s19 (
    .F(n172_27),
    .I0(n172_28),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n172_s19.INIT=16'hDF30;
  LUT3 n175_s3 (
    .F(n175_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n175_s3.INIT=8'h40;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(byteReady_9),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h2003;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 txByteCounter_1_s4 (
    .F(txByteCounter_1_9),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txByteCounter_1_10),
    .I3(n657_6) 
);
defparam txByteCounter_1_s4.INIT=16'hFFB0;
  LUT3 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(n1892_4) 
);
defparam txBitNumber_2_s4.INIT=8'hF4;
  LUT3 n968_s14 (
    .F(n968_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txByteCounter_1_10) 
);
defparam n968_s14.INIT=8'h40;
  LUT3 n1003_s22 (
    .F(n1003_26),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(txByteCounter_1_9) 
);
defparam n1003_s22.INIT=8'hF8;
  LUT2 n1016_s10 (
    .F(n1016_14),
    .I0(txByteCounter[1]),
    .I1(n1018_15) 
);
defparam n1016_s10.INIT=4'h8;
  LUT4 n1029_s12 (
    .F(n1029_16),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]),
    .I3(txBitNumber_2_11) 
);
defparam n1029_s12.INIT=16'h7800;
  LUT3 n1031_s9 (
    .F(n1031_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber_2_11) 
);
defparam n1031_s9.INIT=8'h60;
  LUT4 n1019_s13 (
    .F(n1019_17),
    .I0(n1019_18),
    .I1(n844_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n1019_s13.INIT=16'hFC05;
  LUT4 n1004_s18 (
    .F(n1004_24),
    .I0(n1004_31),
    .I1(n1004_29),
    .I2(n1004_27),
    .I3(txCounter[10]) 
);
defparam n1004_s18.INIT=16'h0708;
  LUT4 n1005_s18 (
    .F(n1005_24),
    .I0(n1004_31),
    .I1(n1005_25),
    .I2(n1004_27),
    .I3(txCounter[9]) 
);
defparam n1005_s18.INIT=16'h0708;
  LUT4 n1006_s18 (
    .F(n1006_24),
    .I0(txCounter[7]),
    .I1(n1004_31),
    .I2(n1004_27),
    .I3(txCounter[8]) 
);
defparam n1006_s18.INIT=16'h0708;
  LUT4 n1008_s18 (
    .F(n1008_24),
    .I0(n1008_28),
    .I1(n1008_26),
    .I2(n1004_27),
    .I3(txCounter[6]) 
);
defparam n1008_s18.INIT=16'h0708;
  LUT4 n1009_s18 (
    .F(n1009_24),
    .I0(txCounter[4]),
    .I1(n1008_28),
    .I2(txCounter[5]),
    .I3(txState_1_14) 
);
defparam n1009_s18.INIT=16'h7800;
  LUT4 n1011_s18 (
    .F(n1011_24),
    .I0(txCounter[2]),
    .I1(n1011_25),
    .I2(n1004_27),
    .I3(txCounter[3]) 
);
defparam n1011_s18.INIT=16'h0708;
  LUT3 n1013_s18 (
    .F(n1013_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txState_1_14) 
);
defparam n1013_s18.INIT=8'h60;
  LUT3 n317_s15 (
    .F(n317_24),
    .I0(n1727_4),
    .I1(rxByteCounter[3]),
    .I2(rxByteCounter[4]) 
);
defparam n317_s15.INIT=8'hF4;
  LUT3 n1014_s13 (
    .F(n1014_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n1014_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT2 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(rxState[2]),
    .I1(rxState_1_9) 
);
defparam rxState_1_s3.INIT=4'hE;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(\buffer[0]_7_9 ),
    .I1(n1791_6),
    .I2(byteReady),
    .I3(n657_6) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFB0;
  LUT3 rxState_2_s4 (
    .F(rxState_2_9),
    .I0(rxState_1_9),
    .I1(byteReady_8),
    .I2(rxState[2]) 
);
defparam rxState_2_s4.INIT=8'hCA;
  LUT4 n173_s21 (
    .F(n173_28),
    .I0(rxState[1]),
    .I1(n172_28),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n173_s21.INIT=16'h008F;
  LUT2 n185_s10 (
    .F(n185_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n185_s10.INIT=4'h4;
  LUT3 n184_s9 (
    .F(n184_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n184_s9.INIT=8'h60;
  LUT4 n183_s9 (
    .F(n183_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n183_s9.INIT=16'h7800;
  LUT3 n1727_s1 (
    .F(n1727_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]) 
);
defparam n1727_s1.INIT=8'h01;
  LUT2 n1727_s2 (
    .F(n1727_5),
    .I0(rxByteCounter[4]),
    .I1(byteReady) 
);
defparam n1727_s2.INIT=4'h4;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]) 
);
defparam n1735_s1.INIT=4'h4;
  LUT2 n1799_s1 (
    .F(n1799_4),
    .I0(n1799_6),
    .I1(n1799_7) 
);
defparam n1799_s1.INIT=4'h8;
  LUT3 n1892_s2 (
    .F(n1892_5),
    .I0(n1892_6),
    .I1(n1892_7),
    .I2(n1892_8) 
);
defparam n1892_s2.INIT=8'h80;
  LUT4 n158_s15 (
    .F(n158_19),
    .I0(rxState[1]),
    .I1(rxState[0]),
    .I2(rxState[2]),
    .I3(n158_20) 
);
defparam n158_s15.INIT=16'h000D;
  LUT2 n160_s12 (
    .F(n160_16),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]) 
);
defparam n160_s12.INIT=4'h8;
  LUT2 n163_s13 (
    .F(n163_17),
    .I0(rxCounter[5]),
    .I1(rxCounter[6]) 
);
defparam n163_s13.INIT=4'h8;
  LUT2 n165_s12 (
    .F(n165_16),
    .I0(rxState[2]),
    .I1(byteReady_9) 
);
defparam n165_s12.INIT=4'h8;
  LUT2 n166_s12 (
    .F(n166_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]) 
);
defparam n166_s12.INIT=4'h8;
  LUT2 n166_s13 (
    .F(n166_17),
    .I0(rxCounter[2]),
    .I1(rxCounter[3]) 
);
defparam n166_s13.INIT=4'h8;
  LUT3 n172_s20 (
    .F(n172_28),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]) 
);
defparam n172_s20.INIT=8'h80;
  LUT2 n579_s2 (
    .F(n579_5),
    .I0(n579_6),
    .I1(n579_7) 
);
defparam n579_s2.INIT=4'h8;
  LUT4 byteReady_s4 (
    .F(byteReady_9),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(byteReady_10),
    .I3(byteReady_11) 
);
defparam byteReady_s4.INIT=16'h4000;
  LUT3 txByteCounter_1_s5 (
    .F(txByteCounter_1_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1892_5) 
);
defparam txByteCounter_1_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s6 (
    .F(txBitNumber_2_11),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1892_5) 
);
defparam txBitNumber_2_s6.INIT=8'h40;
  LUT2 n1019_s14 (
    .F(n1019_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n1019_s14.INIT=4'h4;
  LUT2 n1004_s21 (
    .F(n1004_27),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n1004_s21.INIT=4'h1;
  LUT2 n1005_s19 (
    .F(n1005_25),
    .I0(txCounter[7]),
    .I1(txCounter[8]) 
);
defparam n1005_s19.INIT=4'h8;
  LUT2 n1008_s20 (
    .F(n1008_26),
    .I0(txCounter[4]),
    .I1(txCounter[5]) 
);
defparam n1008_s20.INIT=4'h8;
  LUT2 n1011_s19 (
    .F(n1011_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]) 
);
defparam n1011_s19.INIT=4'h8;
  LUT4 rxState_1_s4 (
    .F(rxState_1_9),
    .I0(rxState[0]),
    .I1(byteReady_9),
    .I2(rxState[1]),
    .I3(n158_20) 
);
defparam rxState_1_s4.INIT=16'h00EF;
  LUT3 \buffer[0]_7_s4  (
    .F(\buffer[0]_7_9 ),
    .I0(rxByteCounter[4]),
    .I1(rxByteCounter[3]),
    .I2(n1727_4) 
);
defparam \buffer[0]_7_s4 .INIT=8'h10;
  LUT4 n1799_s3 (
    .F(n1799_6),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(dataIn[1]),
    .I3(dataIn[0]) 
);
defparam n1799_s3.INIT=16'h1000;
  LUT4 n1799_s4 (
    .F(n1799_7),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n1799_s4.INIT=16'h1000;
  LUT3 n1892_s3 (
    .F(n1892_6),
    .I0(txCounter[8]),
    .I1(txCounter[9]),
    .I2(txCounter[10]) 
);
defparam n1892_s3.INIT=8'h01;
  LUT4 n1892_s4 (
    .F(n1892_7),
    .I0(txCounter[4]),
    .I1(txCounter[6]),
    .I2(txCounter[7]),
    .I3(txCounter[5]) 
);
defparam n1892_s4.INIT=16'h0100;
  LUT4 n1892_s5 (
    .F(n1892_8),
    .I0(txCounter[0]),
    .I1(txCounter[3]),
    .I2(txCounter[2]),
    .I3(txCounter[1]) 
);
defparam n1892_s5.INIT=16'h1000;
  LUT4 n158_s16 (
    .F(n158_20),
    .I0(n166_16),
    .I1(byteReady_10),
    .I2(n158_21),
    .I3(n158_22) 
);
defparam n158_s16.INIT=16'h7F00;
  LUT4 n579_s3 (
    .F(n579_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(\buffer[0] [7]),
    .I3(\buffer[0] [6]) 
);
defparam n579_s3.INIT=16'h0100;
  LUT4 n579_s4 (
    .F(n579_7),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n579_s4.INIT=16'h0100;
  LUT2 byteReady_s5 (
    .F(byteReady_10),
    .I0(byteReady_12),
    .I1(byteReady_13) 
);
defparam byteReady_s5.INIT=4'h8;
  LUT3 byteReady_s6 (
    .F(byteReady_11),
    .I0(rxCounter[4]),
    .I1(rxCounter[2]),
    .I2(rxCounter[5]) 
);
defparam byteReady_s6.INIT=8'h40;
  LUT4 n158_s17 (
    .F(n158_21),
    .I0(rxCounter[2]),
    .I1(rxCounter[5]),
    .I2(rxCounter[4]),
    .I3(rxState[0]) 
);
defparam n158_s17.INIT=16'h1000;
  LUT3 n158_s18 (
    .F(n158_22),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[1]) 
);
defparam n158_s18.INIT=8'h0E;
  LUT4 byteReady_s7 (
    .F(byteReady_12),
    .I0(rxCounter[3]),
    .I1(rxCounter[10]),
    .I2(rxCounter[11]),
    .I3(rxCounter[12]) 
);
defparam byteReady_s7.INIT=16'h0001;
  LUT4 byteReady_s8 (
    .F(byteReady_13),
    .I0(rxCounter[6]),
    .I1(rxCounter[7]),
    .I2(rxCounter[8]),
    .I3(rxCounter[9]) 
);
defparam byteReady_s8.INIT=16'h0001;
  LUT3 n1004_s22 (
    .F(n1004_29),
    .I0(txCounter[9]),
    .I1(txCounter[7]),
    .I2(txCounter[8]) 
);
defparam n1004_s22.INIT=8'h80;
  LUT4 n1004_s23 (
    .F(n1004_31),
    .I0(txCounter[6]),
    .I1(n1008_28),
    .I2(txCounter[4]),
    .I3(txCounter[5]) 
);
defparam n1004_s23.INIT=16'h8000;
  LUT4 n158_s19 (
    .F(n158_24),
    .I0(rxCounter[7]),
    .I1(n163_19),
    .I2(rxCounter[5]),
    .I3(rxCounter[6]) 
);
defparam n158_s19.INIT=16'h8000;
  LUT4 n163_s14 (
    .F(n163_19),
    .I0(rxCounter[4]),
    .I1(n166_16),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n163_s14.INIT=16'h8000;
  LUT4 n1799_s5 (
    .F(n1799_9),
    .I0(n579_5),
    .I1(n1727_4),
    .I2(rxByteCounter[3]),
    .I3(rxByteCounter[4]) 
);
defparam n1799_s5.INIT=16'hAA20;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(n579_6),
    .I1(n579_7),
    .I2(n1799_4),
    .I3(byteReady) 
);
defparam n579_s5.INIT=16'hF700;
  LUT4 flag_end_tx_s5 (
    .F(flag_end_tx_8),
    .I0(n657_6),
    .I1(txByteCounter[1]),
    .I2(txByteCounter[0]),
    .I3(txByteCounter_1_10) 
);
defparam flag_end_tx_s5.INIT=16'hBAAA;
  LUT4 n1008_s21 (
    .F(n1008_28),
    .I0(txCounter[2]),
    .I1(txCounter[3]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n1008_s21.INIT=16'h8000;
  LUT4 n1012_s19 (
    .F(n1012_26),
    .I0(txCounter[2]),
    .I1(txCounter[0]),
    .I2(txCounter[1]),
    .I3(txState_1_14) 
);
defparam n1012_s19.INIT=16'h6A00;
  LUT4 n159_s14 (
    .F(n159_19),
    .I0(rxCounter[10]),
    .I1(rxCounter[8]),
    .I2(rxCounter[9]),
    .I3(n158_24) 
);
defparam n159_s14.INIT=16'h8000;
  LUT4 n158_s20 (
    .F(n158_26),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(rxCounter[8]),
    .I3(rxCounter[9]) 
);
defparam n158_s20.INIT=16'h8000;
  LUT4 n171_s22 (
    .F(n171_30),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n175_7) 
);
defparam n171_s22.INIT=16'h8000;
  LUT4 \buffer[1]_7_s4  (
    .F(\buffer[1]_7_10 ),
    .I0(n1751_8),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]),
    .I3(n657_6) 
);
defparam \buffer[1]_7_s4 .INIT=16'hFF02;
  LUT3 n1775_s1 (
    .F(n1775_5),
    .I0(n1743_8),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]) 
);
defparam n1775_s1.INIT=8'h02;
  LUT3 n1767_s2 (
    .F(n1767_6),
    .I0(n1735_9),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]) 
);
defparam n1767_s2.INIT=8'h02;
  LUT3 n1791_s2 (
    .F(n1791_6),
    .I0(n1799_6),
    .I1(n1799_7),
    .I2(n1799_9) 
);
defparam n1791_s2.INIT=8'h07;
  LUT4 n1799_s6 (
    .F(n1799_11),
    .I0(n1799_6),
    .I1(n1799_7),
    .I2(byteReady),
    .I3(n1799_9) 
);
defparam n1799_s6.INIT=16'h7000;
  LUT4 n1018_s10 (
    .F(n1018_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1892_5) 
);
defparam n1018_s10.INIT=16'h4000;
  LUT4 n170_s12 (
    .F(n170_17),
    .I0(n158_19),
    .I1(rxCounter[0]),
    .I2(rxState[2]),
    .I3(byteReady_9) 
);
defparam n170_s12.INIT=16'h0BBB;
  LUT3 n1751_s2 (
    .F(n1751_6),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1751_8) 
);
defparam n1751_s2.INIT=8'h40;
  LUT3 n1743_s2 (
    .F(n1743_6),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1743_8) 
);
defparam n1743_s2.INIT=8'h40;
  LUT3 n1735_s3 (
    .F(n1735_7),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(n1735_9) 
);
defparam n1735_s3.INIT=8'h40;
  LUT4 txState_1_s8 (
    .F(txState_1_14),
    .I0(n1004_27),
    .I1(n1892_6),
    .I2(n1892_7),
    .I3(n1892_8) 
);
defparam txState_1_s8.INIT=16'h1555;
  LUT4 n1751_s3 (
    .F(n1751_8),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[4]),
    .I3(byteReady) 
);
defparam n1751_s3.INIT=16'h0400;
  LUT4 n1743_s3 (
    .F(n1743_8),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[4]),
    .I3(byteReady) 
);
defparam n1743_s3.INIT=16'h0400;
  LUT4 n1735_s4 (
    .F(n1735_9),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[4]),
    .I3(byteReady) 
);
defparam n1735_s4.INIT=16'h0800;
  LUT4 n1727_s3 (
    .F(n1727_7),
    .I0(rxByteCounter[3]),
    .I1(n1727_4),
    .I2(rxByteCounter[4]),
    .I3(byteReady) 
);
defparam n1727_s3.INIT=16'h0800;
  LUT4 n1002_s19 (
    .F(n1002_24),
    .I0(n1892_4),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1892_5) 
);
defparam n1002_s19.INIT=16'hBAAA;
  LUT4 n1033_s10 (
    .F(n1033_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1892_5) 
);
defparam n1033_s10.INIT=16'h1000;
  LUT3 n657_s2 (
    .F(n657_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n657_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n1010_s19 (
    .F(n1010_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n1008_28) 
);
defparam n1010_s19.INIT=16'h0EE0;
  LUT4 n1007_s19 (
    .F(n1007_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n1004_31) 
);
defparam n1007_s19.INIT=16'h0EE0;
  LUT4 n1791_s3 (
    .F(n1791_8),
    .I0(n1799_6),
    .I1(n1799_7),
    .I2(n1799_9),
    .I3(byteReady) 
);
defparam n1791_s3.INIT=16'hF800;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState_1_14),
    .I1(send_uart),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam txState_0_s4.INIT=16'h5554;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n175_7),
    .RESET(n1791_8) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n183_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n184_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n185_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFRE rxByteCounter_4_s0 (
    .Q(rxByteCounter[4]),
    .D(n188_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1791_8) 
);
defparam rxByteCounter_4_s0.INIT=1'b0;
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n189_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1791_8) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n190_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1791_8) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n191_1),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1791_8) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n192_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1791_8) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1727_7) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1735_7) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1743_6) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1751_6) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1759_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1767_6) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1775_5) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n317_24),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n579_9) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE trigger_7_s0 (
    .Q(trigger_Z[7]),
    .D(\buffer[1] [7]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_6_s0 (
    .Q(trigger_Z[6]),
    .D(\buffer[1] [6]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_5_s0 (
    .Q(trigger_Z[5]),
    .D(\buffer[1] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_4_s0 (
    .Q(trigger_Z[4]),
    .D(\buffer[1] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_3_s0 (
    .Q(trigger_Z[3]),
    .D(\buffer[1] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_2_s0 (
    .Q(trigger_Z[2]),
    .D(\buffer[1] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_1_s0 (
    .Q(trigger_Z[1]),
    .D(\buffer[1] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE trigger_0_s0 (
    .Q(trigger_Z[0]),
    .D(\buffer[1] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1799_11) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n799_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n800_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n801_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n802_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n803_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n804_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n805_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n806_9),
    .CLK(clk_PSRAM),
    .CE(n1892_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n657_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n658_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n659_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n660_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n661_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n662_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n663_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n664_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_10 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n968_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_8) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n1002_24),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n1003_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n1004_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n1005_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n1006_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n1007_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n1008_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n1009_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n1010_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n1011_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n1012_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n1013_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_1_s2 (
    .Q(txByteCounter[1]),
    .D(n1016_14),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n1018_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_9) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n1029_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n1031_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n1033_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n159_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n160_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n161_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n162_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n163_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n164_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n165_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n166_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n167_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n168_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n169_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n170_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n171_30),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n172_27),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n173_28),
    .CLK(clk_PSRAM),
    .CE(rxState_2_9) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n986_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n988_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n990_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n992_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n994_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n996_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n998_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n1000_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n158_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n1014_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n1019_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  ALU n191_s (
    .SUM(n191_1),
    .COUT(n191_2),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_1),
    .COUT(n190_2),
    .I0(rxByteCounter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n191_2) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_1),
    .COUT(n189_2),
    .I0(rxByteCounter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n190_2) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_1),
    .COUT(n188_0_COUT),
    .I0(rxByteCounter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n189_2) 
);
defparam n188_s.ALU_MODE=0;
  MUX2_LUT5 n799_s5 (
    .O(n799_9),
    .I0(n799_6),
    .I1(n799_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n800_s5 (
    .O(n800_9),
    .I0(n800_6),
    .I1(n800_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n801_s5 (
    .O(n801_9),
    .I0(n801_6),
    .I1(n801_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n802_s5 (
    .O(n802_9),
    .I0(n802_6),
    .I1(n802_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n844_s22 (
    .O(n844_25),
    .I0(n844_20),
    .I1(n844_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n844_s23 (
    .O(n844_27),
    .I0(n844_22),
    .I1(n844_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n844_s21 (
    .O(n844_29),
    .I0(n844_25),
    .I1(n844_27),
    .S0(txBitNumber[2]) 
);
  INV n192_s2 (
    .O(n192_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module Gowin_SDPB (
  clk_PSRAM,
  n20_11,
  write_read,
  reset,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_16,
  data_in_17,
  data_in_18,
  data_in_19,
  data_in_20,
  data_in_21,
  data_in_22,
  data_in_23,
  data_in_24,
  data_in_25,
  data_in_26,
  data_in_27,
  data_in_32,
  data_in_33,
  data_in_34,
  data_in_35,
  data_in_36,
  data_in_37,
  data_in_38,
  data_in_39,
  data_in_40,
  data_in_41,
  data_in_42,
  data_in_43,
  data_in_48,
  data_in_49,
  data_in_50,
  data_in_51,
  data_in_52,
  data_in_53,
  data_in_54,
  data_in_55,
  data_in_56,
  data_in_57,
  data_in_58,
  data_in_59,
  wr_ad,
  rd_ad,
  data_uart
)
;
input clk_PSRAM;
input n20_11;
input write_read;
input reset;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_16;
input data_in_17;
input data_in_18;
input data_in_19;
input data_in_20;
input data_in_21;
input data_in_22;
input data_in_23;
input data_in_24;
input data_in_25;
input data_in_26;
input data_in_27;
input data_in_32;
input data_in_33;
input data_in_34;
input data_in_35;
input data_in_36;
input data_in_37;
input data_in_38;
input data_in_39;
input data_in_40;
input data_in_41;
input data_in_42;
input data_in_43;
input data_in_48;
input data_in_49;
input data_in_50;
input data_in_51;
input data_in_52;
input data_in_53;
input data_in_54;
input data_in_55;
input data_in_56;
input data_in_57;
input data_in_58;
input data_in_59;
input [4:0] wr_ad;
input [6:0] rd_ad;
output [15:0] data_uart;
wire [31:8] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:8],data_uart[7:0]}),
    .DI({data_in_55,data_in_54,data_in_53,data_in_52,data_in_51,data_in_50,data_in_49,data_in_48,data_in_39,data_in_38,data_in_37,data_in_36,data_in_35,data_in_34,data_in_33,data_in_32,data_in_23,data_in_22,data_in_21,data_in_20,data_in_19,data_in_18,data_in_17,data_in_16,data_in_7,data_in_6,data_in_5,data_in_4,data_in_3,data_in_2,data_in_1,data_in_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,wr_ad[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,rd_ad[6:0],GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(n20_11),
    .CEB(write_read),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=32;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:8],data_uart[15:8]}),
    .DI({VCC,VCC,VCC,VCC,data_in_59,data_in_58,data_in_57,data_in_56,VCC,VCC,VCC,VCC,data_in_43,data_in_42,data_in_41,data_in_40,VCC,VCC,VCC,VCC,data_in_27,data_in_26,data_in_25,data_in_24,VCC,VCC,VCC,VCC,data_in_11,data_in_10,data_in_9,data_in_8}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,wr_ad[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,rd_ad[6:0],GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(n20_11),
    .CEB(write_read),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=32;
defparam sdpb_inst_1.BIT_WIDTH_1=8;
defparam sdpb_inst_1.BLK_SEL_0=3'b000;
defparam sdpb_inst_1.BLK_SEL_1=3'b000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SDPB */
module Post_Process (
  BRAM_wr,
  clk_PSRAM,
  begin_PP,
  BRAM_rd,
  end_PP,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_16,
  data_in_17,
  data_in_18,
  data_in_19,
  data_in_20,
  data_in_21,
  data_in_22,
  data_in_23,
  data_in_24,
  data_in_25,
  data_in_26,
  data_in_27,
  data_in_32,
  data_in_33,
  data_in_34,
  data_in_35,
  data_in_36,
  data_in_37,
  data_in_38,
  data_in_39,
  data_in_40,
  data_in_41,
  data_in_42,
  data_in_43,
  data_in_48,
  data_in_49,
  data_in_50,
  data_in_51,
  data_in_52,
  data_in_53,
  data_in_54,
  data_in_55,
  data_in_56,
  data_in_57,
  data_in_58,
  data_in_59,
  bram_full_Z,
  bram_empty_Z,
  ended_Z,
  write_read,
  data_uart_Z
)
;
input BRAM_wr;
input clk_PSRAM;
input begin_PP;
input BRAM_rd;
input end_PP;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_16;
input data_in_17;
input data_in_18;
input data_in_19;
input data_in_20;
input data_in_21;
input data_in_22;
input data_in_23;
input data_in_24;
input data_in_25;
input data_in_26;
input data_in_27;
input data_in_32;
input data_in_33;
input data_in_34;
input data_in_35;
input data_in_36;
input data_in_37;
input data_in_38;
input data_in_39;
input data_in_40;
input data_in_41;
input data_in_42;
input data_in_43;
input data_in_48;
input data_in_49;
input data_in_50;
input data_in_51;
input data_in_52;
input data_in_53;
input data_in_54;
input data_in_55;
input data_in_56;
input data_in_57;
input data_in_58;
input data_in_59;
output bram_full_Z;
output bram_empty_Z;
output ended_Z;
output write_read;
output [15:0] data_uart_Z;
wire n319_3;
wire n344_3;
wire n134_3;
wire n155_3;
wire n366_3;
wire n365_3;
wire n162_6;
wire n161_5;
wire n159_5;
wire n158_5;
wire n157_5;
wire n156_5;
wire n42_4;
wire n38_5;
wire n37_5;
wire n36_5;
wire n35_5;
wire n319_4;
wire n344_4;
wire n155_4;
wire n155_5;
wire n160_6;
wire n44_5;
wire n45_6;
wire n158_8;
wire n160_8;
wire n43_6;
wire n44_7;
wire n125_6;
wire n195_6;
wire n46_9;
wire n348_6;
wire n46_13;
wire rd_max_6_8;
wire n20_8;
wire d_wr_clk;
wire d_rd_clk;
wire reset;
wire n106_1_SUM;
wire n106_3;
wire n107_1_SUM;
wire n107_3;
wire n108_1_SUM;
wire n108_3;
wire n109_1_SUM;
wire n109_3;
wire n110_1_SUM;
wire n110_3;
wire n111_1_SUM;
wire n111_3;
wire n112_1_SUM;
wire n112_3;
wire n23_6;
wire n20_11;
wire [4:0] wr_ad;
wire [6:1] rd_max;
wire [6:0] rd_ad;
wire [15:0] data_uart;
wire VCC;
wire GND;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(d_wr_clk),
    .I1(BRAM_wr),
    .I2(wr_ad[4]),
    .I3(n319_4) 
);
defparam n319_s0.INIT=16'h4000;
  LUT4 n344_s0 (
    .F(n344_3),
    .I0(d_rd_clk),
    .I1(BRAM_rd),
    .I2(rd_ad[6]),
    .I3(n344_4) 
);
defparam n344_s0.INIT=16'h4000;
  LUT4 n134_s0 (
    .F(n134_3),
    .I0(d_rd_clk),
    .I1(BRAM_rd),
    .I2(write_read),
    .I3(n125_6) 
);
defparam n134_s0.INIT=16'hFF40;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(n348_6),
    .I1(n155_4),
    .I2(n155_5),
    .I3(end_PP) 
);
defparam n155_s0.INIT=16'hF800;
  LUT2 n366_s0 (
    .F(n366_3),
    .I0(write_read),
    .I1(begin_PP) 
);
defparam n366_s0.INIT=4'h8;
  LUT2 n365_s0 (
    .F(n365_3),
    .I0(write_read),
    .I1(begin_PP) 
);
defparam n365_s0.INIT=4'hB;
  LUT2 n162_s2 (
    .F(n162_6),
    .I0(rd_ad[0]),
    .I1(write_read) 
);
defparam n162_s2.INIT=4'h4;
  LUT3 n161_s1 (
    .F(n161_5),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]),
    .I2(write_read) 
);
defparam n161_s1.INIT=8'h60;
  LUT4 n159_s1 (
    .F(n159_5),
    .I0(rd_ad[2]),
    .I1(n160_6),
    .I2(rd_ad[3]),
    .I3(write_read) 
);
defparam n159_s1.INIT=16'h7800;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(rd_ad[4]),
    .I1(n158_8),
    .I2(write_read) 
);
defparam n158_s1.INIT=8'h60;
  LUT4 n157_s1 (
    .F(n157_5),
    .I0(rd_ad[4]),
    .I1(n158_8),
    .I2(rd_ad[5]),
    .I3(write_read) 
);
defparam n157_s1.INIT=16'h7800;
  LUT3 n156_s1 (
    .F(n156_5),
    .I0(rd_ad[6]),
    .I1(n344_4),
    .I2(write_read) 
);
defparam n156_s1.INIT=8'h60;
  LUT4 n42_s0 (
    .F(n42_4),
    .I0(wr_ad[2]),
    .I1(wr_ad[3]),
    .I2(n44_5),
    .I3(wr_ad[4]) 
);
defparam n42_s0.INIT=16'hEF10;
  LUT2 n38_s0 (
    .F(n38_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]) 
);
defparam n38_s0.INIT=4'h6;
  LUT3 n37_s0 (
    .F(n37_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]) 
);
defparam n37_s0.INIT=8'h78;
  LUT4 n36_s0 (
    .F(n36_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]),
    .I3(wr_ad[3]) 
);
defparam n36_s0.INIT=16'h7F80;
  LUT2 n35_s0 (
    .F(n35_5),
    .I0(wr_ad[4]),
    .I1(n319_4) 
);
defparam n35_s0.INIT=4'h6;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]),
    .I2(wr_ad[2]),
    .I3(wr_ad[3]) 
);
defparam n319_s1.INIT=16'h8000;
  LUT3 n344_s1 (
    .F(n344_4),
    .I0(rd_ad[4]),
    .I1(rd_ad[5]),
    .I2(n158_8) 
);
defparam n344_s1.INIT=8'h80;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(wr_ad[2]),
    .I1(wr_ad[3]),
    .I2(wr_ad[4]),
    .I3(n44_5) 
);
defparam n155_s1.INIT=16'h0100;
  LUT4 n155_s2 (
    .F(n155_5),
    .I0(d_rd_clk),
    .I1(n112_3),
    .I2(write_read),
    .I3(BRAM_rd) 
);
defparam n155_s2.INIT=16'h1000;
  LUT2 n160_s2 (
    .F(n160_6),
    .I0(rd_ad[0]),
    .I1(rd_ad[1]) 
);
defparam n160_s2.INIT=4'h8;
  LUT2 n44_s1 (
    .F(n44_5),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]) 
);
defparam n44_s1.INIT=4'h1;
  LUT2 n45_s1 (
    .F(n45_6),
    .I0(wr_ad[0]),
    .I1(wr_ad[1]) 
);
defparam n45_s1.INIT=4'h9;
  LUT4 n158_s3 (
    .F(n158_8),
    .I0(rd_ad[2]),
    .I1(rd_ad[3]),
    .I2(rd_ad[0]),
    .I3(rd_ad[1]) 
);
defparam n158_s3.INIT=16'h8000;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(rd_ad[2]),
    .I1(rd_ad[0]),
    .I2(rd_ad[1]),
    .I3(write_read) 
);
defparam n160_s3.INIT=16'h6A00;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(wr_ad[2]),
    .I1(wr_ad[0]),
    .I2(wr_ad[1]),
    .I3(wr_ad[3]) 
);
defparam n43_s1.INIT=16'hFE01;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(wr_ad[2]),
    .I1(wr_ad[0]),
    .I2(wr_ad[1]) 
);
defparam n44_s2.INIT=8'hA9;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(end_PP),
    .I1(write_read),
    .I2(d_wr_clk),
    .I3(BRAM_wr) 
);
defparam n125_s2.INIT=16'h0200;
  LUT2 n195_s2 (
    .F(n195_6),
    .I0(write_read),
    .I1(begin_PP) 
);
defparam n195_s2.INIT=4'h7;
  LUT4 n46_s4 (
    .F(n46_9),
    .I0(wr_ad[0]),
    .I1(write_read),
    .I2(d_wr_clk),
    .I3(BRAM_wr) 
);
defparam n46_s4.INIT=16'hA9AA;
  LUT3 n348_s2 (
    .F(n348_6),
    .I0(write_read),
    .I1(d_wr_clk),
    .I2(BRAM_wr) 
);
defparam n348_s2.INIT=8'h10;
  LUT4 n46_s6 (
    .F(n46_13),
    .I0(wr_ad[0]),
    .I1(rd_max[2]),
    .I2(n155_4),
    .I3(n125_6) 
);
defparam n46_s6.INIT=16'hC5CC;
  LUT2 rd_max_6_s3 (
    .F(rd_max_6_8),
    .I0(n155_4),
    .I1(n125_6) 
);
defparam rd_max_6_s3.INIT=4'h4;
  LUT4 n20_s3 (
    .F(n20_8),
    .I0(write_read),
    .I1(n125_6),
    .I2(n319_3),
    .I3(n344_3) 
);
defparam n20_s3.INIT=16'h5476;
  DFFE d_wr_clk_s0 (
    .Q(d_wr_clk),
    .D(BRAM_wr),
    .CLK(clk_PSRAM),
    .CE(begin_PP) 
);
  DFFE d_rd_clk_s0 (
    .Q(d_rd_clk),
    .D(BRAM_rd),
    .CLK(clk_PSRAM),
    .CE(begin_PP) 
);
  DFFRE bram_full_s0 (
    .Q(bram_full_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n319_3),
    .RESET(n365_3) 
);
  DFFE data_out_15_s0 (
    .Q(data_uart_Z[15]),
    .D(data_uart[15]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_uart_Z[14]),
    .D(data_uart[14]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_uart_Z[13]),
    .D(data_uart[13]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_uart_Z[12]),
    .D(data_uart[12]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_uart_Z[11]),
    .D(data_uart[11]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_uart_Z[10]),
    .D(data_uart[10]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_uart_Z[9]),
    .D(data_uart[9]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_uart_Z[8]),
    .D(data_uart[8]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_uart_Z[7]),
    .D(data_uart[7]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_uart_Z[6]),
    .D(data_uart[6]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_uart_Z[5]),
    .D(data_uart[5]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_uart_Z[4]),
    .D(data_uart[4]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_uart_Z[3]),
    .D(data_uart[3]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_uart_Z[2]),
    .D(data_uart[2]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_uart_Z[1]),
    .D(data_uart[1]),
    .CLK(clk_PSRAM),
    .CE(n366_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFRE bram_empty_s0 (
    .Q(bram_empty_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n344_3),
    .RESET(n195_6) 
);
  DFFRE wr_ad_4_s0 (
    .Q(wr_ad[4]),
    .D(n35_5),
    .CLK(clk_PSRAM),
    .CE(n348_6),
    .RESET(n23_6) 
);
defparam wr_ad_4_s0.INIT=1'b0;
  DFFRE wr_ad_3_s0 (
    .Q(wr_ad[3]),
    .D(n36_5),
    .CLK(clk_PSRAM),
    .CE(n348_6),
    .RESET(n23_6) 
);
defparam wr_ad_3_s0.INIT=1'b0;
  DFFRE wr_ad_2_s0 (
    .Q(wr_ad[2]),
    .D(n37_5),
    .CLK(clk_PSRAM),
    .CE(n348_6),
    .RESET(n23_6) 
);
defparam wr_ad_2_s0.INIT=1'b0;
  DFFRE wr_ad_1_s0 (
    .Q(wr_ad[1]),
    .D(n38_5),
    .CLK(clk_PSRAM),
    .CE(n348_6),
    .RESET(n23_6) 
);
defparam wr_ad_1_s0.INIT=1'b0;
  DFFRE rd_max_6_s0 (
    .Q(rd_max[6]),
    .D(n42_4),
    .CLK(clk_PSRAM),
    .CE(rd_max_6_8),
    .RESET(n23_6) 
);
  DFFRE rd_max_5_s0 (
    .Q(rd_max[5]),
    .D(n43_6),
    .CLK(clk_PSRAM),
    .CE(rd_max_6_8),
    .RESET(n23_6) 
);
  DFFRE rd_max_4_s0 (
    .Q(rd_max[4]),
    .D(n44_7),
    .CLK(clk_PSRAM),
    .CE(rd_max_6_8),
    .RESET(n23_6) 
);
  DFFRE rd_max_3_s0 (
    .Q(rd_max[3]),
    .D(n45_6),
    .CLK(clk_PSRAM),
    .CE(rd_max_6_8),
    .RESET(n23_6) 
);
  DFFRE rd_max_1_s0 (
    .Q(rd_max[1]),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(rd_max_6_8),
    .RESET(n23_6) 
);
  DFF reset_s0 (
    .Q(reset),
    .D(n23_6),
    .CLK(clk_PSRAM) 
);
  DFFSE data_out_0_s1 (
    .Q(data_uart_Z[0]),
    .D(data_uart[0]),
    .CLK(clk_PSRAM),
    .CE(n366_3),
    .SET(GND) 
);
defparam data_out_0_s1.INIT=1'b1;
  DFFRE ended_s1 (
    .Q(ended_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n155_3),
    .RESET(n23_6) 
);
defparam ended_s1.INIT=1'b0;
  DFFRE rd_ad_6_s1 (
    .Q(rd_ad[6]),
    .D(n156_5),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_6_s1.INIT=1'b0;
  DFFRE rd_ad_5_s1 (
    .Q(rd_ad[5]),
    .D(n157_5),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_5_s1.INIT=1'b0;
  DFFRE rd_ad_4_s1 (
    .Q(rd_ad[4]),
    .D(n158_5),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_4_s1.INIT=1'b0;
  DFFRE rd_ad_3_s1 (
    .Q(rd_ad[3]),
    .D(n159_5),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_3_s1.INIT=1'b0;
  DFFRE rd_ad_2_s1 (
    .Q(rd_ad[2]),
    .D(n160_8),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_2_s1.INIT=1'b0;
  DFFRE rd_ad_1_s1 (
    .Q(rd_ad[1]),
    .D(n161_5),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_1_s1.INIT=1'b0;
  DFFRE rd_ad_0_s1 (
    .Q(rd_ad[0]),
    .D(n162_6),
    .CLK(clk_PSRAM),
    .CE(n134_3),
    .RESET(n23_6) 
);
defparam rd_ad_0_s1.INIT=1'b0;
  DFFR wr_ad_0_s1 (
    .Q(wr_ad[0]),
    .D(n46_9),
    .CLK(clk_PSRAM),
    .RESET(n23_6) 
);
defparam wr_ad_0_s1.INIT=1'b0;
  DFFR rd_max_2_s2 (
    .Q(rd_max[2]),
    .D(n46_13),
    .CLK(clk_PSRAM),
    .RESET(n23_6) 
);
defparam rd_max_2_s2.INIT=1'b0;
  DFFR step_s2 (
    .Q(write_read),
    .D(n20_8),
    .CLK(clk_PSRAM),
    .RESET(n23_6) 
);
defparam step_s2.INIT=1'b0;
  ALU n106_s0 (
    .SUM(n106_1_SUM),
    .COUT(n106_3),
    .I0(rd_ad[0]),
    .I1(rd_max[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n106_s0.ALU_MODE=3;
  ALU n107_s0 (
    .SUM(n107_1_SUM),
    .COUT(n107_3),
    .I0(rd_ad[1]),
    .I1(rd_max[1]),
    .I3(GND),
    .CIN(n106_3) 
);
defparam n107_s0.ALU_MODE=3;
  ALU n108_s0 (
    .SUM(n108_1_SUM),
    .COUT(n108_3),
    .I0(rd_ad[2]),
    .I1(rd_max[2]),
    .I3(GND),
    .CIN(n107_3) 
);
defparam n108_s0.ALU_MODE=3;
  ALU n109_s0 (
    .SUM(n109_1_SUM),
    .COUT(n109_3),
    .I0(rd_ad[3]),
    .I1(rd_max[3]),
    .I3(GND),
    .CIN(n108_3) 
);
defparam n109_s0.ALU_MODE=3;
  ALU n110_s0 (
    .SUM(n110_1_SUM),
    .COUT(n110_3),
    .I0(rd_ad[4]),
    .I1(rd_max[4]),
    .I3(GND),
    .CIN(n109_3) 
);
defparam n110_s0.ALU_MODE=3;
  ALU n111_s0 (
    .SUM(n111_1_SUM),
    .COUT(n111_3),
    .I0(rd_ad[5]),
    .I1(rd_max[5]),
    .I3(GND),
    .CIN(n110_3) 
);
defparam n111_s0.ALU_MODE=3;
  ALU n112_s0 (
    .SUM(n112_1_SUM),
    .COUT(n112_3),
    .I0(rd_ad[6]),
    .I1(rd_max[6]),
    .I3(GND),
    .CIN(n111_3) 
);
defparam n112_s0.ALU_MODE=3;
  INV n23_s2 (
    .O(n23_6),
    .I(begin_PP) 
);
  INV n20_s5 (
    .O(n20_11),
    .I(write_read) 
);
  Gowin_SDPB BRAM_uart (
    .clk_PSRAM(clk_PSRAM),
    .n20_11(n20_11),
    .write_read(write_read),
    .reset(reset),
    .data_in_0(data_in_0),
    .data_in_1(data_in_1),
    .data_in_2(data_in_2),
    .data_in_3(data_in_3),
    .data_in_4(data_in_4),
    .data_in_5(data_in_5),
    .data_in_6(data_in_6),
    .data_in_7(data_in_7),
    .data_in_8(data_in_8),
    .data_in_9(data_in_9),
    .data_in_10(data_in_10),
    .data_in_11(data_in_11),
    .data_in_16(data_in_16),
    .data_in_17(data_in_17),
    .data_in_18(data_in_18),
    .data_in_19(data_in_19),
    .data_in_20(data_in_20),
    .data_in_21(data_in_21),
    .data_in_22(data_in_22),
    .data_in_23(data_in_23),
    .data_in_24(data_in_24),
    .data_in_25(data_in_25),
    .data_in_26(data_in_26),
    .data_in_27(data_in_27),
    .data_in_32(data_in_32),
    .data_in_33(data_in_33),
    .data_in_34(data_in_34),
    .data_in_35(data_in_35),
    .data_in_36(data_in_36),
    .data_in_37(data_in_37),
    .data_in_38(data_in_38),
    .data_in_39(data_in_39),
    .data_in_40(data_in_40),
    .data_in_41(data_in_41),
    .data_in_42(data_in_42),
    .data_in_43(data_in_43),
    .data_in_48(data_in_48),
    .data_in_49(data_in_49),
    .data_in_50(data_in_50),
    .data_in_51(data_in_51),
    .data_in_52(data_in_52),
    .data_in_53(data_in_53),
    .data_in_54(data_in_54),
    .data_in_55(data_in_55),
    .data_in_56(data_in_56),
    .data_in_57(data_in_57),
    .data_in_58(data_in_58),
    .data_in_59(data_in_59),
    .wr_ad(wr_ad[4:0]),
    .rd_ad(rd_ad[6:0]),
    .data_uart(data_uart[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Post_Process */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  stop_acquisition,
  adc_out_d,
  process,
  acq_wr,
  n68_6,
  adc_data_Z
)
;
input clk_PSRAM;
input clk_ADC_d;
input stop_acquisition;
input [11:0] adc_out_d;
input [1:0] process;
output acq_wr;
output n68_6;
output [11:0] adc_data_Z;
wire n8_3;
wire sent_once_6;
wire delay_counter_4_7;
wire n102_5;
wire n55_26;
wire n61_8;
wire delay_counter_4_9;
wire sent_once;
wire delay_end;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_0_COUT;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(clk_ADC_d),
    .I1(sent_once),
    .I2(delay_end) 
);
defparam n8_s0.INIT=8'h10;
  LUT3 sent_once_s2 (
    .F(sent_once_6),
    .I0(acq_wr),
    .I1(n68_6),
    .I2(clk_ADC_d) 
);
defparam sent_once_s2.INIT=8'h10;
  LUT4 delay_counter_4_s3 (
    .F(delay_counter_4_7),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I2(delay_counter[2]),
    .I3(delay_counter[3]) 
);
defparam delay_counter_4_s3.INIT=16'hE000;
  LUT4 n102_s1 (
    .F(n102_5),
    .I0(n68_6),
    .I1(clk_ADC_d),
    .I2(sent_once),
    .I3(delay_end) 
);
defparam n102_s1.INIT=16'h0100;
  LUT2 n55_s16 (
    .F(n55_26),
    .I0(delay_counter[4]),
    .I1(delay_counter_4_7) 
);
defparam n55_s16.INIT=4'hE;
  LUT3 n68_s2 (
    .F(n68_6),
    .I0(stop_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n68_s2.INIT=8'hEF;
  LUT3 n61_s3 (
    .F(n61_8),
    .I0(delay_counter[0]),
    .I1(delay_counter[4]),
    .I2(delay_counter_4_7) 
);
defparam n61_s3.INIT=8'hA9;
  LUT2 delay_counter_4_s4 (
    .F(delay_counter_4_9),
    .I0(delay_counter[4]),
    .I1(delay_counter_4_7) 
);
defparam delay_counter_4_s4.INIT=4'h1;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_PSRAM),
    .CE(n102_5) 
);
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_6),
    .SET(n102_5) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n55_26),
    .RESET(n68_6) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n57_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_6) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n58_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_6) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n59_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_6) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n60_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_9),
    .RESET(n68_6) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFR adc_ready_s0 (
    .Q(acq_wr),
    .D(n8_3),
    .CLK(clk_PSRAM),
    .RESET(n68_6) 
);
  DFFR delay_counter_0_s2 (
    .Q(delay_counter[0]),
    .D(n61_8),
    .CLK(clk_ADC_d),
    .RESET(n68_6) 
);
defparam delay_counter_0_s2.INIT=1'b0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module Gowin_SDPB1 (
  clk_PSRAM,
  n58_6,
  n59_6,
  reset,
  adc_data_Z,
  wr_ad,
  rd_ad,
  data_psram
)
;
input clk_PSRAM;
input n58_6;
input n59_6;
input reset;
input [11:0] adc_data_Z;
input [6:0] wr_ad;
input [4:0] rd_ad;
output [47:0] data_psram;
wire [31:16] DO;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({data_psram[43:36],data_psram[31:24],data_psram[19:12],data_psram[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_data_Z[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,wr_ad[6:0],GND,GND,GND}),
    .ADB({GND,GND,GND,GND,rd_ad[4:0],GND,GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(n58_6),
    .CEB(n59_6),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=8;
defparam sdpb_inst_0.BIT_WIDTH_1=32;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO[31:16],data_psram[47:44],data_psram[35:32],data_psram[23:20],data_psram[11:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_data_Z[11:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,wr_ad[6:0],GND,GND}),
    .ADB({GND,GND,GND,GND,GND,rd_ad[4:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(n58_6),
    .CEB(n59_6),
    .OCE(GND),
    .RESETA(reset),
    .RESETB(reset) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=4;
defparam sdpb_inst_1.BIT_WIDTH_1=16;
defparam sdpb_inst_1.BLK_SEL_0=3'b000;
defparam sdpb_inst_1.BLK_SEL_1=3'b000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_SDPB1 */
module acquisition (
  acq_rd_Z,
  clk_PSRAM,
  begin_acq,
  acq_wr,
  adc_data_Z,
  BRAM_empty_Z,
  data_in_1,
  data_in_2,
  data_in_3
)
;
input acq_rd_Z;
input clk_PSRAM;
input begin_acq;
input acq_wr;
input [11:0] adc_data_Z;
output BRAM_empty_Z;
output [15:0] data_in_1;
output [15:0] data_in_2;
output [15:0] data_in_3;
wire n443_3;
wire n343_5;
wire n358_5;
wire n332_7;
wire n343_6;
wire n345_5;
wire n358_6;
wire n69_8;
wire rising_rd_clk;
wire n292_8;
wire rising_wr_clk;
wire n344_7;
wire samples_written_4_11;
wire n345_8;
wire d_rd_clk;
wire d_wr_clk;
wire reset;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_0_COUT;
wire n291_1;
wire n291_2;
wire n290_1;
wire n290_2;
wire n289_1;
wire n289_2;
wire n288_1;
wire n288_2;
wire n287_1;
wire n287_2;
wire n286_1;
wire n286_0_COUT;
wire n58_6;
wire n59_6;
wire n61_6;
wire n347_5;
wire [4:0] rd_ad;
wire [6:0] wr_ad;
wire [4:0] samples_written;
wire [47:0] data_psram;
wire VCC;
wire GND;
  LUT2 n443_s0 (
    .F(n443_3),
    .I0(acq_rd_Z),
    .I1(d_rd_clk) 
);
defparam n443_s0.INIT=4'h4;
  LUT4 n343_s2 (
    .F(n343_5),
    .I0(n343_6),
    .I1(samples_written[2]),
    .I2(samples_written[3]),
    .I3(samples_written[4]) 
);
defparam n343_s2.INIT=16'hBE41;
  LUT2 n358_s2 (
    .F(n358_5),
    .I0(samples_written[4]),
    .I1(n358_6) 
);
defparam n358_s2.INIT=4'h4;
  LUT2 n332_s3 (
    .F(n332_7),
    .I0(samples_written[0]),
    .I1(samples_written[1]) 
);
defparam n332_s3.INIT=4'h6;
  LUT4 n343_s3 (
    .F(n343_6),
    .I0(acq_rd_Z),
    .I1(acq_wr),
    .I2(n345_5),
    .I3(samples_written[2]) 
);
defparam n343_s3.INIT=16'hBFC4;
  LUT2 n345_s2 (
    .F(n345_5),
    .I0(samples_written[0]),
    .I1(samples_written[1]) 
);
defparam n345_s2.INIT=4'h8;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(samples_written[0]),
    .I1(samples_written[1]),
    .I2(samples_written[2]),
    .I3(samples_written[3]) 
);
defparam n358_s3.INIT=16'h001F;
  LUT3 n69_s3 (
    .F(n69_8),
    .I0(rd_ad[0]),
    .I1(d_rd_clk),
    .I2(acq_rd_Z) 
);
defparam n69_s3.INIT=8'h9A;
  LUT2 rising_rd_clk_s1 (
    .F(rising_rd_clk),
    .I0(d_rd_clk),
    .I1(acq_rd_Z) 
);
defparam rising_rd_clk_s1.INIT=4'h4;
  LUT3 n292_s3 (
    .F(n292_8),
    .I0(wr_ad[0]),
    .I1(d_wr_clk),
    .I2(acq_wr) 
);
defparam n292_s3.INIT=8'h9A;
  LUT2 rising_wr_clk_s1 (
    .F(rising_wr_clk),
    .I0(d_wr_clk),
    .I1(acq_wr) 
);
defparam rising_wr_clk_s1.INIT=4'h4;
  LUT4 n344_s3 (
    .F(n344_7),
    .I0(acq_rd_Z),
    .I1(acq_wr),
    .I2(samples_written[3]),
    .I3(n343_6) 
);
defparam n344_s3.INIT=16'hF01E;
  LUT2 samples_written_4_s4 (
    .F(samples_written_4_11),
    .I0(acq_rd_Z),
    .I1(acq_wr) 
);
defparam samples_written_4_s4.INIT=4'hE;
  LUT4 n345_s4 (
    .F(n345_8),
    .I0(acq_rd_Z),
    .I1(acq_wr),
    .I2(samples_written[2]),
    .I3(n345_5) 
);
defparam n345_s4.INIT=16'h965A;
  DFFE d_rd_clk_s0 (
    .Q(d_rd_clk),
    .D(acq_rd_Z),
    .CLK(clk_PSRAM),
    .CE(begin_acq) 
);
  DFFRE rd_ad_4_s0 (
    .Q(rd_ad[4]),
    .D(n65_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n61_6) 
);
defparam rd_ad_4_s0.INIT=1'b0;
  DFFRE rd_ad_3_s0 (
    .Q(rd_ad[3]),
    .D(n66_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n61_6) 
);
defparam rd_ad_3_s0.INIT=1'b0;
  DFFRE rd_ad_2_s0 (
    .Q(rd_ad[2]),
    .D(n67_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n61_6) 
);
defparam rd_ad_2_s0.INIT=1'b0;
  DFFRE rd_ad_1_s0 (
    .Q(rd_ad[1]),
    .D(n68_1),
    .CLK(clk_PSRAM),
    .CE(rising_rd_clk),
    .RESET(n61_6) 
);
defparam rd_ad_1_s0.INIT=1'b0;
  DFFRE data_out_1_15_s0 (
    .Q(data_in_1[15]),
    .D(data_psram[47]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_14_s0 (
    .Q(data_in_1[14]),
    .D(data_psram[46]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_13_s0 (
    .Q(data_in_1[13]),
    .D(data_psram[45]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_12_s0 (
    .Q(data_in_1[12]),
    .D(data_psram[44]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_11_s0 (
    .Q(data_in_1[11]),
    .D(data_psram[35]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_10_s0 (
    .Q(data_in_1[10]),
    .D(data_psram[34]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_9_s0 (
    .Q(data_in_1[9]),
    .D(data_psram[33]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_8_s0 (
    .Q(data_in_1[8]),
    .D(data_psram[32]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_7_s0 (
    .Q(data_in_1[7]),
    .D(data_psram[23]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_6_s0 (
    .Q(data_in_1[6]),
    .D(data_psram[22]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_5_s0 (
    .Q(data_in_1[5]),
    .D(data_psram[21]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_4_s0 (
    .Q(data_in_1[4]),
    .D(data_psram[20]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_3_s0 (
    .Q(data_in_1[3]),
    .D(data_psram[11]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_2_s0 (
    .Q(data_in_1[2]),
    .D(data_psram[10]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_1_1_s0 (
    .Q(data_in_1[1]),
    .D(data_psram[9]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFSE data_out_1_0_s0 (
    .Q(data_in_1[0]),
    .D(data_psram[8]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .SET(n61_6) 
);
  DFFRE data_out_2_15_s0 (
    .Q(data_in_2[15]),
    .D(data_psram[43]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_14_s0 (
    .Q(data_in_2[14]),
    .D(data_psram[42]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_13_s0 (
    .Q(data_in_2[13]),
    .D(data_psram[41]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_12_s0 (
    .Q(data_in_2[12]),
    .D(data_psram[40]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_11_s0 (
    .Q(data_in_2[11]),
    .D(data_psram[31]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_10_s0 (
    .Q(data_in_2[10]),
    .D(data_psram[30]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_9_s0 (
    .Q(data_in_2[9]),
    .D(data_psram[29]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_8_s0 (
    .Q(data_in_2[8]),
    .D(data_psram[28]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_7_s0 (
    .Q(data_in_2[7]),
    .D(data_psram[19]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_6_s0 (
    .Q(data_in_2[6]),
    .D(data_psram[18]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_5_s0 (
    .Q(data_in_2[5]),
    .D(data_psram[17]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_4_s0 (
    .Q(data_in_2[4]),
    .D(data_psram[16]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_3_s0 (
    .Q(data_in_2[3]),
    .D(data_psram[7]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_2_s0 (
    .Q(data_in_2[2]),
    .D(data_psram[6]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_2_1_s0 (
    .Q(data_in_2[1]),
    .D(data_psram[5]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFSE data_out_2_0_s0 (
    .Q(data_in_2[0]),
    .D(data_psram[4]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .SET(n61_6) 
);
  DFFRE data_out_3_15_s0 (
    .Q(data_in_3[15]),
    .D(data_psram[39]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_14_s0 (
    .Q(data_in_3[14]),
    .D(data_psram[38]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_13_s0 (
    .Q(data_in_3[13]),
    .D(data_psram[37]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_12_s0 (
    .Q(data_in_3[12]),
    .D(data_psram[36]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_11_s0 (
    .Q(data_in_3[11]),
    .D(data_psram[27]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_10_s0 (
    .Q(data_in_3[10]),
    .D(data_psram[26]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_9_s0 (
    .Q(data_in_3[9]),
    .D(data_psram[25]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_8_s0 (
    .Q(data_in_3[8]),
    .D(data_psram[24]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_7_s0 (
    .Q(data_in_3[7]),
    .D(data_psram[15]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_6_s0 (
    .Q(data_in_3[6]),
    .D(data_psram[14]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_5_s0 (
    .Q(data_in_3[5]),
    .D(data_psram[13]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_4_s0 (
    .Q(data_in_3[4]),
    .D(data_psram[12]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_3_s0 (
    .Q(data_in_3[3]),
    .D(data_psram[3]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_2_s0 (
    .Q(data_in_3[2]),
    .D(data_psram[2]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFRE data_out_3_1_s0 (
    .Q(data_in_3[1]),
    .D(data_psram[1]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .RESET(n61_6) 
);
  DFFSE data_out_3_0_s0 (
    .Q(data_in_3[0]),
    .D(data_psram[0]),
    .CLK(clk_PSRAM),
    .CE(n443_3),
    .SET(n61_6) 
);
  DFFE d_wr_clk_s0 (
    .Q(d_wr_clk),
    .D(acq_wr),
    .CLK(clk_PSRAM),
    .CE(begin_acq) 
);
  DFFRE wr_ad_6_s0 (
    .Q(wr_ad[6]),
    .D(n286_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_6_s0.INIT=1'b0;
  DFFRE wr_ad_5_s0 (
    .Q(wr_ad[5]),
    .D(n287_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_5_s0.INIT=1'b0;
  DFFRE wr_ad_4_s0 (
    .Q(wr_ad[4]),
    .D(n288_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_4_s0.INIT=1'b0;
  DFFRE wr_ad_3_s0 (
    .Q(wr_ad[3]),
    .D(n289_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_3_s0.INIT=1'b0;
  DFFRE wr_ad_2_s0 (
    .Q(wr_ad[2]),
    .D(n290_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_2_s0.INIT=1'b0;
  DFFRE wr_ad_1_s0 (
    .Q(wr_ad[1]),
    .D(n291_1),
    .CLK(clk_PSRAM),
    .CE(rising_wr_clk),
    .RESET(n61_6) 
);
defparam wr_ad_1_s0.INIT=1'b0;
  DFFR BRAM_empty_s0 (
    .Q(BRAM_empty_Z),
    .D(n358_5),
    .CLK(clk_PSRAM),
    .RESET(n61_6) 
);
  DFF reset_s0 (
    .Q(reset),
    .D(n61_6),
    .CLK(clk_PSRAM) 
);
  DFFRE samples_written_4_s1 (
    .Q(samples_written[4]),
    .D(n343_5),
    .CLK(clk_PSRAM),
    .CE(samples_written_4_11),
    .RESET(n61_6) 
);
defparam samples_written_4_s1.INIT=1'b0;
  DFFRE samples_written_1_s1 (
    .Q(samples_written[1]),
    .D(n332_7),
    .CLK(clk_PSRAM),
    .CE(acq_wr),
    .RESET(n61_6) 
);
defparam samples_written_1_s1.INIT=1'b0;
  DFFRE samples_written_0_s1 (
    .Q(samples_written[0]),
    .D(n347_5),
    .CLK(clk_PSRAM),
    .CE(acq_wr),
    .RESET(n61_6) 
);
defparam samples_written_0_s1.INIT=1'b0;
  DFFR rd_ad_0_s1 (
    .Q(rd_ad[0]),
    .D(n69_8),
    .CLK(clk_PSRAM),
    .RESET(n61_6) 
);
defparam rd_ad_0_s1.INIT=1'b0;
  DFFR wr_ad_0_s1 (
    .Q(wr_ad[0]),
    .D(n292_8),
    .CLK(clk_PSRAM),
    .RESET(n61_6) 
);
defparam wr_ad_0_s1.INIT=1'b0;
  DFFR samples_written_3_s3 (
    .Q(samples_written[3]),
    .D(n344_7),
    .CLK(clk_PSRAM),
    .RESET(n61_6) 
);
defparam samples_written_3_s3.INIT=1'b0;
  DFFR samples_written_2_s3 (
    .Q(samples_written[2]),
    .D(n345_8),
    .CLK(clk_PSRAM),
    .RESET(n61_6) 
);
defparam samples_written_2_s3.INIT=1'b0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(rd_ad[1]),
    .I1(rd_ad[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(rd_ad[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(rd_ad[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_0_COUT),
    .I0(rd_ad[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n291_s (
    .SUM(n291_1),
    .COUT(n291_2),
    .I0(wr_ad[1]),
    .I1(wr_ad[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n291_s.ALU_MODE=0;
  ALU n290_s (
    .SUM(n290_1),
    .COUT(n290_2),
    .I0(wr_ad[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n291_2) 
);
defparam n290_s.ALU_MODE=0;
  ALU n289_s (
    .SUM(n289_1),
    .COUT(n289_2),
    .I0(wr_ad[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n290_2) 
);
defparam n289_s.ALU_MODE=0;
  ALU n288_s (
    .SUM(n288_1),
    .COUT(n288_2),
    .I0(wr_ad[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n289_2) 
);
defparam n288_s.ALU_MODE=0;
  ALU n287_s (
    .SUM(n287_1),
    .COUT(n287_2),
    .I0(wr_ad[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n288_2) 
);
defparam n287_s.ALU_MODE=0;
  ALU n286_s (
    .SUM(n286_1),
    .COUT(n286_0_COUT),
    .I0(wr_ad[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n287_2) 
);
defparam n286_s.ALU_MODE=0;
  INV n58_s2 (
    .O(n58_6),
    .I(reset) 
);
  INV n59_s2 (
    .O(n59_6),
    .I(BRAM_empty_Z) 
);
  INV n61_s2 (
    .O(n61_6),
    .I(begin_acq) 
);
  INV n347_s2 (
    .O(n347_5),
    .I(samples_written[0]) 
);
  Gowin_SDPB1 BRAM_acq_0 (
    .clk_PSRAM(clk_PSRAM),
    .n58_6(n58_6),
    .n59_6(n59_6),
    .reset(reset),
    .adc_data_Z(adc_data_Z[11:0]),
    .wr_ad(wr_ad[6:0]),
    .rd_ad(rd_ad[4:0]),
    .data_psram(data_psram[47:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* acquisition */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[4]),
    .I1(shift[5]),
    .I2(shift[6]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(shift[4]),
    .I1(shift[5]),
    .I2(shift[6]),
    .I3(n6_4) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(shift[3]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(shift[3]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio_1,
  mem_sio_2,
  mem_sio_3,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio_1;
inout [3:0] mem_sio_2;
inout [3:0] mem_sio_3;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire n846_4;
wire n2434_3;
wire n1015_5;
wire i_21_8;
wire address_PP_22_8;
wire com_start_7;
wire end_PP_8;
wire begin_PP_8;
wire wait_uart_7;
wire n1355_12;
wire n1357_13;
wire n1061_13;
wire n1059_13;
wire n321_11;
wire n322_11;
wire n323_11;
wire n324_11;
wire n325_11;
wire n326_11;
wire n327_11;
wire n328_11;
wire n329_11;
wire n330_11;
wire n331_11;
wire n332_11;
wire n333_11;
wire n334_11;
wire n335_11;
wire n336_11;
wire n337_11;
wire n338_11;
wire n339_11;
wire n340_11;
wire n341_11;
wire n342_11;
wire n1299_12;
wire n1308_15;
wire n1310_14;
wire n1312_14;
wire n1314_14;
wire n1316_14;
wire n1318_14;
wire n1320_14;
wire n1322_14;
wire n1324_14;
wire n1326_14;
wire n1328_14;
wire n1330_14;
wire n1332_14;
wire n1334_14;
wire n1336_14;
wire n1338_14;
wire n1340_14;
wire n1342_14;
wire n1344_14;
wire n1346_14;
wire n1348_14;
wire n1350_14;
wire n1353_23;
wire n668_5;
wire n671_5;
wire n822_5;
wire n819_5;
wire n818_5;
wire n817_5;
wire n815_5;
wire n814_5;
wire n810_5;
wire n807_5;
wire n806_5;
wire n803_5;
wire n799_5;
wire n797_5;
wire n796_5;
wire n794_5;
wire n792_5;
wire n790_5;
wire n788_5;
wire n787_5;
wire n786_5;
wire n785_5;
wire n784_5;
wire n783_5;
wire n781_5;
wire n1054_185;
wire n1057_70;
wire n1052_12;
wire n2429_4;
wire address_PP_22_9;
wire com_start_8;
wire com_start_9;
wire end_PP_9;
wire end_PP_10;
wire end_PP_11;
wire begin_PP_9;
wire begin_PP_10;
wire wait_uart_8;
wire n1302_16;
wire n1355_13;
wire n1355_14;
wire n1355_15;
wire n1355_16;
wire n1059_14;
wire n1308_17;
wire n1310_15;
wire n1310_16;
wire n1312_15;
wire n1314_15;
wire n1316_15;
wire n1318_15;
wire n1320_15;
wire n1322_15;
wire n1324_15;
wire n1326_15;
wire n1328_15;
wire n1330_15;
wire n1332_15;
wire n1332_16;
wire n1334_15;
wire n1336_15;
wire n1338_15;
wire n1340_15;
wire n1342_15;
wire n1344_15;
wire n1346_15;
wire n1348_15;
wire n1353_24;
wire n1353_25;
wire n670_6;
wire n668_6;
wire n668_7;
wire n821_6;
wire n820_6;
wire n818_6;
wire n817_6;
wire n816_6;
wire n814_6;
wire n813_6;
wire n812_6;
wire n811_6;
wire n809_6;
wire n808_6;
wire n805_6;
wire n804_6;
wire n800_6;
wire n798_6;
wire n796_6;
wire n793_6;
wire n791_6;
wire n789_6;
wire n787_6;
wire n786_6;
wire n784_6;
wire n782_6;
wire n781_6;
wire address_PP_22_10;
wire address_PP_22_11;
wire address_PP_22_12;
wire end_PP_13;
wire end_PP_14;
wire end_PP_15;
wire end_PP_16;
wire end_PP_17;
wire end_PP_18;
wire end_PP_19;
wire end_PP_20;
wire end_PP_21;
wire end_PP_22;
wire end_PP_23;
wire end_PP_24;
wire n1302_17;
wire n1355_19;
wire n1355_20;
wire n1355_21;
wire n1355_22;
wire n1355_23;
wire n1308_18;
wire n1308_19;
wire n1316_16;
wire n1316_17;
wire n1326_16;
wire n1332_17;
wire n1338_16;
wire n668_8;
wire n668_9;
wire n668_10;
wire n668_11;
wire n668_12;
wire n816_7;
wire n813_7;
wire n812_7;
wire n809_7;
wire n808_7;
wire n806_7;
wire n806_8;
wire n804_7;
wire n789_7;
wire end_PP_25;
wire end_PP_26;
wire end_PP_28;
wire end_PP_29;
wire end_PP_30;
wire end_PP_31;
wire end_PP_32;
wire end_PP_33;
wire end_PP_34;
wire end_PP_35;
wire end_PP_36;
wire end_PP_37;
wire end_PP_38;
wire end_PP_39;
wire n1355_24;
wire n1355_26;
wire n1355_27;
wire n1355_28;
wire n1355_29;
wire n1308_20;
wire end_PP_40;
wire n1355_32;
wire n1355_34;
wire n1355_36;
wire n1314_18;
wire n795_8;
wire n804_9;
wire n806_10;
wire n1355_38;
wire end_PP_42;
wire begin_acq_12;
wire n1302_19;
wire i_21_12;
wire n1149_12;
wire n1060_17;
wire n1302_21;
wire n783_8;
wire n785_8;
wire n816_9;
wire end_PP_44;
wire n2429_6;
wire n1359_16;
wire n2434_8;
wire n1357_16;
wire begin_acq_14;
wire stop_acquisition_10;
wire i_pivot_21_10;
wire buttons_pressed_1_10;
wire begin_acq_16;
wire n782_8;
wire n789_9;
wire n791_8;
wire n793_8;
wire n795_10;
wire n798_8;
wire n805_8;
wire n808_9;
wire n809_9;
wire n811_8;
wire n812_9;
wire n813_9;
wire n820_8;
wire n821_8;
wire n823_7;
wire n352_7;
wire n455_7;
wire n456_7;
wire n457_7;
wire n458_7;
wire n459_7;
wire n460_7;
wire n461_7;
wire n462_7;
wire n463_7;
wire n464_7;
wire n465_7;
wire n466_7;
wire n467_7;
wire n468_7;
wire n469_7;
wire n470_7;
wire n471_7;
wire n472_7;
wire n473_7;
wire n474_7;
wire n475_7;
wire n476_7;
wire n669_7;
wire n670_8;
wire n624_7;
wire n625_7;
wire n626_7;
wire n627_7;
wire n628_7;
wire n629_7;
wire n630_7;
wire n631_7;
wire n632_7;
wire n633_7;
wire n634_7;
wire n635_7;
wire n636_7;
wire n637_7;
wire n638_7;
wire n639_7;
wire n640_7;
wire n641_7;
wire n642_7;
wire n643_7;
wire n644_7;
wire n645_7;
wire n646_7;
wire n647_7;
wire n648_7;
wire n649_7;
wire n650_7;
wire n651_7;
wire n652_7;
wire n653_7;
wire n654_7;
wire n655_7;
wire n656_7;
wire n657_7;
wire n658_7;
wire n659_7;
wire n660_7;
wire n661_7;
wire n662_7;
wire n663_7;
wire n664_7;
wire n665_7;
wire n666_7;
wire n667_7;
wire n1155_12;
wire bypass_9;
wire process_2_15;
wire n1308_23;
wire burst_mode_10;
wire n1301_17;
wire com_start_16;
wire n2498_5;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire burst_mode;
wire begin_acq;
wire com_start;
wire end_PP;
wire begin_PP;
wire wait_uart;
wire send_uart;
wire BRAM_wr;
wire BRAM_rd;
wire delay_rd;
wire delay_wr;
wire quad_start_mcu;
wire next_step;
wire n616_45_SUM;
wire n616_48;
wire n616_46_SUM;
wire n616_50;
wire n616_47_SUM;
wire n616_52;
wire n616_48_SUM;
wire n616_54;
wire n616_49_SUM;
wire n616_56;
wire n616_50_SUM;
wire n616_58;
wire n616_51_SUM;
wire n616_60;
wire n616_52_SUM;
wire n616_62;
wire n616_53_SUM;
wire n616_64;
wire n616_54_SUM;
wire n616_66;
wire n616_55_SUM;
wire n616_68;
wire n616_56_SUM;
wire n616_70;
wire n616_57_SUM;
wire n616_72;
wire n616_58_SUM;
wire n616_74;
wire n616_59_SUM;
wire n616_76;
wire n616_60_SUM;
wire n616_78;
wire n616_61_SUM;
wire n616_80;
wire n616_62_SUM;
wire n616_82;
wire n616_63_SUM;
wire n616_84;
wire n616_64_SUM;
wire n616_86;
wire n616_65_SUM;
wire n616_88;
wire n617_45_SUM;
wire n617_48;
wire n617_46_SUM;
wire n617_50;
wire n617_47_SUM;
wire n617_52;
wire n617_48_SUM;
wire n617_54;
wire n617_49_SUM;
wire n617_56;
wire n617_50_SUM;
wire n617_58;
wire n617_51_SUM;
wire n617_60;
wire n617_52_SUM;
wire n617_62;
wire n617_53_SUM;
wire n617_64;
wire n617_54_SUM;
wire n617_66;
wire n617_55_SUM;
wire n617_68;
wire n617_56_SUM;
wire n617_70;
wire n617_57_SUM;
wire n617_72;
wire n617_58_SUM;
wire n617_74;
wire n617_59_SUM;
wire n617_76;
wire n617_60_SUM;
wire n617_78;
wire n617_61_SUM;
wire n617_80;
wire n617_62_SUM;
wire n617_82;
wire n617_63_SUM;
wire n617_84;
wire n617_64_SUM;
wire n617_86;
wire n617_65_SUM;
wire n617_88;
wire n617_66_SUM;
wire n617_90;
wire n619_45_SUM;
wire n619_48;
wire n619_46_SUM;
wire n619_50;
wire n619_47_SUM;
wire n619_52;
wire n619_48_SUM;
wire n619_54;
wire n619_49_SUM;
wire n619_56;
wire n619_50_SUM;
wire n619_58;
wire n619_51_SUM;
wire n619_60;
wire n619_52_SUM;
wire n619_62;
wire n619_53_SUM;
wire n619_64;
wire n619_54_SUM;
wire n619_66;
wire n619_55_SUM;
wire n619_68;
wire n619_56_SUM;
wire n619_70;
wire n619_57_SUM;
wire n619_72;
wire n619_58_SUM;
wire n619_74;
wire n619_59_SUM;
wire n619_76;
wire n619_60_SUM;
wire n619_78;
wire n619_61_SUM;
wire n619_80;
wire n619_62_SUM;
wire n619_82;
wire n619_63_SUM;
wire n619_84;
wire n619_64_SUM;
wire n619_86;
wire n619_65_SUM;
wire n619_88;
wire n619_66_SUM;
wire n619_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire i_minus_i_pivot_21_0_COUT;
wire n408_2;
wire n408_3;
wire n407_2;
wire n407_3;
wire n406_2;
wire n406_3;
wire n405_2;
wire n405_3;
wire n404_2;
wire n404_3;
wire n403_2;
wire n403_3;
wire n402_2;
wire n402_3;
wire n401_2;
wire n401_3;
wire n400_2;
wire n400_3;
wire n399_2;
wire n399_3;
wire n398_2;
wire n398_3;
wire n397_2;
wire n397_3;
wire n396_2;
wire n396_3;
wire n395_2;
wire n395_3;
wire n394_2;
wire n394_3;
wire n393_2;
wire n393_3;
wire n392_2;
wire n392_3;
wire n391_2;
wire n391_3;
wire n390_2;
wire n390_3;
wire n389_2;
wire n389_3;
wire n388_2;
wire n388_3;
wire n613_2;
wire n613_3;
wire n612_2;
wire n612_3;
wire n611_2;
wire n611_3;
wire n610_2;
wire n610_3;
wire n609_2;
wire n609_3;
wire n608_2;
wire n608_3;
wire n607_2;
wire n607_3;
wire n606_2;
wire n606_3;
wire n605_2;
wire n605_3;
wire n604_2;
wire n604_3;
wire n603_2;
wire n603_3;
wire n602_2;
wire n602_3;
wire n601_2;
wire n601_3;
wire n600_2;
wire n600_3;
wire n599_2;
wire n599_3;
wire n598_2;
wire n598_3;
wire n597_2;
wire n597_3;
wire n596_2;
wire n596_3;
wire n595_2;
wire n595_3;
wire n594_2;
wire n594_3;
wire n593_2;
wire n593_3;
wire n592_2;
wire n592_0_COUT;
wire n312_5;
wire start_acquisition_7;
wire n1015_8;
wire n310_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire acq_rd_Z;
wire next_write_Z;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire mem_sio_1_0_5;
wire n88_6;
wire n87_6;
wire n86_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n28_6;
wire n27_6;
wire n26_6;
wire n29_8;
wire n59_8;
wire n89_8;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire bram_full_Z;
wire bram_empty_Z;
wire ended_Z;
wire write_read;
wire acq_wr;
wire n68_6;
wire BRAM_empty_Z;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_1_in;
wire [3:0] mem_sio_2_in;
wire [3:0] mem_sio_3_in;
wire [21:0] i;
wire [22:4] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [1:0] process;
wire [22:1] address_PP;
wire [59:0] data_in;
wire [15:0] read;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [21:0] i_minus_i_pivot;
wire [15:0] data_out_1_Z;
wire [15:0] data_out_2_Z;
wire [15:0] data_out_3_Z;
wire [7:0] trigger_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [15:0] data_uart_Z;
wire [11:0] adc_data_Z;
wire [15:0] data_in_1;
wire [15:0] data_in_2;
wire [15:0] data_in_3;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  IOBUF mem_sio_1_0_iobuf (
    .O(mem_sio_1_in[0]),
    .IO(mem_sio_1[0]),
    .I(n29_8),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_1_1_iobuf (
    .O(mem_sio_1_in[1]),
    .IO(mem_sio_1[1]),
    .I(n28_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_1_2_iobuf (
    .O(mem_sio_1_in[2]),
    .IO(mem_sio_1[2]),
    .I(n27_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_1_3_iobuf (
    .O(mem_sio_1_in[3]),
    .IO(mem_sio_1[3]),
    .I(n26_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_2_0_iobuf (
    .O(mem_sio_2_in[0]),
    .IO(mem_sio_2[0]),
    .I(n59_8),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_2_1_iobuf (
    .O(mem_sio_2_in[1]),
    .IO(mem_sio_2[1]),
    .I(n58_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_2_2_iobuf (
    .O(mem_sio_2_in[2]),
    .IO(mem_sio_2[2]),
    .I(n57_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_2_3_iobuf (
    .O(mem_sio_2_in[3]),
    .IO(mem_sio_2[3]),
    .I(n56_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_3_0_iobuf (
    .O(mem_sio_3_in[0]),
    .IO(mem_sio_3[0]),
    .I(n89_8),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_3_1_iobuf (
    .O(mem_sio_3_in[1]),
    .IO(mem_sio_3[1]),
    .I(n88_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_3_2_iobuf (
    .O(mem_sio_3_in[2]),
    .IO(mem_sio_3[2]),
    .I(n87_6),
    .OEN(mem_sio_1_0_5) 
);
  IOBUF mem_sio_3_3_iobuf (
    .O(mem_sio_3_in[3]),
    .IO(mem_sio_3[3]),
    .I(n86_6),
    .OEN(mem_sio_1_0_5) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 n846_s0 (
    .F(n846_4),
    .I0(com_start),
    .I1(next_step) 
);
defparam n846_s0.INIT=4'h8;
  LUT2 n2434_s0 (
    .F(n2434_3),
    .I0(qpi_on_Z),
    .I1(n2434_8) 
);
defparam n2434_s0.INIT=4'h8;
  LUT3 n1015_s2 (
    .F(n1015_5),
    .I0(bram_empty_Z),
    .I1(write_read),
    .I2(n2429_6) 
);
defparam n1015_s2.INIT=8'hB0;
  LUT2 i_21_s4 (
    .F(i_21_8),
    .I0(process[1]),
    .I1(qpi_on_Z) 
);
defparam i_21_s4.INIT=4'h4;
  LUT4 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(n846_4),
    .I1(process[1]),
    .I2(address_PP_22_9),
    .I3(n2429_4) 
);
defparam address_PP_22_s4.INIT=16'h0B00;
  LUT2 com_start_s3 (
    .F(com_start_7),
    .I0(com_start_8),
    .I1(com_start_9) 
);
defparam com_start_s3.INIT=4'h4;
  LUT4 end_PP_s4 (
    .F(end_PP_8),
    .I0(end_PP_9),
    .I1(end_PP_10),
    .I2(end_PP_11),
    .I3(end_PP_44) 
);
defparam end_PP_s4.INIT=16'hFF80;
  LUT2 begin_PP_s4 (
    .F(begin_PP_8),
    .I0(begin_PP_9),
    .I1(begin_PP_10) 
);
defparam begin_PP_s4.INIT=4'h4;
  LUT4 wait_uart_s3 (
    .F(wait_uart_7),
    .I0(send_uart),
    .I1(wait_uart_8),
    .I2(n1057_70),
    .I3(begin_PP_10) 
);
defparam wait_uart_s3.INIT=16'hEF00;
  LUT4 n1355_s8 (
    .F(n1355_12),
    .I0(n1355_13),
    .I1(n1355_14),
    .I2(n1355_15),
    .I3(n1355_16) 
);
defparam n1355_s8.INIT=16'h8000;
  LUT2 n1357_s9 (
    .F(n1357_13),
    .I0(process[0]),
    .I1(n1357_16) 
);
defparam n1357_s9.INIT=4'h8;
  LUT4 n1061_s9 (
    .F(n1061_13),
    .I0(n1357_16),
    .I1(led_rgb_d[0]),
    .I2(n1302_16),
    .I3(begin_acq_12) 
);
defparam n1061_s9.INIT=16'hFF40;
  LUT3 n1059_s9 (
    .F(n1059_13),
    .I0(n1059_14),
    .I1(process[0]),
    .I2(begin_acq_12) 
);
defparam n1059_s9.INIT=8'hF4;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(address_acq[22]),
    .I1(address_PP[22]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n321_s6.INIT=16'hCA00;
  LUT4 n322_s6 (
    .F(n322_11),
    .I0(address_acq[21]),
    .I1(address_PP[21]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n322_s6.INIT=16'hCA00;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(address_acq[20]),
    .I1(address_PP[20]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n323_s6.INIT=16'hCA00;
  LUT4 n324_s6 (
    .F(n324_11),
    .I0(address_acq[19]),
    .I1(address_PP[19]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n324_s6.INIT=16'hCA00;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n325_s6.INIT=16'hCA00;
  LUT4 n326_s6 (
    .F(n326_11),
    .I0(address_acq[17]),
    .I1(address_PP[17]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n326_s6.INIT=16'hCA00;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(address_acq[16]),
    .I1(address_PP[16]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n327_s6.INIT=16'hCA00;
  LUT4 n328_s6 (
    .F(n328_11),
    .I0(address_acq[15]),
    .I1(address_PP[15]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n328_s6.INIT=16'hCA00;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(address_acq[14]),
    .I1(address_PP[14]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n329_s6.INIT=16'hCA00;
  LUT4 n330_s6 (
    .F(n330_11),
    .I0(address_acq[13]),
    .I1(address_PP[13]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n330_s6.INIT=16'hCA00;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(address_acq[12]),
    .I1(address_PP[12]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n331_s6.INIT=16'hCA00;
  LUT4 n332_s6 (
    .F(n332_11),
    .I0(address_acq[11]),
    .I1(address_PP[11]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n332_s6.INIT=16'hCA00;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(address_acq[10]),
    .I1(address_PP[10]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n333_s6.INIT=16'hCA00;
  LUT4 n334_s6 (
    .F(n334_11),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n334_s6.INIT=16'hCA00;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(address_acq[8]),
    .I1(address_PP[8]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n335_s6.INIT=16'hCA00;
  LUT4 n336_s6 (
    .F(n336_11),
    .I0(address_acq[7]),
    .I1(address_PP[7]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n336_s6.INIT=16'hCA00;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(address_acq[6]),
    .I1(address_PP[6]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n337_s6.INIT=16'hCA00;
  LUT4 n338_s6 (
    .F(n338_11),
    .I0(address_acq[5]),
    .I1(address_PP[5]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n338_s6.INIT=16'hCA00;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(address_acq[4]),
    .I1(address_PP[4]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n339_s6.INIT=16'hCA00;
  LUT4 n340_s6 (
    .F(n340_11),
    .I0(i[2]),
    .I1(address_PP[3]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n340_s6.INIT=16'hCA00;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(i[1]),
    .I1(address_PP[2]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n341_s6.INIT=16'hCA00;
  LUT4 n342_s6 (
    .F(n342_11),
    .I0(address_PP[1]),
    .I1(i[0]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n342_s6.INIT=16'hAC00;
  LUT4 n1299_s7 (
    .F(n1299_12),
    .I0(n846_4),
    .I1(bypass),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1299_s7.INIT=16'h400F;
  LUT4 n1308_s10 (
    .F(n1308_15),
    .I0(n1308_23),
    .I1(address_PP[22]),
    .I2(n1308_17),
    .I3(n2434_8) 
);
defparam n1308_s10.INIT=16'hBEAA;
  LUT4 n1310_s9 (
    .F(n1310_14),
    .I0(n1310_15),
    .I1(n2434_8),
    .I2(n388_2),
    .I3(n1310_16) 
);
defparam n1310_s9.INIT=16'hF888;
  LUT3 n1312_s9 (
    .F(n1312_14),
    .I0(n1310_16),
    .I1(n389_2),
    .I2(n1312_15) 
);
defparam n1312_s9.INIT=8'hF8;
  LUT3 n1314_s9 (
    .F(n1314_14),
    .I0(n1310_16),
    .I1(n390_2),
    .I2(n1314_15) 
);
defparam n1314_s9.INIT=8'hF8;
  LUT4 n1316_s9 (
    .F(n1316_14),
    .I0(n1316_15),
    .I1(n2434_8),
    .I2(n391_2),
    .I3(n1310_16) 
);
defparam n1316_s9.INIT=16'hF888;
  LUT4 n1318_s9 (
    .F(n1318_14),
    .I0(n1318_15),
    .I1(n2434_8),
    .I2(n392_2),
    .I3(n1310_16) 
);
defparam n1318_s9.INIT=16'hF888;
  LUT3 n1320_s9 (
    .F(n1320_14),
    .I0(n1310_16),
    .I1(n393_2),
    .I2(n1320_15) 
);
defparam n1320_s9.INIT=8'hF8;
  LUT4 n1322_s9 (
    .F(n1322_14),
    .I0(n1322_15),
    .I1(n2434_8),
    .I2(n394_2),
    .I3(n1310_16) 
);
defparam n1322_s9.INIT=16'hF888;
  LUT3 n1324_s9 (
    .F(n1324_14),
    .I0(n1310_16),
    .I1(n395_2),
    .I2(n1324_15) 
);
defparam n1324_s9.INIT=8'hF8;
  LUT4 n1326_s9 (
    .F(n1326_14),
    .I0(n1326_15),
    .I1(n2434_8),
    .I2(n396_2),
    .I3(n1310_16) 
);
defparam n1326_s9.INIT=16'hF888;
  LUT3 n1328_s9 (
    .F(n1328_14),
    .I0(n1310_16),
    .I1(n397_2),
    .I2(n1328_15) 
);
defparam n1328_s9.INIT=8'hF8;
  LUT3 n1330_s9 (
    .F(n1330_14),
    .I0(n1310_16),
    .I1(n398_2),
    .I2(n1330_15) 
);
defparam n1330_s9.INIT=8'hF8;
  LUT4 n1332_s9 (
    .F(n1332_14),
    .I0(n1332_15),
    .I1(address_PP[10]),
    .I2(n1332_16),
    .I3(n2434_8) 
);
defparam n1332_s9.INIT=16'hBEAA;
  LUT3 n1334_s9 (
    .F(n1334_14),
    .I0(n1310_16),
    .I1(n400_2),
    .I2(n1334_15) 
);
defparam n1334_s9.INIT=8'hF8;
  LUT3 n1336_s9 (
    .F(n1336_14),
    .I0(n1310_16),
    .I1(n401_2),
    .I2(n1336_15) 
);
defparam n1336_s9.INIT=8'hF8;
  LUT4 n1338_s9 (
    .F(n1338_14),
    .I0(n1338_15),
    .I1(n2434_8),
    .I2(n402_2),
    .I3(n1310_16) 
);
defparam n1338_s9.INIT=16'hF888;
  LUT4 n1340_s9 (
    .F(n1340_14),
    .I0(n1340_15),
    .I1(n2434_8),
    .I2(n403_2),
    .I3(n1310_16) 
);
defparam n1340_s9.INIT=16'hF888;
  LUT4 n1342_s9 (
    .F(n1342_14),
    .I0(n1342_15),
    .I1(n2434_8),
    .I2(n404_2),
    .I3(n1310_16) 
);
defparam n1342_s9.INIT=16'hF888;
  LUT4 n1344_s9 (
    .F(n1344_14),
    .I0(n1344_15),
    .I1(n2434_8),
    .I2(n405_2),
    .I3(n1310_16) 
);
defparam n1344_s9.INIT=16'hF888;
  LUT4 n1346_s9 (
    .F(n1346_14),
    .I0(n1346_15),
    .I1(n2434_8),
    .I2(n406_2),
    .I3(n1310_16) 
);
defparam n1346_s9.INIT=16'hF888;
  LUT4 n1348_s9 (
    .F(n1348_14),
    .I0(n1348_15),
    .I1(n2434_8),
    .I2(n407_2),
    .I3(n1310_16) 
);
defparam n1348_s9.INIT=16'hF888;
  LUT4 n1350_s9 (
    .F(n1350_14),
    .I0(n408_2),
    .I1(n1310_16),
    .I2(address_PP[1]),
    .I3(n2434_8) 
);
defparam n1350_s9.INIT=16'h8F88;
  LUT4 n1353_s18 (
    .F(n1353_23),
    .I0(n68_6),
    .I1(n1353_24),
    .I2(n1057_70),
    .I3(n1353_25) 
);
defparam n1353_s18.INIT=16'hF444;
  LUT2 n668_s1 (
    .F(n668_5),
    .I0(n668_6),
    .I1(n668_7) 
);
defparam n668_s1.INIT=4'h8;
  LUT4 n671_s1 (
    .F(n671_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1054_185) 
);
defparam n671_s1.INIT=16'hFE00;
  LUT4 n822_s1 (
    .F(n822_5),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(n1054_185) 
);
defparam n822_s1.INIT=16'h7800;
  LUT4 n819_s1 (
    .F(n819_5),
    .I0(address_acq[5]),
    .I1(n820_6),
    .I2(address_acq[6]),
    .I3(n1054_185) 
);
defparam n819_s1.INIT=16'h7800;
  LUT4 n818_s1 (
    .F(n818_5),
    .I0(n820_6),
    .I1(n818_6),
    .I2(address_acq[7]),
    .I3(n1054_185) 
);
defparam n818_s1.INIT=16'h7800;
  LUT4 n817_s1 (
    .F(n817_5),
    .I0(n820_6),
    .I1(n817_6),
    .I2(address_acq[8]),
    .I3(n1054_185) 
);
defparam n817_s1.INIT=16'h7800;
  LUT4 n815_s1 (
    .F(n815_5),
    .I0(address_acq[9]),
    .I1(n816_6),
    .I2(address_acq[10]),
    .I3(n1054_185) 
);
defparam n815_s1.INIT=16'h7800;
  LUT4 n814_s1 (
    .F(n814_5),
    .I0(n816_6),
    .I1(n814_6),
    .I2(address_acq[11]),
    .I3(n1054_185) 
);
defparam n814_s1.INIT=16'h7800;
  LUT4 n810_s1 (
    .F(n810_5),
    .I0(address_acq[14]),
    .I1(n811_6),
    .I2(address_acq[15]),
    .I3(n1054_185) 
);
defparam n810_s1.INIT=16'h7800;
  LUT4 n807_s1 (
    .F(n807_5),
    .I0(address_acq[17]),
    .I1(n808_6),
    .I2(address_acq[18]),
    .I3(n1054_185) 
);
defparam n807_s1.INIT=16'h7800;
  LUT4 n806_s1 (
    .F(n806_5),
    .I0(n811_6),
    .I1(n806_10),
    .I2(address_acq[19]),
    .I3(n1054_185) 
);
defparam n806_s1.INIT=16'h7800;
  LUT4 n803_s1 (
    .F(n803_5),
    .I0(address_acq[21]),
    .I1(n804_6),
    .I2(address_acq[22]),
    .I3(n1054_185) 
);
defparam n803_s1.INIT=16'h7800;
  LUT4 n799_s1 (
    .F(n799_5),
    .I0(i[2]),
    .I1(n800_6),
    .I2(i[3]),
    .I3(n1054_185) 
);
defparam n799_s1.INIT=16'h7800;
  LUT4 n797_s1 (
    .F(n797_5),
    .I0(i[4]),
    .I1(n798_6),
    .I2(i[5]),
    .I3(n1054_185) 
);
defparam n797_s1.INIT=16'h7800;
  LUT4 n796_s1 (
    .F(n796_5),
    .I0(n798_6),
    .I1(n796_6),
    .I2(i[6]),
    .I3(n1054_185) 
);
defparam n796_s1.INIT=16'h7800;
  LUT4 n794_s1 (
    .F(n794_5),
    .I0(i[7]),
    .I1(n795_8),
    .I2(i[8]),
    .I3(n1054_185) 
);
defparam n794_s1.INIT=16'h7800;
  LUT4 n792_s1 (
    .F(n792_5),
    .I0(i[9]),
    .I1(n793_6),
    .I2(i[10]),
    .I3(n1054_185) 
);
defparam n792_s1.INIT=16'h7800;
  LUT4 n790_s1 (
    .F(n790_5),
    .I0(i[11]),
    .I1(n791_6),
    .I2(i[12]),
    .I3(n1054_185) 
);
defparam n790_s1.INIT=16'h7800;
  LUT4 n788_s1 (
    .F(n788_5),
    .I0(i[13]),
    .I1(n789_6),
    .I2(i[14]),
    .I3(n1054_185) 
);
defparam n788_s1.INIT=16'h7800;
  LUT4 n787_s1 (
    .F(n787_5),
    .I0(n789_6),
    .I1(n787_6),
    .I2(i[15]),
    .I3(n1054_185) 
);
defparam n787_s1.INIT=16'h7800;
  LUT4 n786_s1 (
    .F(n786_5),
    .I0(n789_6),
    .I1(n786_6),
    .I2(i[16]),
    .I3(n1054_185) 
);
defparam n786_s1.INIT=16'h7800;
  LUT4 n785_s1 (
    .F(n785_5),
    .I0(n789_6),
    .I1(n785_8),
    .I2(i[17]),
    .I3(n1054_185) 
);
defparam n785_s1.INIT=16'h7800;
  LUT4 n784_s1 (
    .F(n784_5),
    .I0(n789_6),
    .I1(n784_6),
    .I2(i[18]),
    .I3(n1054_185) 
);
defparam n784_s1.INIT=16'h7800;
  LUT4 n783_s1 (
    .F(n783_5),
    .I0(n789_6),
    .I1(n783_8),
    .I2(i[19]),
    .I3(n1054_185) 
);
defparam n783_s1.INIT=16'h7800;
  LUT4 n781_s1 (
    .F(n781_5),
    .I0(n789_6),
    .I1(n781_6),
    .I2(i[21]),
    .I3(n1054_185) 
);
defparam n781_s1.INIT=16'h7800;
  LUT2 n1054_s181 (
    .F(n1054_185),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1054_s181.INIT=4'h4;
  LUT2 n1057_s66 (
    .F(n1057_70),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1057_s66.INIT=4'h8;
  LUT2 n1052_s8 (
    .F(n1052_12),
    .I0(process[1]),
    .I1(process[0]) 
);
defparam n1052_s8.INIT=4'h1;
  LUT2 n2429_s1 (
    .F(n2429_4),
    .I0(qpi_on_Z),
    .I1(process[0]) 
);
defparam n2429_s1.INIT=4'h8;
  LUT4 address_PP_22_s5 (
    .F(address_PP_22_9),
    .I0(address_PP_22_10),
    .I1(address_PP_22_11),
    .I2(address_PP_22_12),
    .I3(n1054_185) 
);
defparam address_PP_22_s5.INIT=16'h7F00;
  LUT4 com_start_s4 (
    .F(com_start_8),
    .I0(com_start_16),
    .I1(n846_4),
    .I2(stop_acquisition),
    .I3(n1054_185) 
);
defparam com_start_s4.INIT=16'h3A00;
  LUT4 com_start_s5 (
    .F(com_start_9),
    .I0(delay_wr),
    .I1(n1353_25),
    .I2(n1057_70),
    .I3(n2429_4) 
);
defparam com_start_s5.INIT=16'hEF00;
  LUT4 end_PP_s5 (
    .F(end_PP_9),
    .I0(end_PP_13),
    .I1(end_PP_14),
    .I2(end_PP_15),
    .I3(end_PP_16) 
);
defparam end_PP_s5.INIT=16'h8000;
  LUT4 end_PP_s6 (
    .F(end_PP_10),
    .I0(end_PP_17),
    .I1(end_PP_18),
    .I2(end_PP_19),
    .I3(end_PP_20) 
);
defparam end_PP_s6.INIT=16'h8000;
  LUT4 end_PP_s7 (
    .F(end_PP_11),
    .I0(end_PP_21),
    .I1(end_PP_22),
    .I2(end_PP_23),
    .I3(end_PP_24) 
);
defparam end_PP_s7.INIT=16'h4000;
  LUT4 begin_PP_s5 (
    .F(begin_PP_9),
    .I0(UART_finished),
    .I1(wait_uart),
    .I2(ended_Z),
    .I3(n1057_70) 
);
defparam begin_PP_s5.INIT=16'h7F00;
  LUT4 begin_PP_s6 (
    .F(begin_PP_10),
    .I0(n846_4),
    .I1(stop_acquisition),
    .I2(n1054_185),
    .I3(n2429_4) 
);
defparam begin_PP_s6.INIT=16'h8F00;
  LUT3 wait_uart_s4 (
    .F(wait_uart_8),
    .I0(ended_Z),
    .I1(UART_finished),
    .I2(wait_uart) 
);
defparam wait_uart_s4.INIT=8'h40;
  LUT2 n1302_s11 (
    .F(n1302_16),
    .I0(n1302_17),
    .I1(process[0]) 
);
defparam n1302_s11.INIT=4'h4;
  LUT3 n1355_s9 (
    .F(n1355_13),
    .I0(end_PP_21),
    .I1(n1355_34),
    .I2(n1355_32) 
);
defparam n1355_s9.INIT=8'h40;
  LUT4 n1355_s10 (
    .F(n1355_14),
    .I0(n1355_19),
    .I1(end_PP_13),
    .I2(end_PP_22),
    .I3(end_PP_17) 
);
defparam n1355_s10.INIT=16'h8000;
  LUT4 n1355_s11 (
    .F(n1355_15),
    .I0(n1355_20),
    .I1(end_PP_18),
    .I2(end_PP_19),
    .I3(n1355_21) 
);
defparam n1355_s11.INIT=16'h8000;
  LUT3 n1355_s12 (
    .F(n1355_16),
    .I0(n1355_22),
    .I1(n1355_23),
    .I2(end_PP_15) 
);
defparam n1355_s12.INIT=8'h80;
  LUT3 n1059_s10 (
    .F(n1059_14),
    .I0(led_rgb_d[2]),
    .I1(n1357_16),
    .I2(n1302_17) 
);
defparam n1059_s10.INIT=8'h01;
  LUT4 n1308_s12 (
    .F(n1308_17),
    .I0(address_PP[20]),
    .I1(address_PP[21]),
    .I2(n1308_18),
    .I3(n1308_19) 
);
defparam n1308_s12.INIT=16'h8000;
  LUT4 n1310_s10 (
    .F(n1310_15),
    .I0(address_PP[20]),
    .I1(n1308_18),
    .I2(n1308_19),
    .I3(address_PP[21]) 
);
defparam n1310_s10.INIT=16'h7F80;
  LUT4 n1310_s11 (
    .F(n1310_16),
    .I0(n1054_185),
    .I1(address_PP_22_10),
    .I2(address_PP_22_11),
    .I3(address_PP_22_12) 
);
defparam n1310_s11.INIT=16'h8000;
  LUT4 n1312_s10 (
    .F(n1312_15),
    .I0(n1308_18),
    .I1(n1308_19),
    .I2(address_PP[20]),
    .I3(n2434_8) 
);
defparam n1312_s10.INIT=16'h7800;
  LUT4 n1314_s10 (
    .F(n1314_15),
    .I0(n1308_18),
    .I1(n1314_18),
    .I2(address_PP[19]),
    .I3(n2434_8) 
);
defparam n1314_s10.INIT=16'h7800;
  LUT4 n1316_s10 (
    .F(n1316_15),
    .I0(n1308_18),
    .I1(n1316_16),
    .I2(n1316_17),
    .I3(address_PP[18]) 
);
defparam n1316_s10.INIT=16'h7F80;
  LUT4 n1318_s10 (
    .F(n1318_15),
    .I0(address_PP[16]),
    .I1(n1308_18),
    .I2(n1316_16),
    .I3(address_PP[17]) 
);
defparam n1318_s10.INIT=16'h7F80;
  LUT4 n1320_s10 (
    .F(n1320_15),
    .I0(n1308_18),
    .I1(n1316_16),
    .I2(address_PP[16]),
    .I3(n2434_8) 
);
defparam n1320_s10.INIT=16'h7800;
  LUT4 n1322_s10 (
    .F(n1322_15),
    .I0(address_PP[8]),
    .I1(address_PP[14]),
    .I2(n1308_18),
    .I3(address_PP[15]) 
);
defparam n1322_s10.INIT=16'h7F80;
  LUT4 n1324_s10 (
    .F(n1324_15),
    .I0(address_PP[8]),
    .I1(n1308_18),
    .I2(address_PP[14]),
    .I3(n2434_8) 
);
defparam n1324_s10.INIT=16'h7800;
  LUT4 n1326_s10 (
    .F(n1326_15),
    .I0(address_PP[12]),
    .I1(n1332_16),
    .I2(n1326_16),
    .I3(address_PP[13]) 
);
defparam n1326_s10.INIT=16'h7F80;
  LUT4 n1328_s10 (
    .F(n1328_15),
    .I0(n1332_16),
    .I1(n1326_16),
    .I2(address_PP[12]),
    .I3(n2434_8) 
);
defparam n1328_s10.INIT=16'h7800;
  LUT4 n1330_s10 (
    .F(n1330_15),
    .I0(address_PP[10]),
    .I1(n1332_16),
    .I2(address_PP[11]),
    .I3(n2434_8) 
);
defparam n1330_s10.INIT=16'h7800;
  LUT2 n1332_s10 (
    .F(n1332_15),
    .I0(n399_2),
    .I1(n1310_16) 
);
defparam n1332_s10.INIT=4'h8;
  LUT3 n1332_s11 (
    .F(n1332_16),
    .I0(address_PP[8]),
    .I1(address_PP[9]),
    .I2(n1332_17) 
);
defparam n1332_s11.INIT=8'h80;
  LUT4 n1334_s10 (
    .F(n1334_15),
    .I0(address_PP[8]),
    .I1(n1332_17),
    .I2(address_PP[9]),
    .I3(n2434_8) 
);
defparam n1334_s10.INIT=16'h7800;
  LUT3 n1336_s10 (
    .F(n1336_15),
    .I0(address_PP[8]),
    .I1(n1332_17),
    .I2(n2434_8) 
);
defparam n1336_s10.INIT=8'h60;
  LUT4 n1338_s10 (
    .F(n1338_15),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(n1338_16),
    .I3(address_PP[7]) 
);
defparam n1338_s10.INIT=16'h7F80;
  LUT3 n1340_s10 (
    .F(n1340_15),
    .I0(address_PP[5]),
    .I1(n1338_16),
    .I2(address_PP[6]) 
);
defparam n1340_s10.INIT=8'h78;
  LUT2 n1342_s10 (
    .F(n1342_15),
    .I0(address_PP[5]),
    .I1(n1338_16) 
);
defparam n1342_s10.INIT=4'h6;
  LUT4 n1344_s10 (
    .F(n1344_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1344_s10.INIT=16'h7F80;
  LUT3 n1346_s10 (
    .F(n1346_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1346_s10.INIT=8'h78;
  LUT2 n1348_s10 (
    .F(n1348_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1348_s10.INIT=4'h6;
  LUT2 n1353_s19 (
    .F(n1353_24),
    .I0(com_start),
    .I1(BRAM_empty_Z) 
);
defparam n1353_s19.INIT=4'h1;
  LUT4 n1353_s20 (
    .F(n1353_25),
    .I0(com_start),
    .I1(bram_full_Z),
    .I2(end_PP),
    .I3(write_read) 
);
defparam n1353_s20.INIT=16'h0001;
  LUT3 n670_s2 (
    .F(n670_6),
    .I0(n616_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n670_s2.INIT=8'h8E;
  LUT4 n668_s2 (
    .F(n668_6),
    .I0(n668_8),
    .I1(n668_9),
    .I2(n668_10),
    .I3(n668_11) 
);
defparam n668_s2.INIT=16'h8000;
  LUT4 n668_s3 (
    .F(n668_7),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[1]),
    .I2(n1054_185),
    .I3(n668_12) 
);
defparam n668_s3.INIT=16'h1000;
  LUT3 n821_s2 (
    .F(n821_6),
    .I0(i[0]),
    .I1(i[2]),
    .I2(i[1]) 
);
defparam n821_s2.INIT=8'h80;
  LUT4 n820_s2 (
    .F(n820_6),
    .I0(i[0]),
    .I1(address_acq[4]),
    .I2(i[2]),
    .I3(i[1]) 
);
defparam n820_s2.INIT=16'h8000;
  LUT2 n818_s2 (
    .F(n818_6),
    .I0(address_acq[6]),
    .I1(address_acq[5]) 
);
defparam n818_s2.INIT=4'h8;
  LUT3 n817_s2 (
    .F(n817_6),
    .I0(address_acq[7]),
    .I1(address_acq[6]),
    .I2(address_acq[5]) 
);
defparam n817_s2.INIT=8'h80;
  LUT2 n816_s2 (
    .F(n816_6),
    .I0(n820_6),
    .I1(n816_7) 
);
defparam n816_s2.INIT=4'h8;
  LUT2 n814_s2 (
    .F(n814_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]) 
);
defparam n814_s2.INIT=4'h8;
  LUT3 n813_s2 (
    .F(n813_6),
    .I0(n820_6),
    .I1(n816_7),
    .I2(n813_7) 
);
defparam n813_s2.INIT=8'h80;
  LUT3 n812_s2 (
    .F(n812_6),
    .I0(n820_6),
    .I1(n816_7),
    .I2(n812_7) 
);
defparam n812_s2.INIT=8'h80;
  LUT4 n811_s2 (
    .F(n811_6),
    .I0(address_acq[13]),
    .I1(n820_6),
    .I2(n816_7),
    .I3(n812_7) 
);
defparam n811_s2.INIT=16'h8000;
  LUT4 n809_s2 (
    .F(n809_6),
    .I0(n820_6),
    .I1(n816_7),
    .I2(n812_7),
    .I3(n809_7) 
);
defparam n809_s2.INIT=16'h8000;
  LUT4 n808_s2 (
    .F(n808_6),
    .I0(n820_6),
    .I1(n816_7),
    .I2(n812_7),
    .I3(n808_7) 
);
defparam n808_s2.INIT=16'h8000;
  LUT3 n805_s2 (
    .F(n805_6),
    .I0(address_acq[19]),
    .I1(n811_6),
    .I2(n806_10) 
);
defparam n805_s2.INIT=8'h80;
  LUT2 n804_s2 (
    .F(n804_6),
    .I0(n811_6),
    .I1(n804_7) 
);
defparam n804_s2.INIT=4'h8;
  LUT2 n800_s2 (
    .F(n800_6),
    .I0(i[0]),
    .I1(i[1]) 
);
defparam n800_s2.INIT=4'h8;
  LUT4 n798_s2 (
    .F(n798_6),
    .I0(i[0]),
    .I1(i[1]),
    .I2(i[2]),
    .I3(i[3]) 
);
defparam n798_s2.INIT=16'h8000;
  LUT2 n796_s2 (
    .F(n796_6),
    .I0(i[4]),
    .I1(i[5]) 
);
defparam n796_s2.INIT=4'h8;
  LUT3 n793_s2 (
    .F(n793_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(n795_8) 
);
defparam n793_s2.INIT=8'h80;
  LUT3 n791_s2 (
    .F(n791_6),
    .I0(i[9]),
    .I1(i[10]),
    .I2(n793_6) 
);
defparam n791_s2.INIT=8'h80;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(n795_8),
    .I3(n789_7) 
);
defparam n789_s2.INIT=16'h8000;
  LUT2 n787_s2 (
    .F(n787_6),
    .I0(i[13]),
    .I1(i[14]) 
);
defparam n787_s2.INIT=4'h8;
  LUT3 n786_s2 (
    .F(n786_6),
    .I0(i[13]),
    .I1(i[14]),
    .I2(i[15]) 
);
defparam n786_s2.INIT=8'h80;
  LUT3 n784_s2 (
    .F(n784_6),
    .I0(i[16]),
    .I1(i[17]),
    .I2(n786_6) 
);
defparam n784_s2.INIT=8'h80;
  LUT4 n782_s2 (
    .F(n782_6),
    .I0(i[19]),
    .I1(n789_6),
    .I2(n783_8),
    .I3(i[20]) 
);
defparam n782_s2.INIT=16'h7F80;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(i[18]),
    .I1(i[19]),
    .I2(i[20]),
    .I3(n784_6) 
);
defparam n781_s2.INIT=16'h8000;
  LUT4 address_PP_22_s6 (
    .F(address_PP_22_10),
    .I0(trigger_Z[4]),
    .I1(trigger_Z[5]),
    .I2(trigger_Z[7]),
    .I3(trigger_Z[6]) 
);
defparam address_PP_22_s6.INIT=16'h0100;
  LUT4 address_PP_22_s7 (
    .F(address_PP_22_11),
    .I0(i_pivot_valid),
    .I1(com_start),
    .I2(buttons_pressed[1]),
    .I3(buttons_pressed[0]) 
);
defparam address_PP_22_s7.INIT=16'h0100;
  LUT4 address_PP_22_s8 (
    .F(address_PP_22_12),
    .I0(trigger_Z[0]),
    .I1(trigger_Z[2]),
    .I2(trigger_Z[3]),
    .I3(trigger_Z[1]) 
);
defparam address_PP_22_s8.INIT=16'h0100;
  LUT4 end_PP_s9 (
    .F(end_PP_13),
    .I0(address_acq[19]),
    .I1(n811_6),
    .I2(n806_10),
    .I3(end_PP_25) 
);
defparam end_PP_s9.INIT=16'h807F;
  LUT4 end_PP_s10 (
    .F(end_PP_14),
    .I0(end_PP_26),
    .I1(n816_6),
    .I2(end_PP_42),
    .I3(n1355_20) 
);
defparam end_PP_s10.INIT=16'h4F00;
  LUT4 end_PP_s11 (
    .F(end_PP_15),
    .I0(n813_6),
    .I1(end_PP_28),
    .I2(n809_6),
    .I3(end_PP_29) 
);
defparam end_PP_s11.INIT=16'h8241;
  LUT3 end_PP_s12 (
    .F(end_PP_16),
    .I0(end_PP_30),
    .I1(end_PP_31),
    .I2(n1355_22) 
);
defparam end_PP_s12.INIT=8'h80;
  LUT4 end_PP_s13 (
    .F(end_PP_17),
    .I0(n811_6),
    .I1(n804_7),
    .I2(address_PP[21]),
    .I3(address_acq[21]) 
);
defparam end_PP_s13.INIT=16'h7887;
  LUT4 end_PP_s14 (
    .F(end_PP_18),
    .I0(address_acq[17]),
    .I1(n808_6),
    .I2(address_PP[18]),
    .I3(address_acq[18]) 
);
defparam end_PP_s14.INIT=16'h7887;
  LUT4 end_PP_s15 (
    .F(end_PP_19),
    .I0(n811_6),
    .I1(n806_10),
    .I2(address_PP[19]),
    .I3(address_acq[19]) 
);
defparam end_PP_s15.INIT=16'h7887;
  LUT4 end_PP_s16 (
    .F(end_PP_20),
    .I0(end_PP_32),
    .I1(end_PP_33),
    .I2(n816_6),
    .I3(end_PP_34) 
);
defparam end_PP_s16.INIT=16'h3500;
  LUT4 end_PP_s17 (
    .F(end_PP_21),
    .I0(address_PP[13]),
    .I1(address_acq[13]),
    .I2(n812_6),
    .I3(end_PP_35) 
);
defparam end_PP_s17.INIT=16'hBFD6;
  LUT4 end_PP_s18 (
    .F(end_PP_22),
    .I0(address_acq[21]),
    .I1(n811_6),
    .I2(n804_7),
    .I3(end_PP_36) 
);
defparam end_PP_s18.INIT=16'h807F;
  LUT4 end_PP_s19 (
    .F(end_PP_23),
    .I0(n1355_19),
    .I1(end_PP_37),
    .I2(end_PP_38),
    .I3(n808_6) 
);
defparam end_PP_s19.INIT=16'h8008;
  LUT4 end_PP_s20 (
    .F(end_PP_24),
    .I0(address_acq[14]),
    .I1(n811_6),
    .I2(end_PP_39),
    .I3(begin_PP_10) 
);
defparam end_PP_s20.INIT=16'h8700;
  LUT4 n1302_s12 (
    .F(n1302_17),
    .I0(ended_Z),
    .I1(UART_finished),
    .I2(wait_uart),
    .I3(process[1]) 
);
defparam n1302_s12.INIT=16'h8000;
  LUT4 n1355_s15 (
    .F(n1355_19),
    .I0(n820_6),
    .I1(n816_7),
    .I2(n814_6),
    .I3(n1355_24) 
);
defparam n1355_s15.INIT=16'h807F;
  LUT4 n1355_s16 (
    .F(n1355_20),
    .I0(n820_6),
    .I1(n817_6),
    .I2(address_PP[8]),
    .I3(address_acq[8]) 
);
defparam n1355_s16.INIT=16'h7887;
  LUT4 n1355_s17 (
    .F(n1355_21),
    .I0(end_PP_29),
    .I1(n813_6),
    .I2(n1355_36),
    .I3(end_PP_30) 
);
defparam n1355_s17.INIT=16'hB000;
  LUT4 n1355_s18 (
    .F(n1355_22),
    .I0(bypass),
    .I1(n820_6),
    .I2(n1355_26),
    .I3(n1355_27) 
);
defparam n1355_s18.INIT=16'h4100;
  LUT4 n1355_s19 (
    .F(n1355_23),
    .I0(n1355_28),
    .I1(end_PP_31),
    .I2(n1355_29),
    .I3(n1355_38) 
);
defparam n1355_s19.INIT=16'h4000;
  LUT3 n1308_s13 (
    .F(n1308_18),
    .I0(address_PP[13]),
    .I1(n1332_17),
    .I2(n1308_20) 
);
defparam n1308_s13.INIT=8'h80;
  LUT2 n1308_s14 (
    .F(n1308_19),
    .I0(address_PP[19]),
    .I1(n1314_18) 
);
defparam n1308_s14.INIT=4'h8;
  LUT3 n1316_s11 (
    .F(n1316_16),
    .I0(address_PP[8]),
    .I1(address_PP[14]),
    .I2(address_PP[15]) 
);
defparam n1316_s11.INIT=8'h80;
  LUT2 n1316_s12 (
    .F(n1316_17),
    .I0(address_PP[16]),
    .I1(address_PP[17]) 
);
defparam n1316_s12.INIT=4'h8;
  LUT2 n1326_s11 (
    .F(n1326_16),
    .I0(address_PP[10]),
    .I1(address_PP[11]) 
);
defparam n1326_s11.INIT=4'h8;
  LUT4 n1332_s12 (
    .F(n1332_17),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1338_16) 
);
defparam n1332_s12.INIT=16'h8000;
  LUT4 n1338_s11 (
    .F(n1338_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1338_s11.INIT=16'h8000;
  LUT4 n668_s4 (
    .F(n668_8),
    .I0(samples_after_Z[10]),
    .I1(samples_after_Z[11]),
    .I2(samples_after_Z[12]),
    .I3(samples_after_Z[13]) 
);
defparam n668_s4.INIT=16'h0001;
  LUT4 n668_s5 (
    .F(n668_9),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(samples_after_Z[8]),
    .I3(samples_after_Z[9]) 
);
defparam n668_s5.INIT=16'h0001;
  LUT4 n668_s6 (
    .F(n668_10),
    .I0(samples_after_Z[18]),
    .I1(samples_after_Z[19]),
    .I2(samples_after_Z[20]),
    .I3(samples_after_Z[21]) 
);
defparam n668_s6.INIT=16'h0001;
  LUT4 n668_s7 (
    .F(n668_11),
    .I0(samples_after_Z[14]),
    .I1(samples_after_Z[15]),
    .I2(samples_after_Z[16]),
    .I3(samples_after_Z[17]) 
);
defparam n668_s7.INIT=16'h0001;
  LUT4 n668_s8 (
    .F(n668_12),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n668_s8.INIT=16'h0001;
  LUT4 n816_s3 (
    .F(n816_7),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(address_acq[6]),
    .I3(address_acq[5]) 
);
defparam n816_s3.INIT=16'h8000;
  LUT3 n813_s3 (
    .F(n813_7),
    .I0(address_acq[11]),
    .I1(address_acq[10]),
    .I2(address_acq[9]) 
);
defparam n813_s3.INIT=8'h80;
  LUT4 n812_s3 (
    .F(n812_7),
    .I0(address_acq[12]),
    .I1(address_acq[11]),
    .I2(address_acq[10]),
    .I3(address_acq[9]) 
);
defparam n812_s3.INIT=16'h8000;
  LUT3 n809_s3 (
    .F(n809_7),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(address_acq[13]) 
);
defparam n809_s3.INIT=8'h80;
  LUT4 n808_s3 (
    .F(n808_7),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]),
    .I3(address_acq[13]) 
);
defparam n808_s3.INIT=16'h8000;
  LUT3 n806_s3 (
    .F(n806_7),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]) 
);
defparam n806_s3.INIT=8'h80;
  LUT2 n806_s4 (
    .F(n806_8),
    .I0(address_acq[18]),
    .I1(address_acq[17]) 
);
defparam n806_s4.INIT=4'h8;
  LUT4 n804_s3 (
    .F(n804_7),
    .I0(address_acq[20]),
    .I1(address_acq[19]),
    .I2(n806_7),
    .I3(n806_8) 
);
defparam n804_s3.INIT=16'h8000;
  LUT4 n789_s3 (
    .F(n789_7),
    .I0(i[9]),
    .I1(i[10]),
    .I2(i[11]),
    .I3(i[12]) 
);
defparam n789_s3.INIT=16'h8000;
  LUT2 end_PP_s21 (
    .F(end_PP_25),
    .I0(address_PP[20]),
    .I1(address_acq[20]) 
);
defparam end_PP_s21.INIT=4'h6;
  LUT2 end_PP_s22 (
    .F(end_PP_26),
    .I0(address_PP[10]),
    .I1(address_acq[10]) 
);
defparam end_PP_s22.INIT=4'h6;
  LUT2 end_PP_s24 (
    .F(end_PP_28),
    .I0(address_PP[16]),
    .I1(address_acq[16]) 
);
defparam end_PP_s24.INIT=4'h6;
  LUT2 end_PP_s25 (
    .F(end_PP_29),
    .I0(address_PP[12]),
    .I1(address_acq[12]) 
);
defparam end_PP_s25.INIT=4'h6;
  LUT4 end_PP_s26 (
    .F(end_PP_30),
    .I0(address_acq[5]),
    .I1(n820_6),
    .I2(address_PP[6]),
    .I3(address_acq[6]) 
);
defparam end_PP_s26.INIT=16'h7887;
  LUT4 end_PP_s27 (
    .F(end_PP_31),
    .I0(i[0]),
    .I1(i[1]),
    .I2(address_PP[3]),
    .I3(i[2]) 
);
defparam end_PP_s27.INIT=16'h7887;
  LUT2 end_PP_s28 (
    .F(end_PP_32),
    .I0(address_PP[9]),
    .I1(address_acq[9]) 
);
defparam end_PP_s28.INIT=4'h4;
  LUT4 end_PP_s29 (
    .F(end_PP_33),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(address_PP[10]),
    .I3(address_acq[10]) 
);
defparam end_PP_s29.INIT=16'hB00B;
  LUT4 end_PP_s30 (
    .F(end_PP_34),
    .I0(n820_6),
    .I1(n818_6),
    .I2(n1355_29),
    .I3(end_PP_40) 
);
defparam end_PP_s30.INIT=16'h8070;
  LUT2 end_PP_s31 (
    .F(end_PP_35),
    .I0(address_PP[14]),
    .I1(address_acq[14]) 
);
defparam end_PP_s31.INIT=4'h6;
  LUT2 end_PP_s32 (
    .F(end_PP_36),
    .I0(address_PP[22]),
    .I1(address_acq[22]) 
);
defparam end_PP_s32.INIT=4'h6;
  LUT3 end_PP_s33 (
    .F(end_PP_37),
    .I0(address_PP[4]),
    .I1(address_acq[4]),
    .I2(n821_6) 
);
defparam end_PP_s33.INIT=8'h69;
  LUT2 end_PP_s34 (
    .F(end_PP_38),
    .I0(address_PP[17]),
    .I1(address_acq[17]) 
);
defparam end_PP_s34.INIT=4'h6;
  LUT2 end_PP_s35 (
    .F(end_PP_39),
    .I0(address_PP[15]),
    .I1(address_acq[15]) 
);
defparam end_PP_s35.INIT=4'h6;
  LUT2 n1355_s20 (
    .F(n1355_24),
    .I0(address_PP[11]),
    .I1(address_acq[11]) 
);
defparam n1355_s20.INIT=4'h6;
  LUT2 n1355_s22 (
    .F(n1355_26),
    .I0(address_PP[5]),
    .I1(address_acq[5]) 
);
defparam n1355_s22.INIT=4'h6;
  LUT4 n1355_s23 (
    .F(n1355_27),
    .I0(i[0]),
    .I1(address_PP[1]),
    .I2(next_step),
    .I3(com_start) 
);
defparam n1355_s23.INIT=16'h6000;
  LUT4 n1355_s24 (
    .F(n1355_28),
    .I0(end_PP_33),
    .I1(n820_6),
    .I2(n816_7),
    .I3(end_PP_32) 
);
defparam n1355_s24.INIT=16'hBF95;
  LUT3 n1355_s25 (
    .F(n1355_29),
    .I0(i[0]),
    .I1(address_PP[2]),
    .I2(i[1]) 
);
defparam n1355_s25.INIT=8'h69;
  LUT4 n1308_s15 (
    .F(n1308_20),
    .I0(address_PP[9]),
    .I1(address_PP[10]),
    .I2(address_PP[11]),
    .I3(address_PP[12]) 
);
defparam n1308_s15.INIT=16'h8000;
  LUT2 end_PP_s36 (
    .F(end_PP_40),
    .I0(address_PP[7]),
    .I1(address_acq[7]) 
);
defparam end_PP_s36.INIT=4'h6;
  LUT4 n1355_s27 (
    .F(n1355_32),
    .I0(end_PP_37),
    .I1(address_PP[17]),
    .I2(address_acq[17]),
    .I3(n808_6) 
);
defparam n1355_s27.INIT=16'h2882;
  LUT4 n1355_s28 (
    .F(n1355_34),
    .I0(address_acq[14]),
    .I1(n811_6),
    .I2(address_PP[15]),
    .I3(address_acq[15]) 
);
defparam n1355_s28.INIT=16'h7887;
  LUT4 n1355_s29 (
    .F(n1355_36),
    .I0(n820_6),
    .I1(n818_6),
    .I2(address_PP[7]),
    .I3(address_acq[7]) 
);
defparam n1355_s29.INIT=16'h7887;
  LUT4 n1314_s12 (
    .F(n1314_18),
    .I0(address_PP[18]),
    .I1(n1316_16),
    .I2(address_PP[16]),
    .I3(address_PP[17]) 
);
defparam n1314_s12.INIT=16'h8000;
  LUT4 n795_s3 (
    .F(n795_8),
    .I0(i[6]),
    .I1(n798_6),
    .I2(i[4]),
    .I3(i[5]) 
);
defparam n795_s3.INIT=16'h8000;
  LUT4 n804_s4 (
    .F(n804_9),
    .I0(address_acq[21]),
    .I1(n811_6),
    .I2(n804_7),
    .I3(n1054_185) 
);
defparam n804_s4.INIT=16'h6A00;
  LUT4 n806_s5 (
    .F(n806_10),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]),
    .I3(n806_8) 
);
defparam n806_s5.INIT=16'h8000;
  LUT4 n1355_s30 (
    .F(n1355_38),
    .I0(end_PP_32),
    .I1(address_PP[10]),
    .I2(address_acq[10]),
    .I3(n1057_70) 
);
defparam n1355_s30.INIT=16'hEB00;
  LUT4 end_PP_s37 (
    .F(end_PP_42),
    .I0(address_PP[9]),
    .I1(address_acq[9]),
    .I2(address_PP[10]),
    .I3(address_acq[10]) 
);
defparam end_PP_s37.INIT=16'h2BB2;
  LUT3 begin_acq_s7 (
    .F(begin_acq_12),
    .I0(start_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam begin_acq_s7.INIT=8'h01;
  LUT3 n1302_s13 (
    .F(n1302_19),
    .I0(start_acquisition),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n1302_s13.INIT=8'h02;
  LUT4 i_21_s6 (
    .F(i_21_12),
    .I0(stop_acquisition),
    .I1(next_write_Z),
    .I2(process[0]),
    .I3(i_21_8) 
);
defparam i_21_s6.INIT=16'h4F00;
  LUT4 n1149_s7 (
    .F(n1149_12),
    .I0(i[0]),
    .I1(stop_acquisition),
    .I2(next_write_Z),
    .I3(n1054_185) 
);
defparam n1149_s7.INIT=16'h9A00;
  LUT4 n1060_s11 (
    .F(n1060_17),
    .I0(n1357_16),
    .I1(led_rgb_d[1]),
    .I2(n1302_17),
    .I3(process[0]) 
);
defparam n1060_s11.INIT=16'h0E00;
  LUT3 n1302_s14 (
    .F(n1302_21),
    .I0(n1302_19),
    .I1(n1302_17),
    .I2(process[0]) 
);
defparam n1302_s14.INIT=8'hBA;
  LUT4 n783_s3 (
    .F(n783_8),
    .I0(i[18]),
    .I1(i[16]),
    .I2(i[17]),
    .I3(n786_6) 
);
defparam n783_s3.INIT=16'h8000;
  LUT4 n785_s3 (
    .F(n785_8),
    .I0(i[16]),
    .I1(i[13]),
    .I2(i[14]),
    .I3(i[15]) 
);
defparam n785_s3.INIT=16'h8000;
  LUT4 n816_s4 (
    .F(n816_9),
    .I0(address_acq[9]),
    .I1(n820_6),
    .I2(n816_7),
    .I3(n1054_185) 
);
defparam n816_s4.INIT=16'h6A00;
  LUT3 end_PP_s38 (
    .F(end_PP_44),
    .I0(qpi_on_Z),
    .I1(process[0]),
    .I2(n1357_16) 
);
defparam end_PP_s38.INIT=8'h80;
  LUT3 n2429_s2 (
    .F(n2429_6),
    .I0(process[1]),
    .I1(qpi_on_Z),
    .I2(process[0]) 
);
defparam n2429_s2.INIT=8'h80;
  LUT4 n1359_s11 (
    .F(n1359_16),
    .I0(wait_uart_8),
    .I1(process[1]),
    .I2(process[0]),
    .I3(send_uart) 
);
defparam n1359_s11.INIT=16'h4000;
  LUT4 n2434_s3 (
    .F(n2434_8),
    .I0(com_start),
    .I1(next_step),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n2434_s3.INIT=16'h8000;
  LUT4 n1357_s11 (
    .F(n1357_16),
    .I0(process[1]),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1357_s11.INIT=16'h4000;
  LUT4 begin_acq_s8 (
    .F(begin_acq_14),
    .I0(com_start),
    .I1(next_step),
    .I2(stop_acquisition),
    .I3(n1054_185) 
);
defparam begin_acq_s8.INIT=16'h7F00;
  LUT4 stop_acquisition_s5 (
    .F(stop_acquisition_10),
    .I0(process[0]),
    .I1(i_pivot_valid),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam stop_acquisition_s5.INIT=16'h0D00;
  LUT3 i_pivot_21_s5 (
    .F(i_pivot_21_10),
    .I0(address_PP_22_9),
    .I1(process[1]),
    .I2(qpi_on_Z) 
);
defparam i_pivot_21_s5.INIT=8'h10;
  LUT4 buttons_pressed_1_s5 (
    .F(buttons_pressed_1_10),
    .I0(process[0]),
    .I1(buttonA_debounced),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam buttons_pressed_1_s5.INIT=16'h0D00;
  LUT4 begin_acq_s9 (
    .F(begin_acq_16),
    .I0(begin_acq_12),
    .I1(begin_acq_14),
    .I2(process[1]),
    .I3(qpi_on_Z) 
);
defparam begin_acq_s9.INIT=16'h0100;
  LUT3 n782_s3 (
    .F(n782_8),
    .I0(n782_6),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n782_s3.INIT=8'h20;
  LUT4 n789_s4 (
    .F(n789_9),
    .I0(i[13]),
    .I1(n789_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n789_s4.INIT=16'h0600;
  LUT4 n791_s3 (
    .F(n791_8),
    .I0(i[11]),
    .I1(n791_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n791_s3.INIT=16'h0600;
  LUT4 n793_s3 (
    .F(n793_8),
    .I0(i[9]),
    .I1(n793_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n793_s3.INIT=16'h0600;
  LUT4 n795_s4 (
    .F(n795_10),
    .I0(i[7]),
    .I1(n795_8),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n795_s4.INIT=16'h0600;
  LUT4 n798_s3 (
    .F(n798_8),
    .I0(i[4]),
    .I1(n798_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n798_s3.INIT=16'h0600;
  LUT4 n805_s3 (
    .F(n805_8),
    .I0(address_acq[20]),
    .I1(n805_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n805_s3.INIT=16'h0600;
  LUT4 n808_s4 (
    .F(n808_9),
    .I0(address_acq[17]),
    .I1(n808_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n808_s4.INIT=16'h0600;
  LUT4 n809_s4 (
    .F(n809_9),
    .I0(address_acq[16]),
    .I1(n809_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n809_s4.INIT=16'h0600;
  LUT4 n811_s3 (
    .F(n811_8),
    .I0(address_acq[14]),
    .I1(n811_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n811_s3.INIT=16'h0600;
  LUT4 n812_s4 (
    .F(n812_9),
    .I0(address_acq[13]),
    .I1(n812_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n812_s4.INIT=16'h0600;
  LUT4 n813_s4 (
    .F(n813_9),
    .I0(address_acq[12]),
    .I1(n813_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n813_s4.INIT=16'h0600;
  LUT4 n820_s3 (
    .F(n820_8),
    .I0(address_acq[5]),
    .I1(n820_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n820_s3.INIT=16'h0600;
  LUT4 n821_s3 (
    .F(n821_8),
    .I0(address_acq[4]),
    .I1(n821_6),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n821_s3.INIT=16'h0600;
  LUT4 n823_s2 (
    .F(n823_7),
    .I0(i[0]),
    .I1(i[1]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n823_s2.INIT=16'h0600;
  LUT4 n352_s2 (
    .F(n352_7),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n352_s2.INIT=16'h0600;
  LUT3 n455_s2 (
    .F(n455_7),
    .I0(i[21]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n455_s2.INIT=8'h20;
  LUT3 n456_s2 (
    .F(n456_7),
    .I0(i[20]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n456_s2.INIT=8'h20;
  LUT3 n457_s2 (
    .F(n457_7),
    .I0(i[19]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n457_s2.INIT=8'h20;
  LUT3 n458_s2 (
    .F(n458_7),
    .I0(i[18]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n458_s2.INIT=8'h20;
  LUT3 n459_s2 (
    .F(n459_7),
    .I0(i[17]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n459_s2.INIT=8'h20;
  LUT3 n460_s2 (
    .F(n460_7),
    .I0(i[16]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n460_s2.INIT=8'h20;
  LUT3 n461_s2 (
    .F(n461_7),
    .I0(i[15]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n461_s2.INIT=8'h20;
  LUT3 n462_s2 (
    .F(n462_7),
    .I0(i[14]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n462_s2.INIT=8'h20;
  LUT3 n463_s2 (
    .F(n463_7),
    .I0(i[13]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n463_s2.INIT=8'h20;
  LUT3 n464_s2 (
    .F(n464_7),
    .I0(i[12]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n464_s2.INIT=8'h20;
  LUT3 n465_s2 (
    .F(n465_7),
    .I0(i[11]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n465_s2.INIT=8'h20;
  LUT3 n466_s2 (
    .F(n466_7),
    .I0(i[10]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n466_s2.INIT=8'h20;
  LUT3 n467_s2 (
    .F(n467_7),
    .I0(i[9]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n467_s2.INIT=8'h20;
  LUT3 n468_s2 (
    .F(n468_7),
    .I0(i[8]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n468_s2.INIT=8'h20;
  LUT3 n469_s2 (
    .F(n469_7),
    .I0(i[7]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n469_s2.INIT=8'h20;
  LUT3 n470_s2 (
    .F(n470_7),
    .I0(i[6]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n470_s2.INIT=8'h20;
  LUT3 n471_s2 (
    .F(n471_7),
    .I0(i[5]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n471_s2.INIT=8'h20;
  LUT3 n472_s2 (
    .F(n472_7),
    .I0(i[4]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n472_s2.INIT=8'h20;
  LUT3 n473_s2 (
    .F(n473_7),
    .I0(i[3]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n473_s2.INIT=8'h20;
  LUT3 n474_s2 (
    .F(n474_7),
    .I0(i[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n474_s2.INIT=8'h20;
  LUT3 n475_s2 (
    .F(n475_7),
    .I0(i[1]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n475_s2.INIT=8'h20;
  LUT3 n476_s2 (
    .F(n476_7),
    .I0(i[0]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n476_s2.INIT=8'h20;
  LUT4 n669_s2 (
    .F(n669_7),
    .I0(n670_6),
    .I1(process[1]),
    .I2(process[0]),
    .I3(n617_90) 
);
defparam n669_s2.INIT=16'h2000;
  LUT4 n670_s3 (
    .F(n670_8),
    .I0(n619_90),
    .I1(process[1]),
    .I2(process[0]),
    .I3(n670_6) 
);
defparam n670_s3.INIT=16'h0020;
  LUT3 n624_s2 (
    .F(n624_7),
    .I0(i_minus_i_pivot[21]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n624_s2.INIT=8'h20;
  LUT3 n625_s2 (
    .F(n625_7),
    .I0(i_minus_i_pivot[20]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n625_s2.INIT=8'h20;
  LUT3 n626_s2 (
    .F(n626_7),
    .I0(i_minus_i_pivot[19]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n626_s2.INIT=8'h20;
  LUT3 n627_s2 (
    .F(n627_7),
    .I0(i_minus_i_pivot[18]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n627_s2.INIT=8'h20;
  LUT3 n628_s2 (
    .F(n628_7),
    .I0(i_minus_i_pivot[17]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n628_s2.INIT=8'h20;
  LUT3 n629_s2 (
    .F(n629_7),
    .I0(i_minus_i_pivot[16]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n629_s2.INIT=8'h20;
  LUT3 n630_s2 (
    .F(n630_7),
    .I0(i_minus_i_pivot[15]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n630_s2.INIT=8'h20;
  LUT3 n631_s2 (
    .F(n631_7),
    .I0(i_minus_i_pivot[14]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n631_s2.INIT=8'h20;
  LUT3 n632_s2 (
    .F(n632_7),
    .I0(i_minus_i_pivot[13]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n632_s2.INIT=8'h20;
  LUT3 n633_s2 (
    .F(n633_7),
    .I0(i_minus_i_pivot[12]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n633_s2.INIT=8'h20;
  LUT3 n634_s2 (
    .F(n634_7),
    .I0(i_minus_i_pivot[11]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n634_s2.INIT=8'h20;
  LUT3 n635_s2 (
    .F(n635_7),
    .I0(i_minus_i_pivot[10]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n635_s2.INIT=8'h20;
  LUT3 n636_s2 (
    .F(n636_7),
    .I0(i_minus_i_pivot[9]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n636_s2.INIT=8'h20;
  LUT3 n637_s2 (
    .F(n637_7),
    .I0(i_minus_i_pivot[8]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n637_s2.INIT=8'h20;
  LUT3 n638_s2 (
    .F(n638_7),
    .I0(i_minus_i_pivot[7]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n638_s2.INIT=8'h20;
  LUT3 n639_s2 (
    .F(n639_7),
    .I0(i_minus_i_pivot[6]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n639_s2.INIT=8'h20;
  LUT3 n640_s2 (
    .F(n640_7),
    .I0(i_minus_i_pivot[5]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n640_s2.INIT=8'h20;
  LUT3 n641_s2 (
    .F(n641_7),
    .I0(i_minus_i_pivot[4]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n641_s2.INIT=8'h20;
  LUT3 n642_s2 (
    .F(n642_7),
    .I0(i_minus_i_pivot[3]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n642_s2.INIT=8'h20;
  LUT3 n643_s2 (
    .F(n643_7),
    .I0(i_minus_i_pivot[2]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n643_s2.INIT=8'h20;
  LUT3 n644_s2 (
    .F(n644_7),
    .I0(i_minus_i_pivot[1]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n644_s2.INIT=8'h20;
  LUT3 n645_s2 (
    .F(n645_7),
    .I0(i_minus_i_pivot[0]),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n645_s2.INIT=8'h20;
  LUT3 n646_s2 (
    .F(n646_7),
    .I0(n592_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n646_s2.INIT=8'h20;
  LUT3 n647_s2 (
    .F(n647_7),
    .I0(n593_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n647_s2.INIT=8'h20;
  LUT3 n648_s2 (
    .F(n648_7),
    .I0(n594_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n648_s2.INIT=8'h20;
  LUT3 n649_s2 (
    .F(n649_7),
    .I0(n595_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n649_s2.INIT=8'h20;
  LUT3 n650_s2 (
    .F(n650_7),
    .I0(n596_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n650_s2.INIT=8'h20;
  LUT3 n651_s2 (
    .F(n651_7),
    .I0(n597_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n651_s2.INIT=8'h20;
  LUT3 n652_s2 (
    .F(n652_7),
    .I0(n598_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n652_s2.INIT=8'h20;
  LUT3 n653_s2 (
    .F(n653_7),
    .I0(n599_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n653_s2.INIT=8'h20;
  LUT3 n654_s2 (
    .F(n654_7),
    .I0(n600_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n654_s2.INIT=8'h20;
  LUT3 n655_s2 (
    .F(n655_7),
    .I0(n601_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n655_s2.INIT=8'h20;
  LUT3 n656_s2 (
    .F(n656_7),
    .I0(n602_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n656_s2.INIT=8'h20;
  LUT3 n657_s2 (
    .F(n657_7),
    .I0(n603_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n657_s2.INIT=8'h20;
  LUT3 n658_s2 (
    .F(n658_7),
    .I0(n604_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n658_s2.INIT=8'h20;
  LUT3 n659_s2 (
    .F(n659_7),
    .I0(n605_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n659_s2.INIT=8'h20;
  LUT3 n660_s2 (
    .F(n660_7),
    .I0(n606_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n660_s2.INIT=8'h20;
  LUT3 n661_s2 (
    .F(n661_7),
    .I0(n607_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n661_s2.INIT=8'h20;
  LUT3 n662_s2 (
    .F(n662_7),
    .I0(n608_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n662_s2.INIT=8'h20;
  LUT3 n663_s2 (
    .F(n663_7),
    .I0(n609_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n663_s2.INIT=8'h20;
  LUT3 n664_s2 (
    .F(n664_7),
    .I0(n610_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n664_s2.INIT=8'h20;
  LUT3 n665_s2 (
    .F(n665_7),
    .I0(n611_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n665_s2.INIT=8'h20;
  LUT3 n666_s2 (
    .F(n666_7),
    .I0(n612_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n666_s2.INIT=8'h20;
  LUT3 n667_s2 (
    .F(n667_7),
    .I0(n613_2),
    .I1(process[1]),
    .I2(process[0]) 
);
defparam n667_s2.INIT=8'h20;
  LUT4 n1155_s7 (
    .F(n1155_12),
    .I0(buttons_pressed[0]),
    .I1(buttonA_debounced),
    .I2(process[1]),
    .I3(process[0]) 
);
defparam n1155_s7.INIT=16'h0600;
  LUT3 bypass_s4 (
    .F(bypass_9),
    .I0(process[1]),
    .I1(process[0]),
    .I2(process_2_15) 
);
defparam bypass_s4.INIT=8'hB0;
  LUT3 process_2_s8 (
    .F(process_2_15),
    .I0(qpi_on_Z),
    .I1(process[0]),
    .I2(process[1]) 
);
defparam process_2_s8.INIT=8'h8A;
  LUT4 n1308_s16 (
    .F(n1308_23),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I2(n388_3),
    .I3(n1310_16) 
);
defparam n1308_s16.INIT=16'h6900;
  LUT4 burst_mode_s5 (
    .F(burst_mode_10),
    .I0(begin_acq_12),
    .I1(process[1]),
    .I2(process[0]),
    .I3(process_2_15) 
);
defparam burst_mode_s5.INIT=16'h4500;
  LUT3 n1301_s11 (
    .F(n1301_17),
    .I0(begin_PP_9),
    .I1(process[0]),
    .I2(n1357_16) 
);
defparam n1301_s11.INIT=8'hEA;
  LUT4 com_start_s9 (
    .F(com_start_16),
    .I0(prev_ended),
    .I1(ended),
    .I2(com_start),
    .I3(BRAM_empty_Z) 
);
defparam com_start_s9.INIT=16'hBFB0;
  LUT4 n2498_s1 (
    .F(n2498_5),
    .I0(delay_rd),
    .I1(process[1]),
    .I2(qpi_on_Z),
    .I3(process[0]) 
);
defparam n2498_s1.INIT=16'h8000;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n312_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n781_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n782_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n783_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n784_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n785_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n786_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n787_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n788_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n789_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n790_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n791_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n792_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n793_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n794_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n795_10),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n796_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n797_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n798_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n799_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n822_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n823_7),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n1149_12),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n803_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n804_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n805_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n806_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n807_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n808_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n809_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n810_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n811_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n812_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n813_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n814_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n815_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n816_9),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n817_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n818_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE address_acq_6_s0 (
    .Q(address_acq[6]),
    .D(n819_5),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_6_s0.INIT=1'b0;
  DFFE address_acq_5_s0 (
    .Q(address_acq[5]),
    .D(n820_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_5_s0.INIT=1'b0;
  DFFE address_acq_4_s0 (
    .Q(address_acq[4]),
    .D(n821_8),
    .CLK(clk_PSRAM),
    .CE(i_21_12) 
);
defparam address_acq_4_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n352_7),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_10) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n1155_12),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n455_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n456_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n457_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n458_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n459_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n460_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n461_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n462_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n463_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n464_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n465_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n466_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n467_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n468_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n469_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n470_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n471_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n472_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n473_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n474_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n475_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n476_7),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1054_185),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_10) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n671_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n668_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n669_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n670_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n624_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n625_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n626_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n627_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n628_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n629_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n630_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n631_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n632_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n633_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n634_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n635_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n636_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n637_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n638_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n639_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n640_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n641_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n642_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n643_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n644_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n645_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n646_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n647_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n648_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n649_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n650_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n651_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n652_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n653_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n654_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n655_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n656_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n657_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n658_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n659_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n660_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n661_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n662_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n663_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n664_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n665_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n666_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n667_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_10) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1299_12),
    .CLK(clk_PSRAM),
    .CE(bypass_9) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1301_17),
    .CLK(clk_PSRAM),
    .CE(process_2_15) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1302_21),
    .CLK(clk_PSRAM),
    .CE(process_2_15) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1052_12),
    .CLK(clk_PSRAM),
    .CE(burst_mode_10) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE begin_acq_s0 (
    .Q(begin_acq),
    .D(n1302_19),
    .CLK(clk_PSRAM),
    .CE(begin_acq_16) 
);
defparam begin_acq_s0.INIT=1'b0;
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1308_15),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1310_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1312_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1314_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1316_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1318_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1320_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1322_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1324_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1326_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1328_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1330_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1332_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1334_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1336_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1338_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1340_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1342_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1344_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1346_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1348_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1350_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1353_23),
    .CLK(clk_PSRAM),
    .CE(com_start_7) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE end_PP_s0 (
    .Q(end_PP),
    .D(n1355_12),
    .CLK(clk_PSRAM),
    .CE(end_PP_8) 
);
  DFFE begin_PP_s0 (
    .Q(begin_PP),
    .D(n1357_13),
    .CLK(clk_PSRAM),
    .CE(begin_PP_8) 
);
defparam begin_PP_s0.INIT=1'b0;
  DFFE wait_uart_s0 (
    .Q(wait_uart),
    .D(n1359_16),
    .CLK(clk_PSRAM),
    .CE(wait_uart_7) 
);
  DFFE send_uart_s0 (
    .Q(send_uart),
    .D(delay_rd),
    .CLK(clk_PSRAM),
    .CE(n2429_6) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFE BRAM_wr_s0 (
    .Q(BRAM_wr),
    .D(n846_4),
    .CLK(clk_PSRAM),
    .CE(n2429_6) 
);
  DFFRE BRAM_rd_s0 (
    .Q(BRAM_rd),
    .D(n1015_8),
    .CLK(clk_PSRAM),
    .CE(n2429_6),
    .RESET(n1015_5) 
);
  DFFRE delay_rd_s0 (
    .Q(delay_rd),
    .D(BRAM_rd),
    .CLK(clk_PSRAM),
    .CE(n2429_6),
    .RESET(n1015_5) 
);
  DFFE delay_wr_s0 (
    .Q(delay_wr),
    .D(BRAM_wr),
    .CLK(clk_PSRAM),
    .CE(n2429_6) 
);
  DFFE data_in_59_s0 (
    .Q(data_in[59]),
    .D(data_out_1_Z[15]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_58_s0 (
    .Q(data_in[58]),
    .D(data_out_1_Z[14]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_57_s0 (
    .Q(data_in[57]),
    .D(data_out_1_Z[13]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_56_s0 (
    .Q(data_in[56]),
    .D(data_out_1_Z[12]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_55_s0 (
    .Q(data_in[55]),
    .D(data_out_2_Z[15]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_54_s0 (
    .Q(data_in[54]),
    .D(data_out_2_Z[14]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_53_s0 (
    .Q(data_in[53]),
    .D(data_out_2_Z[13]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_52_s0 (
    .Q(data_in[52]),
    .D(data_out_2_Z[12]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_51_s0 (
    .Q(data_in[51]),
    .D(data_out_3_Z[15]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_50_s0 (
    .Q(data_in[50]),
    .D(data_out_3_Z[14]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_49_s0 (
    .Q(data_in[49]),
    .D(data_out_3_Z[13]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_48_s0 (
    .Q(data_in[48]),
    .D(data_out_3_Z[12]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_43_s0 (
    .Q(data_in[43]),
    .D(data_out_1_Z[11]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_42_s0 (
    .Q(data_in[42]),
    .D(data_out_1_Z[10]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_41_s0 (
    .Q(data_in[41]),
    .D(data_out_1_Z[9]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_40_s0 (
    .Q(data_in[40]),
    .D(data_out_1_Z[8]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_39_s0 (
    .Q(data_in[39]),
    .D(data_out_2_Z[11]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_38_s0 (
    .Q(data_in[38]),
    .D(data_out_2_Z[10]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_37_s0 (
    .Q(data_in[37]),
    .D(data_out_2_Z[9]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_36_s0 (
    .Q(data_in[36]),
    .D(data_out_2_Z[8]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_35_s0 (
    .Q(data_in[35]),
    .D(data_out_3_Z[11]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_34_s0 (
    .Q(data_in[34]),
    .D(data_out_3_Z[10]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_33_s0 (
    .Q(data_in[33]),
    .D(data_out_3_Z[9]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_32_s0 (
    .Q(data_in[32]),
    .D(data_out_3_Z[8]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_27_s0 (
    .Q(data_in[27]),
    .D(data_out_1_Z[7]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_26_s0 (
    .Q(data_in[26]),
    .D(data_out_1_Z[6]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_25_s0 (
    .Q(data_in[25]),
    .D(data_out_1_Z[5]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_24_s0 (
    .Q(data_in[24]),
    .D(data_out_1_Z[4]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_23_s0 (
    .Q(data_in[23]),
    .D(data_out_2_Z[7]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_22_s0 (
    .Q(data_in[22]),
    .D(data_out_2_Z[6]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_21_s0 (
    .Q(data_in[21]),
    .D(data_out_2_Z[5]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_20_s0 (
    .Q(data_in[20]),
    .D(data_out_2_Z[4]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_19_s0 (
    .Q(data_in[19]),
    .D(data_out_3_Z[7]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_18_s0 (
    .Q(data_in[18]),
    .D(data_out_3_Z[6]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_17_s0 (
    .Q(data_in[17]),
    .D(data_out_3_Z[5]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_16_s0 (
    .Q(data_in[16]),
    .D(data_out_3_Z[4]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_11_s0 (
    .Q(data_in[11]),
    .D(data_out_1_Z[3]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_10_s0 (
    .Q(data_in[10]),
    .D(data_out_1_Z[2]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_9_s0 (
    .Q(data_in[9]),
    .D(data_out_1_Z[1]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_8_s0 (
    .Q(data_in[8]),
    .D(data_out_1_Z[0]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_7_s0 (
    .Q(data_in[7]),
    .D(data_out_2_Z[3]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_6_s0 (
    .Q(data_in[6]),
    .D(data_out_2_Z[2]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_5_s0 (
    .Q(data_in[5]),
    .D(data_out_2_Z[1]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_4_s0 (
    .Q(data_in[4]),
    .D(data_out_2_Z[0]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_3_s0 (
    .Q(data_in[3]),
    .D(data_out_3_Z[3]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_2_s0 (
    .Q(data_in[2]),
    .D(data_out_3_Z[2]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_1_s0 (
    .Q(data_in[1]),
    .D(data_out_3_Z[1]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE data_in_0_s0 (
    .Q(data_in[0]),
    .D(data_out_3_Z[0]),
    .CLK(clk_PSRAM),
    .CE(n2434_3) 
);
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(data_uart_Z[15]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(data_uart_Z[14]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(data_uart_Z[13]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(data_uart_Z[12]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(data_uart_Z[11]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(data_uart_Z[10]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(data_uart_Z[9]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(data_uart_Z[8]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(data_uart_Z[7]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(data_uart_Z[6]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(data_uart_Z[5]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(data_uart_Z[4]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(data_uart_Z[3]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(data_uart_Z[2]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(data_uart_Z[1]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(data_uart_Z[0]),
    .CLK(clk_PSRAM),
    .CE(n2498_5) 
);
defparam read_0_s0.INIT=1'b0;
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n310_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1061_13),
    .CLK(clk_PSRAM),
    .CE(process_2_15),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1060_17),
    .CLK(clk_PSRAM),
    .CE(process_2_15),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1059_13),
    .CLK(clk_PSRAM),
    .CE(process_2_15),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n1057_70),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE read_write_0_s1 (
    .Q(read_write[0]),
    .D(n1054_185),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam read_write_0_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n321_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n322_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n323_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n324_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n325_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n326_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n327_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n328_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n329_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n330_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n331_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n332_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n333_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n334_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n335_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n336_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n337_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n338_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n339_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n340_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n341_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n342_11),
    .CLK(clk_PSRAM),
    .CE(process[0]) 
);
defparam address_1_s1.INIT=1'b0;
  DFFR next_step_s1 (
    .Q(next_step),
    .D(ended),
    .CLK(clk_PSRAM),
    .RESET(prev_ended) 
);
  ALU n616_s44 (
    .SUM(n616_45_SUM),
    .COUT(n616_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n616_s44.ALU_MODE=1;
  ALU n616_s45 (
    .SUM(n616_46_SUM),
    .COUT(n616_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n616_48) 
);
defparam n616_s45.ALU_MODE=1;
  ALU n616_s46 (
    .SUM(n616_47_SUM),
    .COUT(n616_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n616_50) 
);
defparam n616_s46.ALU_MODE=1;
  ALU n616_s47 (
    .SUM(n616_48_SUM),
    .COUT(n616_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n616_52) 
);
defparam n616_s47.ALU_MODE=1;
  ALU n616_s48 (
    .SUM(n616_49_SUM),
    .COUT(n616_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n616_54) 
);
defparam n616_s48.ALU_MODE=1;
  ALU n616_s49 (
    .SUM(n616_50_SUM),
    .COUT(n616_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n616_56) 
);
defparam n616_s49.ALU_MODE=1;
  ALU n616_s50 (
    .SUM(n616_51_SUM),
    .COUT(n616_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n616_58) 
);
defparam n616_s50.ALU_MODE=1;
  ALU n616_s51 (
    .SUM(n616_52_SUM),
    .COUT(n616_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n616_60) 
);
defparam n616_s51.ALU_MODE=1;
  ALU n616_s52 (
    .SUM(n616_53_SUM),
    .COUT(n616_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n616_62) 
);
defparam n616_s52.ALU_MODE=1;
  ALU n616_s53 (
    .SUM(n616_54_SUM),
    .COUT(n616_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n616_64) 
);
defparam n616_s53.ALU_MODE=1;
  ALU n616_s54 (
    .SUM(n616_55_SUM),
    .COUT(n616_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n616_66) 
);
defparam n616_s54.ALU_MODE=1;
  ALU n616_s55 (
    .SUM(n616_56_SUM),
    .COUT(n616_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n616_68) 
);
defparam n616_s55.ALU_MODE=1;
  ALU n616_s56 (
    .SUM(n616_57_SUM),
    .COUT(n616_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n616_70) 
);
defparam n616_s56.ALU_MODE=1;
  ALU n616_s57 (
    .SUM(n616_58_SUM),
    .COUT(n616_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n616_72) 
);
defparam n616_s57.ALU_MODE=1;
  ALU n616_s58 (
    .SUM(n616_59_SUM),
    .COUT(n616_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n616_74) 
);
defparam n616_s58.ALU_MODE=1;
  ALU n616_s59 (
    .SUM(n616_60_SUM),
    .COUT(n616_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n616_76) 
);
defparam n616_s59.ALU_MODE=1;
  ALU n616_s60 (
    .SUM(n616_61_SUM),
    .COUT(n616_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n616_78) 
);
defparam n616_s60.ALU_MODE=1;
  ALU n616_s61 (
    .SUM(n616_62_SUM),
    .COUT(n616_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n616_80) 
);
defparam n616_s61.ALU_MODE=1;
  ALU n616_s62 (
    .SUM(n616_63_SUM),
    .COUT(n616_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n616_82) 
);
defparam n616_s62.ALU_MODE=1;
  ALU n616_s63 (
    .SUM(n616_64_SUM),
    .COUT(n616_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n616_84) 
);
defparam n616_s63.ALU_MODE=1;
  ALU n616_s64 (
    .SUM(n616_65_SUM),
    .COUT(n616_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n616_86) 
);
defparam n616_s64.ALU_MODE=1;
  ALU n617_s44 (
    .SUM(n617_45_SUM),
    .COUT(n617_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n617_s44.ALU_MODE=1;
  ALU n617_s45 (
    .SUM(n617_46_SUM),
    .COUT(n617_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n617_48) 
);
defparam n617_s45.ALU_MODE=1;
  ALU n617_s46 (
    .SUM(n617_47_SUM),
    .COUT(n617_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n617_50) 
);
defparam n617_s46.ALU_MODE=1;
  ALU n617_s47 (
    .SUM(n617_48_SUM),
    .COUT(n617_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n617_52) 
);
defparam n617_s47.ALU_MODE=1;
  ALU n617_s48 (
    .SUM(n617_49_SUM),
    .COUT(n617_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n617_54) 
);
defparam n617_s48.ALU_MODE=1;
  ALU n617_s49 (
    .SUM(n617_50_SUM),
    .COUT(n617_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n617_56) 
);
defparam n617_s49.ALU_MODE=1;
  ALU n617_s50 (
    .SUM(n617_51_SUM),
    .COUT(n617_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n617_58) 
);
defparam n617_s50.ALU_MODE=1;
  ALU n617_s51 (
    .SUM(n617_52_SUM),
    .COUT(n617_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n617_60) 
);
defparam n617_s51.ALU_MODE=1;
  ALU n617_s52 (
    .SUM(n617_53_SUM),
    .COUT(n617_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n617_62) 
);
defparam n617_s52.ALU_MODE=1;
  ALU n617_s53 (
    .SUM(n617_54_SUM),
    .COUT(n617_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n617_64) 
);
defparam n617_s53.ALU_MODE=1;
  ALU n617_s54 (
    .SUM(n617_55_SUM),
    .COUT(n617_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n617_66) 
);
defparam n617_s54.ALU_MODE=1;
  ALU n617_s55 (
    .SUM(n617_56_SUM),
    .COUT(n617_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n617_68) 
);
defparam n617_s55.ALU_MODE=1;
  ALU n617_s56 (
    .SUM(n617_57_SUM),
    .COUT(n617_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n617_70) 
);
defparam n617_s56.ALU_MODE=1;
  ALU n617_s57 (
    .SUM(n617_58_SUM),
    .COUT(n617_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n617_72) 
);
defparam n617_s57.ALU_MODE=1;
  ALU n617_s58 (
    .SUM(n617_59_SUM),
    .COUT(n617_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n617_74) 
);
defparam n617_s58.ALU_MODE=1;
  ALU n617_s59 (
    .SUM(n617_60_SUM),
    .COUT(n617_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n617_76) 
);
defparam n617_s59.ALU_MODE=1;
  ALU n617_s60 (
    .SUM(n617_61_SUM),
    .COUT(n617_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n617_78) 
);
defparam n617_s60.ALU_MODE=1;
  ALU n617_s61 (
    .SUM(n617_62_SUM),
    .COUT(n617_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n617_80) 
);
defparam n617_s61.ALU_MODE=1;
  ALU n617_s62 (
    .SUM(n617_63_SUM),
    .COUT(n617_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n617_82) 
);
defparam n617_s62.ALU_MODE=1;
  ALU n617_s63 (
    .SUM(n617_64_SUM),
    .COUT(n617_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n617_84) 
);
defparam n617_s63.ALU_MODE=1;
  ALU n617_s64 (
    .SUM(n617_65_SUM),
    .COUT(n617_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n617_86) 
);
defparam n617_s64.ALU_MODE=1;
  ALU n617_s65 (
    .SUM(n617_66_SUM),
    .COUT(n617_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n617_88) 
);
defparam n617_s65.ALU_MODE=1;
  ALU n619_s44 (
    .SUM(n619_45_SUM),
    .COUT(n619_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n619_s44.ALU_MODE=1;
  ALU n619_s45 (
    .SUM(n619_46_SUM),
    .COUT(n619_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n619_48) 
);
defparam n619_s45.ALU_MODE=1;
  ALU n619_s46 (
    .SUM(n619_47_SUM),
    .COUT(n619_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n619_50) 
);
defparam n619_s46.ALU_MODE=1;
  ALU n619_s47 (
    .SUM(n619_48_SUM),
    .COUT(n619_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n619_52) 
);
defparam n619_s47.ALU_MODE=1;
  ALU n619_s48 (
    .SUM(n619_49_SUM),
    .COUT(n619_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n619_54) 
);
defparam n619_s48.ALU_MODE=1;
  ALU n619_s49 (
    .SUM(n619_50_SUM),
    .COUT(n619_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n619_56) 
);
defparam n619_s49.ALU_MODE=1;
  ALU n619_s50 (
    .SUM(n619_51_SUM),
    .COUT(n619_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n619_58) 
);
defparam n619_s50.ALU_MODE=1;
  ALU n619_s51 (
    .SUM(n619_52_SUM),
    .COUT(n619_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n619_60) 
);
defparam n619_s51.ALU_MODE=1;
  ALU n619_s52 (
    .SUM(n619_53_SUM),
    .COUT(n619_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n619_62) 
);
defparam n619_s52.ALU_MODE=1;
  ALU n619_s53 (
    .SUM(n619_54_SUM),
    .COUT(n619_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n619_64) 
);
defparam n619_s53.ALU_MODE=1;
  ALU n619_s54 (
    .SUM(n619_55_SUM),
    .COUT(n619_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n619_66) 
);
defparam n619_s54.ALU_MODE=1;
  ALU n619_s55 (
    .SUM(n619_56_SUM),
    .COUT(n619_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n619_68) 
);
defparam n619_s55.ALU_MODE=1;
  ALU n619_s56 (
    .SUM(n619_57_SUM),
    .COUT(n619_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n619_70) 
);
defparam n619_s56.ALU_MODE=1;
  ALU n619_s57 (
    .SUM(n619_58_SUM),
    .COUT(n619_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n619_72) 
);
defparam n619_s57.ALU_MODE=1;
  ALU n619_s58 (
    .SUM(n619_59_SUM),
    .COUT(n619_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n619_74) 
);
defparam n619_s58.ALU_MODE=1;
  ALU n619_s59 (
    .SUM(n619_60_SUM),
    .COUT(n619_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n619_76) 
);
defparam n619_s59.ALU_MODE=1;
  ALU n619_s60 (
    .SUM(n619_61_SUM),
    .COUT(n619_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n619_78) 
);
defparam n619_s60.ALU_MODE=1;
  ALU n619_s61 (
    .SUM(n619_62_SUM),
    .COUT(n619_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n619_80) 
);
defparam n619_s61.ALU_MODE=1;
  ALU n619_s62 (
    .SUM(n619_63_SUM),
    .COUT(n619_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n619_82) 
);
defparam n619_s62.ALU_MODE=1;
  ALU n619_s63 (
    .SUM(n619_64_SUM),
    .COUT(n619_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n619_84) 
);
defparam n619_s63.ALU_MODE=1;
  ALU n619_s64 (
    .SUM(n619_65_SUM),
    .COUT(n619_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n619_86) 
);
defparam n619_s64.ALU_MODE=1;
  ALU n619_s65 (
    .SUM(n619_66_SUM),
    .COUT(n619_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n619_88) 
);
defparam n619_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU i_minus_i_pivot_21_s (
    .SUM(i_minus_i_pivot[21]),
    .COUT(i_minus_i_pivot_21_0_COUT),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I3(GND),
    .CIN(i_minus_i_pivot_20_3) 
);
defparam i_minus_i_pivot_21_s.ALU_MODE=1;
  ALU n408_s (
    .SUM(n408_2),
    .COUT(n408_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n408_s.ALU_MODE=1;
  ALU n407_s (
    .SUM(n407_2),
    .COUT(n407_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n408_3) 
);
defparam n407_s.ALU_MODE=1;
  ALU n406_s (
    .SUM(n406_2),
    .COUT(n406_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n407_3) 
);
defparam n406_s.ALU_MODE=1;
  ALU n405_s (
    .SUM(n405_2),
    .COUT(n405_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n406_3) 
);
defparam n405_s.ALU_MODE=1;
  ALU n404_s (
    .SUM(n404_2),
    .COUT(n404_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n405_3) 
);
defparam n404_s.ALU_MODE=1;
  ALU n403_s (
    .SUM(n403_2),
    .COUT(n403_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n404_3) 
);
defparam n403_s.ALU_MODE=1;
  ALU n402_s (
    .SUM(n402_2),
    .COUT(n402_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n403_3) 
);
defparam n402_s.ALU_MODE=1;
  ALU n401_s (
    .SUM(n401_2),
    .COUT(n401_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n402_3) 
);
defparam n401_s.ALU_MODE=1;
  ALU n400_s (
    .SUM(n400_2),
    .COUT(n400_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n401_3) 
);
defparam n400_s.ALU_MODE=1;
  ALU n399_s (
    .SUM(n399_2),
    .COUT(n399_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n400_3) 
);
defparam n399_s.ALU_MODE=1;
  ALU n398_s (
    .SUM(n398_2),
    .COUT(n398_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n399_3) 
);
defparam n398_s.ALU_MODE=1;
  ALU n397_s (
    .SUM(n397_2),
    .COUT(n397_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n398_3) 
);
defparam n397_s.ALU_MODE=1;
  ALU n396_s (
    .SUM(n396_2),
    .COUT(n396_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n397_3) 
);
defparam n396_s.ALU_MODE=1;
  ALU n395_s (
    .SUM(n395_2),
    .COUT(n395_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n396_3) 
);
defparam n395_s.ALU_MODE=1;
  ALU n394_s (
    .SUM(n394_2),
    .COUT(n394_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n395_3) 
);
defparam n394_s.ALU_MODE=1;
  ALU n393_s (
    .SUM(n393_2),
    .COUT(n393_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n394_3) 
);
defparam n393_s.ALU_MODE=1;
  ALU n392_s (
    .SUM(n392_2),
    .COUT(n392_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n393_3) 
);
defparam n392_s.ALU_MODE=1;
  ALU n391_s (
    .SUM(n391_2),
    .COUT(n391_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n392_3) 
);
defparam n391_s.ALU_MODE=1;
  ALU n390_s (
    .SUM(n390_2),
    .COUT(n390_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n391_3) 
);
defparam n390_s.ALU_MODE=1;
  ALU n389_s (
    .SUM(n389_2),
    .COUT(n389_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n390_3) 
);
defparam n389_s.ALU_MODE=1;
  ALU n388_s (
    .SUM(n388_2),
    .COUT(n388_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n389_3) 
);
defparam n388_s.ALU_MODE=1;
  ALU n613_s (
    .SUM(n613_2),
    .COUT(n613_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n613_s.ALU_MODE=0;
  ALU n612_s (
    .SUM(n612_2),
    .COUT(n612_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n613_3) 
);
defparam n612_s.ALU_MODE=0;
  ALU n611_s (
    .SUM(n611_2),
    .COUT(n611_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n612_3) 
);
defparam n611_s.ALU_MODE=0;
  ALU n610_s (
    .SUM(n610_2),
    .COUT(n610_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n611_3) 
);
defparam n610_s.ALU_MODE=0;
  ALU n609_s (
    .SUM(n609_2),
    .COUT(n609_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n610_3) 
);
defparam n609_s.ALU_MODE=0;
  ALU n608_s (
    .SUM(n608_2),
    .COUT(n608_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n609_3) 
);
defparam n608_s.ALU_MODE=0;
  ALU n607_s (
    .SUM(n607_2),
    .COUT(n607_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n608_3) 
);
defparam n607_s.ALU_MODE=0;
  ALU n606_s (
    .SUM(n606_2),
    .COUT(n606_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n606_s.ALU_MODE=0;
  ALU n605_s (
    .SUM(n605_2),
    .COUT(n605_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n605_s.ALU_MODE=0;
  ALU n604_s (
    .SUM(n604_2),
    .COUT(n604_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n604_s.ALU_MODE=0;
  ALU n603_s (
    .SUM(n603_2),
    .COUT(n603_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n603_s.ALU_MODE=0;
  ALU n602_s (
    .SUM(n602_2),
    .COUT(n602_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n603_3) 
);
defparam n602_s.ALU_MODE=0;
  ALU n601_s (
    .SUM(n601_2),
    .COUT(n601_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n602_3) 
);
defparam n601_s.ALU_MODE=0;
  ALU n600_s (
    .SUM(n600_2),
    .COUT(n600_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n601_3) 
);
defparam n600_s.ALU_MODE=0;
  ALU n599_s (
    .SUM(n599_2),
    .COUT(n599_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n600_3) 
);
defparam n599_s.ALU_MODE=0;
  ALU n598_s (
    .SUM(n598_2),
    .COUT(n598_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n599_3) 
);
defparam n598_s.ALU_MODE=0;
  ALU n597_s (
    .SUM(n597_2),
    .COUT(n597_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n598_3) 
);
defparam n597_s.ALU_MODE=0;
  ALU n596_s (
    .SUM(n596_2),
    .COUT(n596_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n597_3) 
);
defparam n596_s.ALU_MODE=0;
  ALU n595_s (
    .SUM(n595_2),
    .COUT(n595_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n596_3) 
);
defparam n595_s.ALU_MODE=0;
  ALU n594_s (
    .SUM(n594_2),
    .COUT(n594_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n595_3) 
);
defparam n594_s.ALU_MODE=0;
  ALU n593_s (
    .SUM(n593_2),
    .COUT(n593_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n594_3) 
);
defparam n593_s.ALU_MODE=0;
  ALU n592_s (
    .SUM(n592_2),
    .COUT(n592_0_COUT),
    .I0(samples_after_Z[21]),
    .I1(i_pivot[21]),
    .I3(GND),
    .CIN(n593_3) 
);
defparam n592_s.ALU_MODE=0;
  INV n312_s2 (
    .O(n312_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV n1015_s4 (
    .O(n1015_8),
    .I(wait_uart) 
);
  INV n310_s2 (
    .O(n310_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll9 clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .stop_acquisition(stop_acquisition),
    .BRAM_empty_Z(BRAM_empty_Z),
    .address(address[22:1]),
    .mem_sio_1_in(mem_sio_1_in[3:0]),
    .mem_sio_2_in(mem_sio_2_in[3:0]),
    .mem_sio_3_in(mem_sio_3_in[3:0]),
    .read_write(read_write[1:0]),
    .data_in_1(data_in_1[15:0]),
    .data_in_2(data_in_2[15:0]),
    .data_in_3(data_in_3[15:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .acq_rd_Z(acq_rd_Z),
    .next_write_Z(next_write_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .mem_sio_1_0_5(mem_sio_1_0_5),
    .n88_6(n88_6),
    .n87_6(n87_6),
    .n86_6(n86_6),
    .n58_6(n58_6),
    .n57_6(n57_6),
    .n56_6(n56_6),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .n29_8(n29_8),
    .n59_8(n59_8),
    .n89_8(n89_8),
    .data_out_1_Z(data_out_1_Z[15:0]),
    .data_out_2_Z(data_out_2_Z[15:0]),
    .data_out_3_Z(data_out_3_Z[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .trigger_Z(trigger_Z[7:0]),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  Post_Process BRAM_pp (
    .BRAM_wr(BRAM_wr),
    .clk_PSRAM(clk_PSRAM),
    .begin_PP(begin_PP),
    .BRAM_rd(BRAM_rd),
    .end_PP(end_PP),
    .data_in_0(data_in[0]),
    .data_in_1(data_in[1]),
    .data_in_2(data_in[2]),
    .data_in_3(data_in[3]),
    .data_in_4(data_in[4]),
    .data_in_5(data_in[5]),
    .data_in_6(data_in[6]),
    .data_in_7(data_in[7]),
    .data_in_8(data_in[8]),
    .data_in_9(data_in[9]),
    .data_in_10(data_in[10]),
    .data_in_11(data_in[11]),
    .data_in_16(data_in[16]),
    .data_in_17(data_in[17]),
    .data_in_18(data_in[18]),
    .data_in_19(data_in[19]),
    .data_in_20(data_in[20]),
    .data_in_21(data_in[21]),
    .data_in_22(data_in[22]),
    .data_in_23(data_in[23]),
    .data_in_24(data_in[24]),
    .data_in_25(data_in[25]),
    .data_in_26(data_in[26]),
    .data_in_27(data_in[27]),
    .data_in_32(data_in[32]),
    .data_in_33(data_in[33]),
    .data_in_34(data_in[34]),
    .data_in_35(data_in[35]),
    .data_in_36(data_in[36]),
    .data_in_37(data_in[37]),
    .data_in_38(data_in[38]),
    .data_in_39(data_in[39]),
    .data_in_40(data_in[40]),
    .data_in_41(data_in[41]),
    .data_in_42(data_in[42]),
    .data_in_43(data_in[43]),
    .data_in_48(data_in[48]),
    .data_in_49(data_in[49]),
    .data_in_50(data_in[50]),
    .data_in_51(data_in[51]),
    .data_in_52(data_in[52]),
    .data_in_53(data_in[53]),
    .data_in_54(data_in[54]),
    .data_in_55(data_in[55]),
    .data_in_56(data_in[56]),
    .data_in_57(data_in[57]),
    .data_in_58(data_in[58]),
    .data_in_59(data_in[59]),
    .bram_full_Z(bram_full_Z),
    .bram_empty_Z(bram_empty_Z),
    .ended_Z(ended_Z),
    .write_read(write_read),
    .data_uart_Z(data_uart_Z[15:0])
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .stop_acquisition(stop_acquisition),
    .adc_out_d(adc_out_d[11:0]),
    .process(process[1:0]),
    .acq_wr(acq_wr),
    .n68_6(n68_6),
    .adc_data_Z(adc_data_Z[11:0])
);
  acquisition BRAM_acq (
    .acq_rd_Z(acq_rd_Z),
    .clk_PSRAM(clk_PSRAM),
    .begin_acq(begin_acq),
    .acq_wr(acq_wr),
    .adc_data_Z(adc_data_Z[11:0]),
    .BRAM_empty_Z(BRAM_empty_Z),
    .data_in_1(data_in_1[15:0]),
    .data_in_2(data_in_2[15:0]),
    .data_in_3(data_in_3[15:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
