options debug

spice

vt toprail 0 0

.verilog

module RESISTOR(1 2);
	parameter value=1;
	resistor #(.r(value)) r(1,2);
endmodule

module VOLTAGE_SOURCE ( 1 2 )
vsource #(value) v( 1 2 )
endmodule VOLTAGE_SOURCE

geda auto_top.3a.sch default_connect=auto


spice
.options insensitive=0

* .mstat

.print dc i(V1.v)
.dc

.end
