module conv_mix(
    input wire clk,
    input wire rstn,
    input wire start,//ï¼å¯åŠ¨ä¿¡å·ï¼Œæ³¨æ„è·Ÿæ»‘çª—æ¨¡å—çš„å¯åŠ¨ä¿¡å·æ—¶é—´ä¸ä¸€æ ?
    input wire weight_en,//ï¼? æƒé‡æœ‰æ•ˆä¿¡å·
    input weight,//ï¼? ä»¥æ¯”ç‰¹æƒé‡?
    input wire signed[31:0] din,
    input state,//ï¼? çŠ¶æ?ä¿¡å?
    output reg ovalid,//ï¼? è¾“å‡ºæœ‰æ•ˆä¿¡å·
    output reg done,//ï¼? å·ç§¯è¿ç®—å®Œæˆä¿¡å·
    output signed[31:0] dout
);
reg start_window;
wire [159:0] taps;
wire signed [31:0] conv_dout;
reg [7:0] cnt;//! ç”¨äºè®¡æ•°ï¼Œå·¥ä½œæ—¶é’Ÿï¼Œæ§åˆ¶æ»‘çª—æ¨¡å—å¯åŠ¨æ—¶é—´
wire conv_ovalid;
wire conv_done;
window window_inst(
    .clk(clk),
    .start(start_window),
    .din(din),
    .state(state),
    .taps(taps)
);
conv conv_inst(
    .clk(clk),
    .rstn(rstn),
    .start(start),
    .weight_en(weight_en),
    .weight(weight),
    .taps(taps),
    .state(state),
    .dout(conv_dout),
    .ovalid(conv_ovalid),
    .done(conv_done)
);

//----------------------------æ§åˆ¶æ»‘çª—æ¨¡å—å¯åŠ¨æ—¶é—´----------------------------
//å½“stateä¸?0æ—¶ï¼Œæ»‘çª—æ¨¡å—å¯åŠ¨æ—¶é—´ç›¸æ¯”å·ç§¯æ¨¡å—æ™?10ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œå½“stateä¸?1æ—¶ï¼Œæ»‘çª—æ¨¡å—å¯åŠ¨æ—¶é—´ç›¸æ¯”å·ç§¯æ¨¡å—æ™?90ä¸ªæ—¶é’Ÿå‘¨æœ?
always @(posedge clk) begin
    if (!rstn) begin
        cnt <= 8'd0;
        start_window <= 1'b0;
    end else begin
        if (state == 1'b0) begin
            if (cnt < 8'd9&&start) begin
                cnt <= cnt + 1;
                start_window <= 1'b0;
            end else begin
                cnt <= cnt;
                start_window <= start;
            end
        end else begin
            if (cnt < 8'd89&&start) begin
                cnt <= cnt + 1;
                start_window <= 1'b0;
            end else begin
                cnt <= cnt;
                start_window <= start;
            end
        end
    end
end

reg signed[31:0] relu_dout;
always @(posedge clk or negedge rstn) begin
    if(!rstn) begin
        ovalid <= 1'b0;
        done <= 1'b0;
        relu_dout <= 32'b0;
    end
    else begin
        done <= conv_done;
        if(conv_ovalid) begin
            ovalid <= 1'b1;
            if(conv_dout[31]) begin
                relu_dout <= 32'b0;
            end else begin
                relu_dout <= conv_dout;
            end
        end 
        else begin
            ovalid <= 1'b0;
            relu_dout <= 32'b0;
        end
    end
end

assign dout = relu_dout;


endmodule