<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="binarycounter4_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bin_counter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bin_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bin_counter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="univ_bin_counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="univ_bin_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="univ_bin_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="univ_bin_counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="univ_bin_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="univ_bin_counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="univ_bin_counter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="univ_bin_counter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="univ_bin_counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="univ_bin_counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="univ_bin_counter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="univ_bin_counter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="univ_bin_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="univ_bin_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="univ_bin_counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="univ_bin_counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="univ_bin_counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="univ_bin_counter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="univ_bin_counter.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="univ_bin_counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="univ_bin_counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="univ_bin_counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="univ_bin_counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="univ_bin_counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="univ_bin_counter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="univ_bin_counter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="univ_bin_counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="univ_bin_counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="univ_bin_counter_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="univ_bin_counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="univ_bin_counter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="univ_bin_counter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="univ_bin_counter_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="univ_bin_counter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="univ_bin_counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1391785968" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1391785968">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785996" xil_pn:in_ck="221944863531729733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1391785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../list_ch04_10_bin_u.vhd"/>
      <outfile xil_pn:name="../list_ch04_12_bin_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1391786007" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2611500748501223483" xil_pn:start_ts="1391786007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391786007" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6975594923095416307" xil_pn:start_ts="1391786007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391786007" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8426470864491847305" xil_pn:start_ts="1391786007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391786007" xil_pn:in_ck="221944863531729733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1391786007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../list_ch04_10_bin_u.vhd"/>
      <outfile xil_pn:name="../list_ch04_12_bin_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1391786013" xil_pn:in_ck="221944863531729733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-159563220219403205" xil_pn:start_ts="1391786007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin_counter_tb_beh.prj"/>
      <outfile xil_pn:name="bin_counter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1391786013" xil_pn:in_ck="-195149003625876228" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1092068303840126562" xil_pn:start_ts="1391786013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bin_counter_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="893923769375337727" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8426470864491847305" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2483160367406041785" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785901" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4576002707454030785" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785915" xil_pn:in_ck="2195156869629673009" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8325675029854893557" xil_pn:start_ts="1391785901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="univ_bin_counter.lso"/>
      <outfile xil_pn:name="univ_bin_counter.ngc"/>
      <outfile xil_pn:name="univ_bin_counter.ngr"/>
      <outfile xil_pn:name="univ_bin_counter.prj"/>
      <outfile xil_pn:name="univ_bin_counter.stx"/>
      <outfile xil_pn:name="univ_bin_counter.syr"/>
      <outfile xil_pn:name="univ_bin_counter.xst"/>
      <outfile xil_pn:name="univ_bin_counter_vhdl.prj"/>
      <outfile xil_pn:name="univ_bin_counter_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1391785917" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1100341962361537906" xil_pn:start_ts="1391785917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391785925" xil_pn:in_ck="-3070491781590190305" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7918666795440829461" xil_pn:start_ts="1391785917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="univ_bin_counter.bld"/>
      <outfile xil_pn:name="univ_bin_counter.ngd"/>
      <outfile xil_pn:name="univ_bin_counter_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391785935" xil_pn:in_ck="-3070491781590190304" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1391785925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="univ_bin_counter.pcf"/>
      <outfile xil_pn:name="univ_bin_counter_map.map"/>
      <outfile xil_pn:name="univ_bin_counter_map.mrp"/>
      <outfile xil_pn:name="univ_bin_counter_map.ncd"/>
      <outfile xil_pn:name="univ_bin_counter_map.ngm"/>
      <outfile xil_pn:name="univ_bin_counter_map.xrpt"/>
      <outfile xil_pn:name="univ_bin_counter_summary.xml"/>
      <outfile xil_pn:name="univ_bin_counter_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391785947" xil_pn:in_ck="8149293058497369657" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1391785935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="univ_bin_counter.ncd"/>
      <outfile xil_pn:name="univ_bin_counter.pad"/>
      <outfile xil_pn:name="univ_bin_counter.par"/>
      <outfile xil_pn:name="univ_bin_counter.ptwx"/>
      <outfile xil_pn:name="univ_bin_counter.unroutes"/>
      <outfile xil_pn:name="univ_bin_counter.xpi"/>
      <outfile xil_pn:name="univ_bin_counter_pad.csv"/>
      <outfile xil_pn:name="univ_bin_counter_pad.txt"/>
      <outfile xil_pn:name="univ_bin_counter_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391785946" xil_pn:in_ck="-3070491781590190436" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1391785944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="univ_bin_counter.twr"/>
      <outfile xil_pn:name="univ_bin_counter.twx"/>
    </transform>
  </transforms>

</generated_project>
