
---------- Begin Simulation Statistics ----------
final_tick                                66127142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 929976                       # Number of bytes of host memory used
host_seconds                                  1469.13                       # Real time elapsed on the host
host_tick_rate                               45011205                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.066127                       # Number of seconds simulated
sim_ticks                                 66127142000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 158201881                       # number of cc regfile reads
system.cpu.cc_regfile_writes                139056077                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 53910324                       # Number of Instructions Simulated
system.cpu.committedInsts::total            153910324                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  104375956                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              250850631                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.322543                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.453227                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.859294                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2870533                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2355870                       # number of floating regfile writes
system.cpu.idleCycles                           39490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1183151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7182039                       # Number of branches executed
system.cpu.iew.exec_branches::1              12065854                       # Number of branches executed
system.cpu.iew.exec_branches::total          19247893                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.959594                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22408285                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  27653996                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              50062281                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4333195                       # Number of stores executed
system.cpu.iew.exec_stores::1                10486359                       # Number of stores executed
system.cpu.iew.exec_stores::total            14819554                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                55463451                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36697340                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                886                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16222166                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           294052766                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18075090                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           17167637                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       35242727                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            359493                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             259164650                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    867                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6006                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1147258                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7238                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          12664                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       550951                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         632200                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              260385548                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              136020137                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          396405685                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149526000                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  109340424                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              258866424                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.465150                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.579241                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.504299                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              121118443                       # num instructions producing a value
system.cpu.iew.wb_producers::1               78788466                       # num instructions producing a value
system.cpu.iew.wb_producers::total          199906909                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.130595                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.826744                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.957339                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149535213                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   109410625                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               258945838                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                452655113                       # number of integer regfile reads
system.cpu.int_regfile_writes               222104875                       # number of integer regfile writes
system.cpu.ipc::0                            0.756119                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.407626                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.163745                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51303      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127228367     84.98%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 193      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  535      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  283      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 485      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17949645     11.99%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3929922      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132167      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         418573      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              149711648                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1492248      1.36%      1.36% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              79456335     72.21%     73.56% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               250987      0.23%     73.79% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  9636      0.01%     73.80% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              217751      0.20%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  969      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                36523      0.03%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  249      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc              232873      0.21%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           33997      0.03%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          177826      0.16%     74.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            3207      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult          21855      0.02%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt            212      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             15757226     14.32%     88.78% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             9052299      8.23%     97.01% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1771648      1.61%     98.62% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1521400      1.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              110037247                       # Type of FU issued
system.cpu.iq.FU_type::total                259748895      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                24508103                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            29212539                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4521972                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5965973                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 58554772                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 65839325                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            124394097                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.225428                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.253473                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.478901                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                88858055     71.43%     71.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 411876      0.33%     71.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    6662      0.01%     71.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3803538      3.06%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1544      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 113963      0.09%     74.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     74.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    753      0.00%     74.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                420989      0.34%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   52      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             63404      0.05%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            675651      0.54%     75.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             39538      0.03%     75.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            91681      0.07%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt             2569      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10545347      8.48%     84.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              14660262     11.79%     96.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1634202      1.31%     97.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          3064008      2.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              482485395                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          881223401                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    254344452                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         331301404                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  294049987                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 259748895                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2779                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43202084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           9935203                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1387                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    102755710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     132214795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.964598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.964913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13733047     10.39%     10.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17624303     13.33%     23.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            65454882     49.51%     73.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30532299     23.09%     96.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4738587      3.58%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126724      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4778      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 105      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  70      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       132214795                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.964011                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            412642                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           116099                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17978868                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4346870                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2068015                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1572207                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             18718472                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            11875296                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                85933734                       # number of misc regfile reads
system.cpu.numCycles                        132254285                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       424036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       849612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   153910324                       # Number of instructions simulated
sim_ops                                     250850631                       # Number of ops (including micro ops) simulated
host_inst_rate                                 104763                       # Simulator instruction rate (inst/s)
host_op_rate                                   170748                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                24822388                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18564611                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1309519                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16062870                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15656789                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.471927                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1797206                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1195                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          668807                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             599937                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            68870                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       138450                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        41377406                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1132931                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    132165695                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.898001                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.856660                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        15561029     11.77%     11.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        64053941     48.46%     60.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        22810871     17.26%     77.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11661277      8.82%     86.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5579522      4.22%     90.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3363783      2.55%     93.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1931163      1.46%     94.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2165736      1.64%     96.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5038373      3.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    132165695                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          53910324                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     153910324                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           104375956                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       250850631                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 26330504                       # Number of memory references committed
system.cpu.commit.memRefs::total             48594851                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   16056447                       # Number of loads committed
system.cpu.commit.loads::total               34002804                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      900                       # Number of memory barriers committed
system.cpu.commit.membars::total                  918                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                11748347                       # Number of branches committed
system.cpu.commit.branches::total            18908845                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 3858948                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             4386277                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                102505727                       # Number of committed integer instructions.
system.cpu.commit.integer::total            248929535                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            1434874                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1525192                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1349350      1.29%      1.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     75748094     72.57%     73.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       237061      0.23%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         7417      0.01%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       202319      0.19%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          962      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        36074      0.03%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     74.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc       231895      0.22%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        33995      0.03%     74.58% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       172833      0.17%     74.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         3207      0.00%     74.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult        21855      0.02%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt          212      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     74.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     14431774     13.83%     88.60% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      8789833      8.42%     97.02% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1624673      1.56%     98.58% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1484224      1.42%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    104375956                       # Class of committed instruction
system.cpu.commit.committedInstType::total    250850631      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5038373                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46748932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46748932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46754669                       # number of overall hits
system.cpu.dcache.overall_hits::total        46754669                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       150227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         150227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       150534                       # number of overall misses
system.cpu.dcache.overall_misses::total        150534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1579464998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1579464998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1579464998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1579464998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46899159                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46899159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46905203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46905203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003203                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003203                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003209                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003209                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10513.855685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10513.855685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10492.413661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10492.413661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          211                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          926                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.130435                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       111408                       # number of writebacks
system.cpu.dcache.writebacks::total            111408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        38029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38029                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        38029                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38029                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       112198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       112198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       112435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       112435                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1129434499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1129434499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1134082999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1134082999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10066.440569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10066.440569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10086.565562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10086.565562                       # average overall mshr miss latency
system.cpu.dcache.replacements                 111408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32215844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32215844                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        90563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    845636000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    845636000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32306407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32306407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9337.544030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9337.544030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        37944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    456385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    456385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8673.387940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8673.387940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14533088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14533088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    733828998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    733828998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14592752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14592752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12299.359714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12299.359714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59579                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    673049499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    673049499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004083                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004083                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11296.757230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11296.757230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5737                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5737                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          307                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6044                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6044                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          237                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4648500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4648500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19613.924051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19613.924051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.884807                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46867105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            112432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            416.848451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.884807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          525                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93922838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93922838                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 66686210                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             116921915                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  55724759                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              23949448                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1147258                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             14757533                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                178029                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              300405503                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5578555                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35279752                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    14824351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        193247                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         31741                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1058655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      197536810                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24822388                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18053932                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     130712983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1323883                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      24200                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16722                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  56709939                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 52686                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    36413                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          132214795                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.410282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.094221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 37223825     28.15%     28.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 25933344     19.61%     47.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8694350      6.58%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8168763      6.18%     60.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10125923      7.66%     68.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 42068590     31.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            132214795                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.187687                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.493614                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     56390706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         56390706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     56390706                       # number of overall hits
system.cpu.icache.overall_hits::total        56390706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         318899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318899                       # number of overall misses
system.cpu.icache.overall_misses::total        318899                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2790577853                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2790577853                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2790577853                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2790577853                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     56709605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     56709605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     56709605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     56709605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005623                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005623                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005623                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005623                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8750.663542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8750.663542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8750.663542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8750.663542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       162321                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8992                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.051713                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       312627                       # number of writebacks
system.cpu.icache.writebacks::total            312627                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5757                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5757                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5757                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5757                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       313142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       313142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       313142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       313142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2580156879                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2580156879                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2580156879                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2580156879                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005522                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005522                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005522                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005522                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8239.574631                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8239.574631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8239.574631                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8239.574631                       # average overall mshr miss latency
system.cpu.icache.replacements                 312627                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     56390706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        56390706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        318899                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2790577853                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2790577853                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     56709605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     56709605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005623                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8750.663542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8750.663542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5757                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5757                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       313142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       313142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2580156879                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2580156879                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8239.574631                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8239.574631                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.611457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56703848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            313142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            181.080302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.611457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         113732352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        113732352                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    56746392                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        198913                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1458944                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   32511                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 242                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  28880                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               117853                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1337088                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 2662023                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1914                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               12422                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1601239                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                15811                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  66127142000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1147258                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 83180977                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                66432128                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            240                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  64653761                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              49015226                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              295876089                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1995417                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 30672                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               18450308                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2421953                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        24985581                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           422512345                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   806317550                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                513911202                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3325538                       # Number of floating rename lookups
system.cpu.rename.committedMaps             351914128                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 70598125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66151557                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1029615085                       # The number of ROB reads
system.cpu.rob.writes                       590107125                       # The number of ROB writes
system.cpu.thread0.numInsts                  53910324                       # Number of Instructions committed
system.cpu.thread0.numOps                   104375956                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               309934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               109400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   419334                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              309934                       # number of overall hits
system.l2.overall_hits::.cpu.data              109400                       # number of overall hits
system.l2.overall_hits::total                  419334                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3032                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6233                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3201                       # number of overall misses
system.l2.overall_misses::.cpu.data              3032                       # number of overall misses
system.l2.overall_misses::total                  6233                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    230310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    250209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        480519500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    230310500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    250209000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       480519500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           313135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           112432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               425567                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          313135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          112432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              425567                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.026967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014646                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.026967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014646                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71949.547017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82522.757256                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77092.812450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71949.547017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82522.757256                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77092.812450                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  87                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 87                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6146                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    211104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    217498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    428602500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    211104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    217498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2096481981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2525084481                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.026194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.026194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096262                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65949.547017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73853.310696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69736.820696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65949.547017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73853.310696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60209.132137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61638.541254                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       108271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           108271                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       108271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       108271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       315761                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           315761                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       315761                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       315761                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34820                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2096481981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2096481981                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60209.132137                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60209.132137                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             57065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57065                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    211294000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211294000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.042357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.042357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83713.946117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83713.946117                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               85                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    181712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    181712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.040930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.040930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74502.665027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74502.665027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         309934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             309934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    230310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       313135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         313135                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71949.547017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71949.547017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    211104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    211104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65949.547017                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65949.547017                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         52335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             52335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38915000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38915000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76604.330709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76604.330709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35786000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70723.320158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70723.320158                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  558289                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              558289                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 44847                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39656.880162                       # Cycle average of tags in use
system.l2.tags.total_refs                      884335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.587048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2960.586066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2587.361566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34108.932530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.045175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.039480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.520461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34820                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6095                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531311                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093781                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13634598                       # Number of tag accesses
system.l2.tags.data_accesses                 13634598                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40966                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2621824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   65735779000                       # Total gap between requests
system.mem_ctrls.avgGap                    1604642.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       204864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       188480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2228480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3098031.969988964498                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2850266.838993283454                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 33699929.145584426820                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3201                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2945                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     92296585                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    107549377                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1012308396                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28833.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36519.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29072.61                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       204864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       188480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2228480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2621824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       204864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       204864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3201                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34820                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40966                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3098032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2850267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     33699929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39648228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3098032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3098032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3098032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2850267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     33699929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39648228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40966                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               444041858                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             204830000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1212154358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10839.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29589.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36917                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   647.523833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   421.628992                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   420.367516                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          760     18.77%     18.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          451     11.14%     29.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          233      5.75%     35.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          202      4.99%     40.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          126      3.11%     43.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           73      1.80%     45.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      1.53%     47.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           56      1.38%     48.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2086     51.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2621824                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.648228                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12602100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6698175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141307740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5219522880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1701368490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23960091360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   31041590745                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.422839                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62270043063                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2207920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1649178937                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16307760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8667780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      151189500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5219522880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2129033790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23599952160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31124673870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.679254                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  61329455920                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2207920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2589766080                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38527                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2439                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38527                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        81932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        81932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  81932                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2621824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2621824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2621824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40966                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65658239                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          214256272                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            365985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       108271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       315764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59589                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59589                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52843                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       938904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       336278                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1275182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     40048768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14325760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               54374528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39603                       # Total snoops (count)
system.tol2bus.snoopTraffic                       448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           465173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006877                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 465151    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             465173                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  66127142000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          848841000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         469721982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         168657484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
