# Reading pref.tcl
# do ADS_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:23:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/seven_seg_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_display
# -- Compiling architecture display of seven_seg_display
# End time: 14:23:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture s_seg of seven_seg
# End time: 14:23:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity counter
# -- Compiling architecture SYN of counter
# End time: 14:23:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/spi_module.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/spi_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SPI_module
# -- Compiling architecture SPI of SPI_Module
# End time: 14:23:29 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/leds.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:29 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/leds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leds
# -- Compiling architecture my_leds of leds
# End time: 14:23:29 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/ADS_project.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:29 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/ADS_project.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity ADS_project
# -- Compiling architecture ADS of ADS_project
# End time: 14:23:29 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:46 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:23:46 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:46 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:23:46 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:46 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:23:46 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:46 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:23:47 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:47 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:23:47 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:47 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:23:47 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:47 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:23:48 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:23:48 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:23:48 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:23:48 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft5khk94".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5khk94
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Fatal: (vsim-3341) Cannot open file "serial_PFB_input.dat"; it is already open.
#    Time: 270 ps  Iteration: 1  Process: /serial_pfb_tb/test File: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
# Fatal error in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 73
# 
# HDL call sequence:
# Stopped at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 73 Process test
# 
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:24:23 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:24:24 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:24:24 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:24:24 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:24:24 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:24:25 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:25 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:24:25 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:25 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:24:25 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:24:27 on Oct 23,2021, Elapsed time: 0:00:39
# Errors: 1, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:24:27 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft4wwy77".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4wwy77
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Fatal: (vsim-3341) Cannot open file "serial_PFB_input.dat"; it is already open.
#    Time: 690 ps  Iteration: 1  Process: /serial_pfb_tb/test File: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
# Fatal error in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 73
# 
# HDL call sequence:
# Stopped at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 73 Process test
# 
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:41 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:24:42 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:42 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:24:42 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:42 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:24:42 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:42 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:24:42 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:43 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:24:43 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:43 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:24:43 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:43 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:24:43 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:43 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:24:44 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:24:45 on Oct 23,2021, Elapsed time: 0:00:18
# Errors: 1, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:24:45 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft1x9kdn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1x9kdn
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 109
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:53 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:42:53 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:53 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:42:53 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:53 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:42:54 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:54 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:42:54 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:54 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:42:54 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:54 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:42:55 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:55 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:42:55 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:55 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(69): (vcom-1136) Unknown identifier "integer_arr".
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): VHDL Compiler exiting
# End time: 14:42:55 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:43:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:43:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:43:28 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:43:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:43:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:43:29 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:29 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:43:29 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:29 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(69): (vcom-1136) Unknown identifier "integer_arr".
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): VHDL Compiler exiting
# End time: 14:43:29 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:43:39 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:39 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:43:39 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:39 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:43:39 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:39 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:43:40 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:40 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:43:40 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:40 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:43:40 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:40 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:43:40 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:40 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:43:41 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:43:42 on Oct 23,2021, Elapsed time: 0:18:57
# Errors: 2, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:43:42 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftr28tgt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr28tgt
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 109
vsim work.serial_pfb_tb
# End time: 14:49:21 on Oct 23,2021, Elapsed time: 0:05:39
# Errors: 0, Warnings: 12
# vsim work.serial_pfb_tb 
# Start time: 14:49:21 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftkr1gas".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkr1gas
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
run
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 109
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:08 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:52:08 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:08 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:52:08 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:09 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:52:09 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:09 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:52:09 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:09 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:52:09 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:09 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:52:10 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:10 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:52:10 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:52:10 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:52:10 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:52:14 on Oct 23,2021, Elapsed time: 0:02:53
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:52:14 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftde0wzb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftde0wzb
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 110
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:56:01 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:56:01 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:56:01 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:56:02 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:56:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:56:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:56:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:56:03 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:56:07 on Oct 23,2021, Elapsed time: 0:03:53
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:56:07 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftkrhgm4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkrhgm4
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:57:01 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:57:02 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:57:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:57:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:57:03 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:57:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:57:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:57:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:57:05 on Oct 23,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:57:05 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftxnzy9n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxnzy9n
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:58 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:57:58 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:58 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:57:58 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:58 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:57:59 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:59 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:57:59 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:59 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:57:59 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:59 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:57:59 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:00 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:58:00 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:00 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:58:00 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:58:02 on Oct 23,2021, Elapsed time: 0:00:57
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:58:02 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlfth7a6ta".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth7a6ta
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix decimal on
# ** UI-Msg: (vish-4016) Invalid radix value: on.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
# Error in macro ./serial_PFB_tb.do line 32
# ** UI-Msg: (vish-4016) Invalid radix value: on.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
#     while executing
# "error $errmsg"
#     (procedure "ParseRadix" line 26)
#     invoked from within
# "ParseRadix $arg radix radix_flags"
#     (procedure "radix" line 279)
#     invoked from within
# "radix decimal on"
radix -decimal on
# ** UI-Msg: (vish-4016) Invalid radix value: on.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
radix -decimal
# decimal
radix -decimal
# decimal
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 14:58:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 14:58:37 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 14:58:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 14:58:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 14:58:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 14:58:38 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 14:58:38 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 14:58:38 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 14:58:40 on Oct 23,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 14:58:40 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftem1hw8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftem1hw8
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
add wave -position end  sim:/serial_pfb_tb/a
run
# ** Fatal: (vsim-3341) Cannot open file "serial_PFB_input.dat"; it is already open.
#    Time: 690 ps  Iteration: 1  Process: /serial_pfb_tb/test File: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
# Fatal error in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 75
# 
# HDL call sequence:
# Stopped at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 75 Process test
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 75 Process test
# 
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:00:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:00:07 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:00:07 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:00:07 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:00:07 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:00:08 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:00:08 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:00:08 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:00:10 on Oct 23,2021, Elapsed time: 0:01:30
# Errors: 1, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:00:10 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft9waqny".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9waqny
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 40 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 60 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 80 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 140 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 160 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 180 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 200 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 220 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 240 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Warning: NUMERIC_STD.TO_SIGNED: vector truncated
#    Time: 260 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:11 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:03:12 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:03:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:03:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:03:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:03:13 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:03:13 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:03:13 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:03:14 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:03:20 on Oct 23,2021, Elapsed time: 0:03:10
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:03:20 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft9cd264".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9cd264
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
vsim work.serial_pfb_tb
# End time: 15:10:23 on Oct 23,2021, Elapsed time: 0:07:03
# Errors: 0, Warnings: 2
# vsim work.serial_pfb_tb 
# Start time: 15:10:23 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
add wave -position end  sim:/serial_pfb_tb/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlfta91n39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta91n39
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 113
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:01 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:15:02 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:15:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:15:02 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:02 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:15:03 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:15:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:15:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:15:03 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:03 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:15:04 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:15:10 on Oct 23,2021, Elapsed time: 0:04:47
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:15:10 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftf2109x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf2109x
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 114
vsim work.serial_pfb_tb
# End time: 15:15:32 on Oct 23,2021, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
# vsim work.serial_pfb_tb 
# Start time: 15:15:32 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_file
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftdaxmzr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdaxmzr
# Drop insertion failed: sim:/serial_pfb_tb/input_file
# (vsim-4027) Logging is not supported for this item: /serial_pfb_tb/input_file
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/expected_file
# Drop insertion failed: sim:/serial_pfb_tb/expected_file
# (vsim-4027) Logging is not supported for this item: /serial_pfb_tb/expected_file
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
add wave -position end  sim:/serial_pfb_tb/a
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 114
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:19:34 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:19:34 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:19:34 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:19:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:19:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:19:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:19:36 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:19:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:19:38 on Oct 23,2021, Elapsed time: 0:04:06
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:19:38 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlfta97bad".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta97bad
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 114
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:33 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:20:33 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:33 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:20:34 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:20:34 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:20:34 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:34 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:20:35 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:20:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:20:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:20:35 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:20:35 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:20:37 on Oct 23,2021, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:20:37 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftdwgmqt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdwgmqt
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 114
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:11 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:22:11 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:11 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:22:11 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:11 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:22:11 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:22:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:22:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:12 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:22:12 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:22:13 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:13 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:22:13 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:22:17 on Oct 23,2021, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:22:17 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftaf007r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaf007r
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:18 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:24:18 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:18 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:24:18 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:18 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:24:18 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:24:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:24:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:24:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:24:20 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:24:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:24:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:24:21 on Oct 23,2021, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:24:21 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftz2sxry".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz2sxry
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:42 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:28:42 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:42 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# ** Error: F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd(14): near ")": syntax error
# ** Note: F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd(15): VHDL Compiler exiting
# End time: 15:28:42 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 11
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:48 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 15:28:48 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:48 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 15:28:49 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:49 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 15:28:49 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:49 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 15:28:49 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:49 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 15:28:49 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:49 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 15:28:50 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:50 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 15:28:50 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:28:50 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 15:28:50 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 15:28:52 on Oct 23,2021, Elapsed time: 0:04:31
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 15:28:52 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft8i3vgq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8i3vgq
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# radix -decimal
# decimal
# 
# run -all
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
vsim work.serial_pfb_tb
# End time: 15:41:12 on Oct 23,2021, Elapsed time: 0:12:20
# Errors: 0, Warnings: 2
# vsim work.serial_pfb_tb 
# Start time: 15:41:12 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
add wave -position end  sim:/serial_pfb_tb/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft4dyg43".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4dyg43
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
vsim work.serial_pfb_tb
# End time: 15:56:18 on Oct 23,2021, Elapsed time: 0:15:06
# Errors: 0, Warnings: 2
# vsim work.serial_pfb_tb 
# Start time: 15:56:18 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
add wave -position end  sim:/serial_pfb_tb/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftg9fy2r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg9fy2r
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/tap_sum
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/tap_bank
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/phaseIndex
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/h_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/clk
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:02:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:02:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:02:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:02:28 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:02:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:02:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:02:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:02:29 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 16:02:29 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 16:02:30 on Oct 23,2021, Elapsed time: 0:06:12
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 16:02:31 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# 
# radix -decimal
# decimal
# 
add wave -position end  sim:/serial_pfb_tb/y_k
add wave -position end  sim:/serial_pfb_tb/x_n
add wave -position end  sim:/serial_pfb_tb/write_ready
add wave -position end  sim:/serial_pfb_tb/write_en
add wave -position end  sim:/serial_pfb_tb/read_ready
add wave -position end  sim:/serial_pfb_tb/read_en
add wave -position end  sim:/serial_pfb_tb/n_rst
add wave -position end  sim:/serial_pfb_tb/input_data_size
add wave -position end  sim:/serial_pfb_tb/CLK_PERIOD
add wave -position end  sim:/serial_pfb_tb/clk
add wave -position end  sim:/serial_pfb_tb/a
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlfty1rb4j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty1rb4j
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k_phases
add wave -position end  sim:/serial_pfb_tb/s_PFB/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n_delay_line
add wave -position end  sim:/serial_pfb_tb/s_PFB/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/ser_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/PFB_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_full
add wave -position end  sim:/serial_pfb_tb/s_PFB/des_empty
add wave -position end  sim:/serial_pfb_tb/s_PFB/clk
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/y_k
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/x_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/write_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/write_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/tap_sum
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/tap_bank
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/read_ready
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/read_en
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/phaseIndex
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/n_rst
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/h_n
add wave -position end  sim:/serial_pfb_tb/s_PFB/pfb_module/clk
run
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 690 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 115
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:18 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:28:19 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:28:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:28:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:19 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:28:19 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:28:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:28:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:28:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): (vcom-1581) No feasible entries for infix operator '&'.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(111): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(112): Type error resolving infix expression "&" as type std.STANDARD.STRING.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(116): near "wait": (vcom-1576) expecting ';'.
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(134): VHDL Compiler exiting
# End time: 16:28:21 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:22 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:29:22 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:22 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:29:23 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:29:23 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:29:23 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:29:23 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:23 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:29:24 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:29:24 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:24 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(116): near "wait": (vcom-1576) expecting ';'.
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(134): VHDL Compiler exiting
# End time: 16:29:24 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:29:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:29:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:29:37 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:29:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:29:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:29:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:29:38 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 16:29:38 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 16:29:41 on Oct 23,2021, Elapsed time: 0:27:10
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 16:29:41 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# 
# radix -decimal
# decimal
# 
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft1w64xj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1w64xj
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# run -all
# ** Note: 
# Time to process: 3 clock cycles
# ----------------
#    Time: 330 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 330 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 132
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:38:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:38:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:38:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:38:06 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:38:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:38:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:38:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:07 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(74): near "integer_arr": (vcom-1576) expecting ':'.
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(100): (vcom-1136) Unknown identifier "expected_data".
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(158): (vcom-1136) Unknown identifier "expected_data".
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(158): Type error resolving infix expression "/=" as type std.STANDARD.BOOLEAN.
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(176): VHDL Compiler exiting
# End time: 16:38:07 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:38:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:38:20 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:20 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:38:21 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:21 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:38:21 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:21 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:38:21 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:21 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:38:21 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:21 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:38:22 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:22 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(158): (vcom-1600) No feasible entries for subprogram "TO_SIGNED".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, NATURAL return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1472)
#       (explicit) NUMERIC_STD.TO_SIGNED[INTEGER, UNRESOLVED_SIGNED return UNRESOLVED_SIGNED] at $MODEL_TECH/../vhdl_src/ieee/mti_numeric_std.vhd(1483)
# ** Error: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(158): Type error resolving infix expression "/=" as type std.STANDARD.BOOLEAN.
# ** Note: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd(176): VHDL Compiler exiting
# End time: 16:38:22 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./serial_PFB_tb.do line 17
# F:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}"
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:38:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:38:36 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:36 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:38:37 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:38:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:38:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:38:37 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:37 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:38:38 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:38 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 16:38:38 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 16:38:41 on Oct 23,2021, Elapsed time: 0:09:00
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 16:38:41 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# 
# radix -decimal
# decimal
# 
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlftajkddc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajkddc
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# run -all
# ** Note: 
# Time to process: 3 clock cycles
# ----------------
#    Time: 330 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Fatal: (vsim-3734) Index value 4 is out of range 0 to 3.
#    Time: 430 ps  Iteration: 1  Process: /serial_pfb_tb/test File: F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd
# Fatal error in ForLoop loop at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 158
# 
# HDL call sequence:
# Stopped at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 158 ForLoop loop
# 
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:04 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:39:04 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:04 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:39:05 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:39:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:39:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:05 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:39:06 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:39:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:39:06 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:06 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 16:39:07 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 16:39:08 on Oct 23,2021, Elapsed time: 0:00:27
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 16:39:08 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# 
# radix -decimal
# decimal
# 
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlft7vij37".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7vij37
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# run -all
# ** Note: 
# Time to process: 3 clock cycles
# ----------------
#    Time: 330 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 410 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 174
do serial_PFB_tb.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "F:/intelFPGA_lite/ADS_project/test/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "F:/intelFPGA_lite/ADS_project/test/rtl_work".
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:26 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filter_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package filter_types
# -- Compiling package body filter_types
# -- Loading package filter_types
# End time: 16:41:27 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/test_filterDef.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling package filterDef
# End time: 16:41:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/sumArr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/sumArr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity sumArr
# -- Compiling architecture sum_array of sumArr
# End time: 16:41:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:27 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PISO_arr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity PISO_arr
# -- Compiling architecture PISO of PISO_arr
# End time: 16:41:27 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/PFB3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/PFB3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity PFB3
# -- Compiling architecture polyphase_filter_bank of PFB3
# End time: 16:41:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/deserializer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/deserializer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Compiling entity deserializer
# -- Compiling architecture sr of deserializer
# End time: 16:41:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/src/serial_PFB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB
# -- Compiling architecture s_PFB of serial_PFB
# End time: 16:41:28 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:28 on Oct 23,2021
# vcom -reportprogress 300 -2008 -work work F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package std_logic_textio
# -- Loading package filter_types
# -- Loading package filterDef
# -- Compiling entity serial_PFB_tb
# -- Compiling architecture serial_FB_test of serial_PFB_tb
# End time: 16:41:29 on Oct 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -voptargs=+acc work.serial_PFB_tb
# End time: 16:41:32 on Oct 23,2021, Elapsed time: 0:02:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.serial_PFB_tb 
# Start time: 16:41:32 on Oct 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.filter_types(body)
# Loading work.filterdef
# Loading work.serial_pfb_tb(serial_fb_test)
# Loading work.serial_pfb(s_pfb)
# Loading work.pfb3(polyphase_filter_bank)
# Loading work.sumarr(sum_array)
# Loading work.deserializer(sr)
# Loading work.piso_arr(piso)
# 
# 
# radix -decimal
# decimal
# 
# 
# add wave -position end  sim:/serial_pfb_tb/clk	
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hayde  Hostname: DESKTOP-8I6O78N  ProcessID: 15064
#           Attempting to use alternate WLF file "./wlfty7m99i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty7m99i
# add wave -position end  sim:/serial_pfb_tb/n_rst
# 
# add wave -position end  sim:/serial_pfb_tb/y_k
# add wave -position end  sim:/serial_pfb_tb/x_n
# 
# add wave -position end  sim:/serial_pfb_tb/write_ready
# add wave -position end  sim:/serial_pfb_tb/write_en
# add wave -position end  sim:/serial_pfb_tb/read_ready
# add wave -position end  sim:/serial_pfb_tb/read_en
# 
# run -all
# ** Note: 
# Time to process: 3 clock cycles
# ----------------
#    Time: 330 ps  Iteration: 1  Instance: /serial_pfb_tb
# ** Note: 
# SUCCESS!
# ----------------
#    Time: 430 ps  Iteration: 1  Instance: /serial_pfb_tb
# Break in Process test at F:/intelFPGA_lite/ADS_project/test/serial_PFB_tb.vhd line 185
