	em_project_final u0 (
		.clk_clk                       (<connected-to-clk_clk>),                       //                     clk.clk
		.pll_0_outclk_shift_clk        (<connected-to-pll_0_outclk_shift_clk>),        //      pll_0_outclk_shift.clk
		.pll_0_outclk_clk              (<connected-to-pll_0_outclk_clk>),              //            pll_0_outclk.clk
		.pll_0_locked_export           (<connected-to-pll_0_locked_export>),           //            pll_0_locked.export
		.sdram_controller_0_wire_addr  (<connected-to-sdram_controller_0_wire_addr>),  // sdram_controller_0_wire.addr
		.sdram_controller_0_wire_ba    (<connected-to-sdram_controller_0_wire_ba>),    //                        .ba
		.sdram_controller_0_wire_cas_n (<connected-to-sdram_controller_0_wire_cas_n>), //                        .cas_n
		.sdram_controller_0_wire_cke   (<connected-to-sdram_controller_0_wire_cke>),   //                        .cke
		.sdram_controller_0_wire_cs_n  (<connected-to-sdram_controller_0_wire_cs_n>),  //                        .cs_n
		.sdram_controller_0_wire_dq    (<connected-to-sdram_controller_0_wire_dq>),    //                        .dq
		.sdram_controller_0_wire_dqm   (<connected-to-sdram_controller_0_wire_dqm>),   //                        .dqm
		.sdram_controller_0_wire_ras_n (<connected-to-sdram_controller_0_wire_ras_n>), //                        .ras_n
		.sdram_controller_0_wire_we_n  (<connected-to-sdram_controller_0_wire_we_n>),  //                        .we_n
		.reset_reset_n                 (<connected-to-reset_reset_n>)                  //                   reset.reset_n
	);

