# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_27_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_27 {C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:14 on Oct 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_27" C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v 
# -- Compiling module q_5_27
# 
# Top level modules:
# 	q_5_27
# End time: 16:46:14 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:22 on Oct 18,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v 
# -- Compiling module q_5_27_tb
# 
# Top level modules:
# 	q_5_27_tb
# End time: 16:46:22 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_27_tb
# vsim work.q_5_27_tb 
# Start time: 16:46:26 on Oct 18,2019
# Loading work.q_5_27_tb
# Loading work.q_5_27
# ** Warning: (vsim-3017) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3015) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [PCDPC] - Port size (1) does not match connection size (2) for port 'y_out'. The port definition is at: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3722) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Missing connection for port 'next_state'.
add wave -position insertpoint  \
sim:/q_5_27_tb/rstn \
sim:/q_5_27_tb/clk \
sim:/q_5_27_tb/x_in \
sim:/q_5_27_tb/y_out \
sim:/q_5_27_tb/state \
sim:/q_5_27_tb/next_state
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_27_tb
# 1
# Break in Module q_5_27_tb at C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_27 C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:51:40 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_27" C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v 
# -- Compiling module q_5_27
# 
# Top level modules:
# 	q_5_27
# End time: 16:51:40 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_27
# ** Warning: (vsim-3017) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3015) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [PCDPC] - Port size (1) does not match connection size (2) for port 'y_out'. The port definition is at: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3722) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Missing connection for port 'next_state'.
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_27_tb
# 1
# Break in Module q_5_27_tb at C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_27 C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:15 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_27" C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v 
# -- Compiling module q_5_27
# 
# Top level modules:
# 	q_5_27
# End time: 16:52:15 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_27
# ** Warning: (vsim-3017) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3015) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [PCDPC] - Port size (1) does not match connection size (2) for port 'y_out'. The port definition is at: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /q_5_27_tb/dut File: C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# ** Warning: (vsim-3722) C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(6): [TFMPC] - Missing connection for port 'next_state'.
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_27_tb
# 1
# Break in Module q_5_27_tb at C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_27 C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:07 on Oct 18,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_27" C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v 
# -- Compiling module q_5_27
# 
# Top level modules:
# 	q_5_27
# End time: 16:53:07 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:53:08 on Oct 18,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v 
# -- Compiling module q_5_27_tb
# 
# Top level modules:
# 	q_5_27_tb
# End time: 16:53:08 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_27_tb
# Loading work.q_5_27
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_27_tb
# 1
# Break in Module q_5_27_tb at C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v line 13
# End time: 17:06:49 on Oct 18,2019, Elapsed time: 0:20:23
# Errors: 0, Warnings: 9
