						  	    1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 4 4 4 4 4 4 4 4
			0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7
clk			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
muxLe1		    x x x x x x x x x x
muxLe2		    x x x x x x x x x x
sumador								x x x x x x x x x x x x x x x x
ret_reg		x x x x x x x x x x x x x x
DECO			x x x x x x x x
IDE			x x
IDL1		x x
IDL2		x x
