WARNING: [v++ 60-1495] Deprecated parameter found: compiler.userPostSysLinkTcl. Please use this replacement parameter instead: compiler.userPostDebugProfileOverlayTcl
INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x/reports/hls_recv_krnl
	Log files: /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x/logs/hls_recv_krnl
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
INFO: [v++ 60-1548] Creating build summary session with primary output /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/hls_recv_krnl.xo.compile_summary, at Sun Dec 11 15:11:37 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Dec 11 15:11:37 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x/reports/hls_recv_krnl/v++_compile_hls_recv_krnl_guidance.html', at Sun Dec 11 15:11:39 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/xilinx_u250_gen3x16_xdma_3_1_202020_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_3_1_202020_1
INFO: [v++ 60-242] Creating kernel: 'hls_recv_krnl'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: hls_recv_krnl Log file: /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x/hls_recv_krnl/hls_recv_krnl/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_730_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_730_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_742_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_742_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1218_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1281_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1281_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 72, loop 'VITIS_LOOP_42_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_71_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'VITIS_LOOP_96_1'
INFO: [v++ 204-61] Pipelining function 'KECCAK_f'.
WARNING: [v++ 200-882] User specified resource constraint cannot be honored The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'roundIndex' (II = 1)..
Resolution: For help on HLS 200-882 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-882.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('roundIndex_load_4') on array 'roundIndex' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'roundIndex'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 13, function 'KECCAK_f'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_138_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_583_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_583_1'
INFO: [v++ 204-61] Pipelining function 'process'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, function 'process'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'decryption_cbc_loop'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, loop 'decryption_cbc_loop'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_196_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x/reports/hls_recv_krnl/system_estimate_hls_recv_krnl.xtxt
INFO: [v++ 60-586] Created ./_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/hls_recv_krnl.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/_x.hw.xilinx_u250_gen3x16_xdma_3_1_202020_1/hls_recv_krnl.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 26s
