// Seed: 4278215552
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    input uwire id_9
);
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input supply1 id_11
    , id_19,
    input supply1 id_12,
    input wand id_13,
    output uwire id_14,
    output uwire id_15,
    input wire id_16,
    output wand id_17
);
  always @(1, 1) begin
    deassign id_17;
  end
  module_0(
      id_2, id_13, id_17, id_9, id_3, id_6, id_4, id_9, id_2, id_8
  );
endmodule
