
---------- Begin Simulation Statistics ----------
final_tick                               2221348590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224332                       # Simulator instruction rate (inst/s)
host_mem_usage                                4657356                       # Number of bytes of host memory used
host_op_rate                                   445519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6686.52                       # Real time elapsed on the host
host_tick_rate                              167988917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2978968013                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.123261                       # Number of seconds simulated
sim_ticks                                1123260749500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    78                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10765695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21526733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    167071183                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       169107                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     10380063                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    150309312                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     70703017                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    167071183                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     96368166                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       193590256                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        20249319                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      8418241                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         669570758                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        417284369                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     10567821                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          130886021                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      59061551                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9011                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    280093823                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      996981525                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1820245438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.547718                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.713620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1586152401     87.14%     87.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     49432986      2.72%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     20633186      1.13%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     47886534      2.63%     93.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23721356      1.30%     94.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     15804822      0.87%     95.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6647598      0.37%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10905004      0.60%     96.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     59061551      3.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1820245438                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1876816                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13094114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         992433043                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             146304457                       # Number of loads committed
system.switch_cpus.commit.membars                 560                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      4430607      0.44%      0.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    800857666     80.33%     80.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       641434      0.06%     80.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1361277      0.14%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5444      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           46      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        38154      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           46      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           23      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    145465116     14.59%     95.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     42354052      4.25%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       839341      0.08%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       988318      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    996981524                       # Class of committed instruction
system.switch_cpus.commit.refs              189646827                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             996981524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.493043                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.493043                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1261128395                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1370109150                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        237096445                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         319127988                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       10856643                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      35693840                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           179406887                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3081879                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            56469216                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                195065                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           193590256                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         106461365                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            1520019850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5014491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     62455337                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              765211112                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     33859936                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles         4444                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles      1222453                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        21713286                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                620                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.086173                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    235484035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     90952336                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.340620                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1863903318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.819332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.116497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1571770615     84.33%     84.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         18594753      1.00%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         25601272      1.37%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24073351      1.29%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         69593845      3.73%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24607381      1.32%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19784640      1.06%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14002338      0.75%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         95875123      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1863903318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5394474                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4605157                       # number of floating regfile writes
system.switch_cpus.idleCycles               382618181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     12342148                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        143401203                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.555650                       # Inst execution rate
system.switch_cpus.iew.exec_refs            303209075                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           56434992                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1011793868                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     197113840                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        59124                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       930600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     65007258                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1286475630                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     246774083                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     19139885                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1248279858                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        5327610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15498798                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       10856643                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      25879565                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     13745194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18736572                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       139171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        65418                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        17914                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     50809369                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     21664888                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        65418                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      9642994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2699154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1384624776                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1164827568                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.611741                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         847031237                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.518503                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1170746284                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1873005832                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       959738683                       # number of integer regfile writes
system.switch_cpus.ipc                       0.222566                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.222566                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9328390      0.74%      0.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     945850254     74.63%     75.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       683905      0.05%     75.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1600175      0.13%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         6592      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           16      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            2      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       105171      0.01%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           24      0.00%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        75924      0.01%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            1      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            5      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        29851      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         8818      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    245062212     19.34%     94.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     52794910      4.17%     99.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6728695      0.53%     99.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5144802      0.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1267419747                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        12106306                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     24579446                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9297296                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     22229226                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1245985051                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4389510291                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1155530272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1553802682                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1286261342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1267419747                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       214288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    289493993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     15346929                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       205277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    373498277                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1863903318                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.679981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.359905                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1434150211     76.94%     76.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     70803107      3.80%     80.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     84548533      4.54%     85.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     70086294      3.76%     89.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    204315173     10.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1863903318                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.564170                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           106669793                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1216180                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      8488698                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5834679                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    197113840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     65007258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       590624022                       # number of misc regfile reads
system.switch_cpus.numCycles               2246521499                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1145467586                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1196710614                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       37250122                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        256425924                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       13706797                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2235358                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3421476512                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1342321719                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1572793896                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         329230410                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       56780102                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       10856643                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     121232888                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        376083115                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7287452                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2028523901                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       689861                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2042                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         102505188                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2519                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           3035207407                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2598116557                       # The number of ROB writes
system.switch_cpus.timesIdled                 6596468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       804290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10024                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24313044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       548329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47902962                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         558353                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10442578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       568901                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10192291                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1334                       # Transaction distribution
system.membus.trans_dist::ReadExReq            321629                       # Transaction distribution
system.membus.trans_dist::ReadExResp           321629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10442578                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32290940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32290940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32290940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    725318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    725318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               725318912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10765541                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10765541    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10765541                       # Request fanout histogram
system.membus.reqLayer2.occupancy         25994308889                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        57426943689                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2221348590000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21607116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3723002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8425035                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21749135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27490                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          27490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1110626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1110626                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8451186                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13155930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25295440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42854648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68150088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1078032256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1114922048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2192954304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11237548                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38455552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34745056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037891                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33438542     96.24%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1296490      3.73%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10024      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34745056                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        36756740620                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21416835474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       12687553198                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst      6505387                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      5416004                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11921391                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      6505387                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      5416004                       # number of overall hits
system.l2.overall_hits::total                11921391                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      1913832                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8850552                       # number of demand (read+write) misses
system.l2.demand_misses::total               10764384                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      1913832                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8850552                       # number of overall misses
system.l2.overall_misses::total              10764384                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 153846913546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 679775041741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     833621955287                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 153846913546                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 679775041741                       # number of overall miss cycles
system.l2.overall_miss_latency::total    833621955287                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst      8419219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     14266556                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22685775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      8419219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     14266556                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22685775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.227317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.620371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.227317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.620371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80386.843540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76805.948571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77442.606589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80386.843540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76805.948571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77442.606589                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         1451034743                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  10765541                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     134.785121                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              568901                       # number of writebacks
system.l2.writebacks::total                    568901                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      1913832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8850552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10764384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      1913832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8850552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10764384                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 134708593546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 591269505773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 725978099319                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 134708593546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 591269505773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 725978099319                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.227317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.620371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.227317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.620371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474499                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70386.843540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66805.946767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67442.605106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70386.843540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66805.946767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67442.605106                       # average overall mshr miss latency
system.l2.replacements                       11205581                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3154101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3154101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3154101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3154101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8394900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8394900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8394900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8394900                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        62683                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         62683                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data        26333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                26333                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1157                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     14497231                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14497231                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data        27490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            27490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.042088                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.042088                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 12530.018150                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12530.018150                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     23299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.042088                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.042088                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20137.856525                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20137.856525                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       788820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                788820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       321806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              321806                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  25251565725                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25251565725                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1110626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1110626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.289752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78468.287493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78468.287493                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       321806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         321806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  22033489757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22033489757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.289752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.289752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68468.237873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68468.237873                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      6505387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6505387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      1913832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1913832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 153846913546                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 153846913546                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      8419219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8419219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.227317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80386.843540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80386.843540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      1913832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1913832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 134708593546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 134708593546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.227317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.227317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70386.843540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70386.843540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4627184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4627184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8528746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8528746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 654523476016                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 654523476016                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13155930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13155930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.648281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76743.225325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76743.225325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8528746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8528746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 569236016016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 569236016016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.648281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66743.225325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66743.225325                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    45278738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11205581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.040731                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     107.481726                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.028966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.137027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   395.302027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1545.050254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.193019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.754419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          938                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 373875525                       # Number of tag accesses
system.l2.tags.data_accesses                373875525                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    122485248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    566424000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          688909248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    122485248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     122485248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36409664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36409664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      1913832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      8850375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10764207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       568901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             568901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    109044359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    504267598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613311957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    109044359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        109044359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32414258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32414258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32414258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    109044359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    504267598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645726215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    558203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1912998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   8771002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003918406750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34282                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34282                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22193865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             524293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10764207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     568901                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10764207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   568901                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            688074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            714856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            510666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            727113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            632280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            613170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            704968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            471818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            937190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            744960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           580049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           702086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           618949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           694175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           778954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           564692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             44061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32052                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83808967311                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53420000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            284133967311                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7844.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26594.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7966424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  300613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10764207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               568901                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10684000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2975138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.837188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.083197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.577226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1222431     41.09%     41.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       761108     25.58%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       335257     11.27%     77.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       221639      7.45%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       126321      4.25%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75916      2.55%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56780      1.91%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34192      1.15%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141494      4.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2975138                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     311.648649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.643143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    886.912764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        33000     96.26%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          436      1.27%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          133      0.39%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          117      0.34%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          218      0.64%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          181      0.53%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          117      0.34%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           28      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           15      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            8      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            9      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34282                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.692099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29254     85.33%     85.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              487      1.42%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4448     12.97%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90      0.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34282                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              683776000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5133248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35723392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               688909248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36409664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       608.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1123260552500                       # Total gap between requests
system.mem_ctrls.avgGap                      99113.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    122431872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    561344128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35723392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 108996839.829486086965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 499745164.468599617481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31803294.129080578685                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      1913832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      8850375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       568901                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  55313103018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 228820864293                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27355175572657                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28901.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25854.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48084245.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10639035540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5654781495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40134332700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1404931680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     88669195680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     468718547940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36621722400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       651842547435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.312762                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91103511006                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37508120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 994649118494                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10603471200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5635867215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36149427300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1508757480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     88669195680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     473487350910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32605844640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       648659914425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.479374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80618346222                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37508120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1005134283278                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1098087840500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1123260749500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1200245442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     97600078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1297845520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1200245442                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     97600078                       # number of overall hits
system.cpu.icache.overall_hits::total      1297845520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     13944786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      8451186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       22395972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     13944786                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      8451186                       # number of overall misses
system.cpu.icache.overall_misses::total      22395972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 312119496969                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 312119496969                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 312119496969                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 312119496969                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1214190228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    106051264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1320241492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1214190228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    106051264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1320241492                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.079690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016964                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.079690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016964                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 36932.034979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13936.412180                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 36932.034979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13936.412180                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    606057590                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           8451186                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.712726                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22369566                       # number of writebacks
system.cpu.icache.writebacks::total          22369566                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      8451186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      8451186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      8451186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      8451186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 303668310969                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 303668310969                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 303668310969                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 303668310969                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.079690                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.079690                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006401                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 35932.034979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35932.034979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 35932.034979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35932.034979                       # average overall mshr miss latency
system.cpu.icache.replacements               22369566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1200245442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     97600078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1297845520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     13944786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      8451186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      22395972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 312119496969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 312119496969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1214190228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    106051264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1320241492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.079690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016964                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 36932.034979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13936.412180                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      8451186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      8451186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 303668310969                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 303668310969                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.079690                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 35932.034979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35932.034979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.617318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1320225366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22395717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.949904                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.603589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   129.013730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.503960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998505                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2662878956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2662878956                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    357769779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    182817890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        540587669                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    358031274                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    183984798                       # number of overall hits
system.cpu.dcache.overall_hits::total       542016072                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27067162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     14275717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       41342879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27092273                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     14294046                       # number of overall misses
system.cpu.dcache.overall_misses::total      41386319                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 825396844257                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 825396844257                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 825396844257                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 825396844257                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    384836941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    197093607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    581930548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    385123547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    198278844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    583402391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.070334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.072431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.070347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.072091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57818.240881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19964.667779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57744.101583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19943.712420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1624123457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          14294046                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   113.622375                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10522085                       # number of writebacks
system.cpu.dcache.writebacks::total          10522085                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     14275717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14275717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     14294046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14294046                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 811121127257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 811121127257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 812152785757                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 812152785757                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.072431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.072091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024501                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56818.240881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56818.240881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56817.557867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56817.557867                       # average overall mshr miss latency
system.cpu.dcache.replacements               41358573                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    265106270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    140590933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       405697203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     24507699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13137601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37645300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 777644093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 777644093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    289613969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    153728534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    443342503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084622                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.085460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59192.244726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20657.136309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13137601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13137601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 764506492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 764506492500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.085460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58192.244726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58192.244726                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     92663509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     42226957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      134890466                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2559463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1138116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3697579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47752750757                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47752750757                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     95222972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     43365073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41957.718508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12914.599190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1138116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1138116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46614634757                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46614634757                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40957.718508                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40957.718508                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       261495                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1166908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1428403                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        25111                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        18329                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        43440                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       286606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1185237                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1471843                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087615                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.029514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        18329                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        18329                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1031658500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1031658500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.015464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012453                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56285.585684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56285.585684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2221348590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           583382935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41358573                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.105490                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.552300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   129.446897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.494345                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.505652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1208163611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1208163611                       # Number of data accesses

---------- End Simulation Statistics   ----------
