// de2i_150_qsys_tristate_conduit_pin_sharer_0.v

// This file was auto-generated from altera_tristate_conduit_pin_sharer_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 15.1 185

`timescale 1 ps / 1 ps
module de2i_150_qsys_tristate_conduit_pin_sharer_0 (
		input  wire        clk_clk,                  //   clk.clk
		input  wire        reset_reset,              // reset.reset
		output wire        request,                  //   tcm.request
		input  wire        grant,                    //      .grant
		output wire [0:0]  ssram1_cs_n,              //      .ssram1_cs_n_out
		output wire [21:0] fs_addr,                  //      .fs_addr_out
		output wire [3:0]  ssram_oe_n,               //      .ssram_oe_n_out
		output wire [0:0]  ssram_be_n,               //      .ssram_be_n_out
		output wire [0:0]  ssram_adsc_n,             //      .ssram_adsc_n_out
		output wire [0:0]  ssram_we_n,               //      .ssram_we_n_out
		output wire [31:0] fs_data,                  //      .fs_data_out
		input  wire [31:0] fs_data_in,               //      .fs_data_in
		output wire        fs_data_outen,            //      .fs_data_outen
		output wire [0:0]  ssram0_cs_n,              //      .ssram0_cs_n_out
		input  wire        tcs0_request,             //  tcs0.request
		output wire        tcs0_grant,               //      .grant
		input  wire [21:0] tcs0_address_out,         //      .address_out
		input  wire [3:0]  tcs0_byteenable_n_out,    //      .byteenable_n_out
		input  wire [0:0]  tcs0_outputenable_n_out,  //      .outputenable_n_out
		input  wire [0:0]  tcs0_begintransfer_n_out, //      .begintransfer_n_out
		input  wire [0:0]  tcs0_write_n_out,         //      .write_n_out
		input  wire [31:0] tcs0_data_out,            //      .data_out
		output wire [31:0] tcs0_data_in,             //      .data_in
		input  wire        tcs0_data_outen,          //      .data_outen
		input  wire [0:0]  tcs0_chipselect_n_out,    //      .chipselect_n_out
		input  wire        tcs1_request,             //  tcs1.request
		output wire        tcs1_grant,               //      .grant
		input  wire [21:0] tcs1_address_out,         //      .address_out
		input  wire [3:0]  tcs1_byteenable_n_out,    //      .byteenable_n_out
		input  wire [0:0]  tcs1_outputenable_n_out,  //      .outputenable_n_out
		input  wire [0:0]  tcs1_begintransfer_n_out, //      .begintransfer_n_out
		input  wire [0:0]  tcs1_write_n_out,         //      .write_n_out
		input  wire [31:0] tcs1_data_out,            //      .data_out
		output wire [31:0] tcs1_data_in,             //      .data_in
		input  wire        tcs1_data_outen,          //      .data_outen
		input  wire [0:0]  tcs1_chipselect_n_out     //      .chipselect_n_out
	);

	wire  [1:0] arbiter_grant_data;        // arbiter:next_grant -> pin_sharer:next_grant
	wire        arbiter_grant_ready;       // pin_sharer:ack -> arbiter:ack
	wire        pin_sharer_tcs1_arb_valid; // pin_sharer:arb_ssram1_tcm -> arbiter:sink1_valid
	wire        pin_sharer_tcs0_arb_valid; // pin_sharer:arb_ssram0_tcm -> arbiter:sink0_valid

	de2i_150_qsys_tristate_conduit_pin_sharer_0_pin_sharer pin_sharer (
		.clk                          (clk_clk),                   //      clk.clk
		.reset                        (reset_reset),               //    reset.reset
		.request                      (request),                   //      tcm.request
		.grant                        (grant),                     //         .grant
		.ssram1_cs_n                  (ssram1_cs_n),               //         .ssram1_cs_n_out
		.fs_addr                      (fs_addr),                   //         .fs_addr_out
		.ssram_oe_n                   (ssram_oe_n),                //         .ssram_oe_n_out
		.ssram_be_n                   (ssram_be_n),                //         .ssram_be_n_out
		.ssram_adsc_n                 (ssram_adsc_n),              //         .ssram_adsc_n_out
		.ssram_we_n                   (ssram_we_n),                //         .ssram_we_n_out
		.fs_data                      (fs_data),                   //         .fs_data_out
		.fs_data_in                   (fs_data_in),                //         .fs_data_in
		.fs_data_outen                (fs_data_outen),             //         .fs_data_outen
		.ssram0_cs_n                  (ssram0_cs_n),               //         .ssram0_cs_n_out
		.tcs0_request                 (tcs0_request),              //     tcs0.request
		.tcs0_grant                   (tcs0_grant),                //         .grant
		.tcs0_tcm_address_out         (tcs0_address_out),          //         .address_out
		.tcs0_tcm_byteenable_n_out    (tcs0_byteenable_n_out),     //         .byteenable_n_out
		.tcs0_tcm_outputenable_n_out  (tcs0_outputenable_n_out),   //         .outputenable_n_out
		.tcs0_tcm_begintransfer_n_out (tcs0_begintransfer_n_out),  //         .begintransfer_n_out
		.tcs0_tcm_write_n_out         (tcs0_write_n_out),          //         .write_n_out
		.tcs0_tcm_data_out            (tcs0_data_out),             //         .data_out
		.tcs0_tcm_data_in             (tcs0_data_in),              //         .data_in
		.tcs0_tcm_data_outen          (tcs0_data_outen),           //         .data_outen
		.tcs0_tcm_chipselect_n_out    (tcs0_chipselect_n_out),     //         .chipselect_n_out
		.tcs1_request                 (tcs1_request),              //     tcs1.request
		.tcs1_grant                   (tcs1_grant),                //         .grant
		.tcs1_tcm_address_out         (tcs1_address_out),          //         .address_out
		.tcs1_tcm_byteenable_n_out    (tcs1_byteenable_n_out),     //         .byteenable_n_out
		.tcs1_tcm_outputenable_n_out  (tcs1_outputenable_n_out),   //         .outputenable_n_out
		.tcs1_tcm_begintransfer_n_out (tcs1_begintransfer_n_out),  //         .begintransfer_n_out
		.tcs1_tcm_write_n_out         (tcs1_write_n_out),          //         .write_n_out
		.tcs1_tcm_data_out            (tcs1_data_out),             //         .data_out
		.tcs1_tcm_data_in             (tcs1_data_in),              //         .data_in
		.tcs1_tcm_data_outen          (tcs1_data_outen),           //         .data_outen
		.tcs1_tcm_chipselect_n_out    (tcs1_chipselect_n_out),     //         .chipselect_n_out
		.ack                          (arbiter_grant_ready),       //    grant.ready
		.next_grant                   (arbiter_grant_data),        //         .data
		.arb_ssram1_tcm               (pin_sharer_tcs1_arb_valid), // tcs1_arb.valid
		.arb_ssram0_tcm               (pin_sharer_tcs0_arb_valid)  // tcs0_arb.valid
	);

	de2i_150_qsys_tristate_conduit_pin_sharer_0_arbiter arbiter (
		.clk         (clk_clk),                   //       clk.clk
		.reset       (reset_reset),               // clk_reset.reset
		.ack         (arbiter_grant_ready),       //     grant.ready
		.next_grant  (arbiter_grant_data),        //          .data
		.sink0_valid (pin_sharer_tcs0_arb_valid), //     sink0.valid
		.sink1_valid (pin_sharer_tcs1_arb_valid)  //     sink1.valid
	);

endmodule
