
*** Running vivado
    with args -log Lab_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_9.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab_9.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/zyhwork/Frequency_Divider_Demo/Frequency_Divider_Demo.srcs/xgui'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zyhwork/Frequency_Divider_Demo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_9 -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.980 ; gain = 104.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_9' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/Lab_9.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_5_10' [D:/zyhwork/Lab_9/Lab_9.runs/synth_1/.Xil/Vivado-14936-LAPTOP-URFJDTFC/realtime/clk_5_10_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5_10' (1#1) [D:/zyhwork/Lab_9/Lab_9.runs/synth_1/.Xil/Vivado-14936-LAPTOP-URFJDTFC/realtime/clk_5_10_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/Driver_DAC.v:63]
INFO: [Synth 8-6157] synthesizing module 'DDS_Addr_Generator' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:23]
	Parameter NWORD bound to: 256 - type: integer 
	Parameter Freq bound to: 1000 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:36]
INFO: [Synth 8-6157] synthesizing module 'clk_division_0' [D:/zyhwork/Lab_9/Lab_9.runs/synth_1/.Xil/Vivado-14936-LAPTOP-URFJDTFC/realtime/clk_division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_division_0' (2#1) [D:/zyhwork/Lab_9/Lab_9.runs/synth_1/.Xil/Vivado-14936-LAPTOP-URFJDTFC/realtime/clk_division_0_stub.v:6]
ERROR: [Synth 8-448] named port connection 'clk_100MHz' does not exist for instance 'clk_division0' of module 'clk_division_0' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:37]
ERROR: [Synth 8-448] named port connection 'clk_mode' does not exist for instance 'clk_division0' of module 'clk_division_0' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:38]
ERROR: [Synth 8-448] named port connection 'clk_out' does not exist for instance 'clk_division0' of module 'clk_division_0' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:39]
WARNING: [Synth 8-350] instance 'clk_division0' of module 'clk_division_0' requires 4 connections, but only 0 given [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:36]
ERROR: [Synth 8-6156] failed synthesizing module 'DDS_Addr_Generator' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/DDS_Addr_Generator.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Driver_DAC' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/Driver_DAC.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Lab_9' [D:/zyhwork/Lab_9/Lab_9.srcs/sources_1/new/Lab_9.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.434 ; gain = 160.855
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jul 23 17:20:23 2020...
