# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../period-counter.srcs/sources_1/new/Top_level.vhd" \
"C:/Users/246936/Downloads/angle2pulse.vhd" \
"../../../../period-counter.srcs/sources_1/new/bin2PWM.vhd" \
"C:/Users/246936/Documents/counter/counter.srcs/sources_1/new/clock_enable.vhd" \
"../../../../period-counter.srcs/sim_1/new/tb_toplevel.vhd" \

# Do not sort compile order
nosort
