
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001213                       # Number of seconds simulated
sim_ticks                                  1212534500                       # Number of ticks simulated
final_tick                               2255654019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30023610                       # Simulator instruction rate (inst/s)
host_op_rate                                 30023536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              371524809                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729104                       # Number of bytes of host memory used
host_seconds                                     3.26                       # Real time elapsed on the host
sim_insts                                    97986721                       # Number of instructions simulated
sim_ops                                      97986721                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       449600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1001792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1451392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       449600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        449600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       607296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          607296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    370793573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    826196698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1196990271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    370793573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        370793573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       500848429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            500848429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       500848429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    370793573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    826196698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1697838701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9489                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9489                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1447680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  605952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1451392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               607296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              507                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1212503000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.656575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.695833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.426151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3713     46.45%     46.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1934     24.20%     70.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          640      8.01%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          336      4.20%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          223      2.79%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          150      1.88%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          124      1.55%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          104      1.30%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          769      9.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7993                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.731164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.735961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.418577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42      7.19%      7.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           177     30.31%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            77     13.18%     50.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            63     10.79%     61.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            68     11.64%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            44      7.53%     80.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            37      6.34%     86.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            16      2.74%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            15      2.57%     92.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             9      1.54%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.37%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      1.03%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      1.37%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.34%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.34%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.51%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.212329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.664812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              525     89.90%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.20%     91.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41      7.02%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.54%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           584                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    409587250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               833712250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113100000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18107.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36857.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1193.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1196.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37694.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29627640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16165875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85597200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37538640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             78826800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            793858095                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             27929250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1069543500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            885.999785                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     41996500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      40300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1125153500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30504600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16644375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90183600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23502960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             78826800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            800892180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             21756000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1062310515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            880.011693                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     31304750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      40300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1135563750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1100589000     90.91%     90.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1276000      0.11%     91.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               108748500      8.98%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1210613500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          877394000     72.48%     72.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            333212500     27.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18292                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.898480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    24.745115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   487.254885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.048330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.951670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187900                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133281                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133281                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58751                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2227                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2227                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2374                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2374                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192032                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192032                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192032                       # number of overall hits
system.cpu.dcache.overall_hits::total          192032                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27870                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67491                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          404                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        95361                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        95361                       # number of overall misses
system.cpu.dcache.overall_misses::total         95361                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1721857501                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1721857501                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5021680992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5021680992                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28947500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28947500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        94002                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        94002                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6743538493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6743538493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6743538493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6743538493                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287393                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287393                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172943                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534616                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.153554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.153554                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.001682                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001682                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.331814                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.331814                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.331814                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.331814                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61781.754611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61781.754611                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74405.194648                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74405.194648                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 71652.227723                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71652.227723                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70715.895314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70715.895314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70715.895314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70715.895314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       392939                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.070834                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11002                       # number of writebacks
system.cpu.dcache.writebacks::total             11002                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18887                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18887                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58390                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          181                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77277                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9101                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18084                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18084                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    650340750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    650340750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    776073278                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    776073278                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        87998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        87998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1426414028                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1426414028                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1426414028                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1426414028                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.001682                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001682                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062924                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72396.832907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72396.832907                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85273.407098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85273.407098                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 72286.995516                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72286.995516                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78877.130502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78877.130502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78877.130502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78877.130502                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10171                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.723185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.710648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.830734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.892451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.042638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.956821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            340405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           340405                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152987                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152987                       # number of overall hits
system.cpu.icache.overall_hits::total          152987                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12121                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12121                       # number of overall misses
system.cpu.icache.overall_misses::total         12121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    753537496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    753537496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    753537496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    753537496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    753537496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    753537496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       165108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       165108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165108                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       165108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165108                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073413                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073413                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62167.931359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62167.931359                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62167.931359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62167.931359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62167.931359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62167.931359                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.847826                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1932                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1932                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1932                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1932                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1932                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1932                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10189                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10189                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    627974750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627974750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    627974750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627974750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    627974750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627974750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.061711                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061711                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.061711                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061711                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61632.618510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61632.618510                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61632.618510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61632.618510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61632.618510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61632.618510                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23780                       # number of replacements
system.l2.tags.tagsinuse                  2392.341650                       # Cycle average of tags in use
system.l2.tags.total_refs                        7359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309462                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      888.912941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        115.673605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        186.447638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   588.500139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   612.807326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.037403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.146017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122253                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    664468                       # Number of tag accesses
system.l2.tags.data_accesses                   664468                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1903                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5049                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11002                       # number of Writeback hits
system.l2.Writeback_hits::total                 11002                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   736                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2639                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5785                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3146                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2639                       # number of overall hits
system.l2.overall_hits::total                    5785                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7025                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7300                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14325                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8354                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7025                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15654                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22679                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7025                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15654                       # number of overall misses
system.l2.overall_misses::total                 22679                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    584667000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    636326750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1220993750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    757830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     757830500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    584667000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1394157250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1978824250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    584667000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1394157250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1978824250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19374                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11002                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11002                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9090                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28464                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28464                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.690689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.793220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.739393                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.642857                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.919032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919032                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.690689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.855737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796761                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.690689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.855737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796761                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83226.619217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87168.047945                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85235.165794                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90714.687575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90714.687575                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83226.619217                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89060.767216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87253.593633                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83226.619217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89060.767216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87253.593633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9489                       # number of writebacks
system.l2.writebacks::total                      9489                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7300                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14325                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8354                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22679                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22679                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    496542500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    544956750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1041499250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       162008                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    654436500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    654436500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    496542500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1199393250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1695935750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    496542500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1199393250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1695935750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.690689                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.793220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.739393                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.919032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.919032                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.690689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.855737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.690689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.855737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796761                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70682.206406                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74651.609589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72705.008726                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.888889                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78338.101508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78338.101508                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70682.206406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76618.963204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74780.005732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70682.206406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76618.963204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74780.005732                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14325                       # Transaction distribution
system.membus.trans_dist::ReadResp              14324                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9489                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8354                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8354                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2058688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2058696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2058696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32180                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76302500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120454740                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          243808                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201453                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11257                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       174883                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83583                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.793668                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14415                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          515                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199755                       # DTB read hits
system.switch_cpus.dtb.read_misses               2996                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60859                       # DTB read accesses
system.switch_cpus.dtb.write_hits              137175                       # DTB write hits
system.switch_cpus.dtb.write_misses              1368                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25774                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336930                       # DTB hits
system.switch_cpus.dtb.data_misses               4364                       # DTB misses
system.switch_cpus.dtb.data_acv                    84                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86633                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59610                       # ITB hits
system.switch_cpus.itb.fetch_misses              1054                       # ITB misses
system.switch_cpus.itb.fetch_acv                   36                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60664                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2425069                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       433947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1273295                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              243808                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97998                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1262824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32238                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          815                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        33078                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            165110                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1746859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.728905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.051127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1507860     86.32%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16179      0.93%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28788      1.65%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18329      1.05%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45845      2.62%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10825      0.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18524      1.06%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8168      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92341      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1746859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.100537                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.525055                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311150                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1233701                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152958                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34254                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14795                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12295                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1344                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1081930                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4278                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14795                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           329177                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          439478                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       519473                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            168072                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        275863                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1027204                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1391                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24727                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16813                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         202036                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       687359                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1315237                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1311986                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2834                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493867                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           193484                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31933                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3596                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            227729                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       193182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147835                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        39125                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20865                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             939387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            896260                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       239349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       135531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1746859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.513069                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.229658                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1381807     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       141581      8.10%     87.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73238      4.19%     91.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61065      3.50%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47750      2.73%     97.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23165      1.33%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11688      0.67%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4465      0.26%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2100      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1746859                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1301      4.15%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18437     58.76%     62.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11641     37.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        521322     58.17%     58.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          755      0.08%     58.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212334     23.69%     82.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140579     15.69%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         896260                       # Type of FU issued
system.switch_cpus.iq.rate                   0.369581                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31379                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035011                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3563603                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1202437                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       834988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8684                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4516                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4139                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         922654                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4525                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7808                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54817                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1038                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        19030                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34489                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14795                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          159905                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        245282                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       986603                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        193182                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147835                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21828                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        243450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1038                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        883080                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203945                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13179                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19989                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342917                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119321                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138972                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.364146                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 846799                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                839127                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            404819                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541228                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.346022                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747964                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       235736                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12714                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1705704                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.434973                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.374379                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1437385     84.27%     84.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       123831      7.26%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49794      2.92%     94.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21307      1.25%     95.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21271      1.25%     96.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8166      0.48%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8191      0.48%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6537      0.38%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29222      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1705704                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741935                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741935                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267170                       # Number of memory references committed
system.switch_cpus.commit.loads                138365                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98740                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712711                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433597     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142553     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129151     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741935                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29222                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2636940                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1996913                       # The number of ROB writes
system.switch_cpus.timesIdled                    6997                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  678210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727260                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.334528                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.334528                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.299892                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.299892                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1167592                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578988                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2718                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25415                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19392                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19391                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11002                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9090                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       650944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1874824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2525768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              18                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39503    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39503                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30754000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16666999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29879510                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019079                       # Number of seconds simulated
sim_ticks                                 19078618500                       # Number of ticks simulated
final_tick                               2275906025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1389762                       # Simulator instruction rate (inst/s)
host_op_rate                                  1389762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              174734143                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731152                       # Number of bytes of host memory used
host_seconds                                   109.19                       # Real time elapsed on the host
sim_insts                                   151743340                       # Number of instructions simulated
sim_ops                                     151743340                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1656064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1773952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3430272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1656064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1656064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1868928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1868928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        25876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        27718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               53598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     86802092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     92981156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           13418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             179796666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     86802092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86802092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        97959294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97959294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        97959294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     86802092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     92981156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          13418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            277755960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       53597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44754                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53597                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3410112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2143552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3430208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2864256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1959                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   19078615000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53597                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    172                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.509982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.671113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.508199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11245     48.28%     48.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5886     25.27%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1836      7.88%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          862      3.70%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          531      2.28%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          330      1.42%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          258      1.11%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          207      0.89%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2136      9.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.198574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.410559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             961     52.72%     52.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42      2.30%     55.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           106      5.81%     60.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            89      4.88%     65.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            86      4.72%     70.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            84      4.61%     75.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            64      3.51%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            58      3.18%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            49      2.69%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            51      2.80%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            39      2.14%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            39      2.14%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           30      1.65%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           33      1.81%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           22      1.21%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           21      1.15%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           12      0.66%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            8      0.44%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.27%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.27%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            6      0.33%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            4      0.22%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.05%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            2      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1823                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.372463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.487479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     18.492858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1787     98.03%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            25      1.37%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             4      0.22%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.16%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1823                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    918820404                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1917876654                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  266415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17244.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35994.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    179.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    36134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     193984.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                139633200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 76188750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               355836000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              196972560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1401591360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4846648725                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8624052750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            15640923345                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            728.869150                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  14237064250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     637000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4202248250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                154639800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 84376875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               404804400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              141516720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1401591360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5025082095                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8467532250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            15679543500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.668854                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  13991466000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     637000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4447972000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       77                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      51561                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1756     38.73%     38.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.82%     39.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      20      0.44%     39.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2721     60.01%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4534                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1754     49.20%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      1.04%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       20      0.56%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1754     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3565                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              17871214000     93.66%     93.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                35832500      0.19%     93.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16478000      0.09%     93.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1156711500      6.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          19080236000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998861                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644616                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786281                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.11%      1.11% # number of syscalls executed
system.cpu.kern.syscall::3                         65     72.22%     73.33% # number of syscalls executed
system.cpu.kern.syscall::4                          6      6.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      2.22%     82.22% # number of syscalls executed
system.cpu.kern.syscall::17                         4      4.44%     86.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.11%     87.78% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.11%     88.89% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.11%     90.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.11%     91.11% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.11%     92.22% # number of syscalls executed
system.cpu.kern.syscall::71                         3      3.33%     95.56% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.11%     96.67% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.11%     97.78% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.11%     98.89% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.11%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     90                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   134      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4148      8.29%      8.58% # number of callpals executed
system.cpu.kern.callpal::rdps                     173      0.35%      8.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      8.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      8.93% # number of callpals executed
system.cpu.kern.callpal::rti                      329      0.66%      9.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.23%      9.81% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%      9.82% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     90.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50012                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               456                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 291                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   7                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 294                      
system.cpu.kern.mode_good::user                   291                      
system.cpu.kern.mode_good::idle                     3                      
system.cpu.kern.mode_switch_good::kernel     0.644737                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.428571                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.779841                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2888836500     15.14%     15.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          15585425000     81.68%     96.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            605974500      3.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      134                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             38716                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.975451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14842057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38716                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            383.357191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.975451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          60066347                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         60066347                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10269791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10269791                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4542160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4542160                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13688                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13688                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        13795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        13795                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14811951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14811951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14811951                       # number of overall hits
system.cpu.dcache.overall_hits::total        14811951                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        85714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85714                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        80902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80902                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          853                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          853                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       166616                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166616                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       166616                       # number of overall misses
system.cpu.dcache.overall_misses::total        166616                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   5603039731                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5603039731                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5237598867                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5237598867                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     56428749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56428749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  10840638598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10840638598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  10840638598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10840638598                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10355505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10355505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4623062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4623062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        14541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        13797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        13797                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     14978567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14978567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     14978567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14978567                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008277                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008277                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017500                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.058662                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058662                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000145                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000145                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 65369.014758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65369.014758                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64740.041865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64740.041865                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 66153.281360                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66153.281360                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 65063.610926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65063.610926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 65063.610926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65063.610926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       522736                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12084                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.258524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        19877                       # number of writebacks
system.cpu.dcache.writebacks::total             19877                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        62047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62047                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        66384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66384                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          259                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          259                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       128431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       128431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       128431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       128431                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        23667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23667                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        14518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14518                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          594                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          594                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        38185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        38185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38185                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          672                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          672                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1597400537                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1597400537                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    953625305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    953625305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     37757250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     37757250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2551025842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2551025842                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2551025842                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2551025842                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    155345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    155345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    124096500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    124096500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    279442000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    279442000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.040850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040850                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000145                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67494.846706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67494.846706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65685.721518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65685.721518                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 63564.393939                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63564.393939                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 66807.014325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66807.014325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 66807.014325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66807.014325                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204133.377135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204133.377135                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 184667.410714                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 184667.410714                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195004.884857                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 195004.884857                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            228003                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.986316                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9798683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            228003                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.976114                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.986316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.996067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20254983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20254983                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      9776903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9776903                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      9776903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9776903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      9776903                       # number of overall hits
system.cpu.icache.overall_hits::total         9776903                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       236562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        236562                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       236562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         236562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       236562                       # number of overall misses
system.cpu.icache.overall_misses::total        236562                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   5189282162                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5189282162                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   5189282162                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5189282162                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   5189282162                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5189282162                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     10013465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10013465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     10013465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10013465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     10013465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10013465                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.023624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.023624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023624                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21936.245728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21936.245728                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21936.245728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21936.245728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21936.245728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21936.245728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3397                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.907407                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         8509                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8509                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         8509                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8509                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         8509                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8509                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       228053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228053                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       228053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       228053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228053                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4549189335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4549189335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4549189335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4549189335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4549189335                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4549189335                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.022775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022775                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.022775                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022775                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.022775                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022775                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 19947.947780                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19947.947780                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 19947.947780                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19947.947780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 19947.947780                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19947.947780                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16224                       # Transaction distribution
system.iobus.trans_dist::WriteResp                672                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2523                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              975000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            90350051                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2194000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15652555                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        15552                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        15552                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5704475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5704475                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3408325021                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3408325021                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5704475                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5704475                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5704475                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5704475                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 135820.833333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 135820.833333                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219156.701453                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219156.701453                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 135820.833333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 135820.833333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 135820.833333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 135820.833333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         31840                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5029                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.331279                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           42                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           42                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3489475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3489475                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2599511131                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2599511131                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3489475                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3489475                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3489475                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3489475                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 83082.738095                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 83082.738095                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167149.635481                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167149.635481                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 83082.738095                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 83082.738095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 83082.738095                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 83082.738095                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     55659                       # number of replacements
system.l2.tags.tagsinuse                  2521.104384                       # Cycle average of tags in use
system.l2.tags.total_refs                      212152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.811639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      560.540640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.016050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   989.577351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   970.970343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.060399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.059263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.153876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.131653                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4657112                       # Number of tag accesses
system.l2.tags.data_accesses                  4657112                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       202118                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7130                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  209248                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            19877                       # number of Writeback hits
system.l2.Writeback_hits::total                 19877                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         3878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3878                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        202118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         11008                       # number of demand (read+write) hits
system.l2.demand_hits::total                   213126                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       202118                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        11008                       # number of overall hits
system.l2.overall_hits::total                  213126                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        25876                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        17126                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43002                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10594                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        25876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        27720                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53596                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        25876                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        27720                       # number of overall misses
system.l2.overall_misses::total                 53596                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2198479064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1534160032                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3732639096                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31999                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    895354499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     895354499                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2198479064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2429514531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4627993595                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2198479064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2429514531                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4627993595                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       227994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        24256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              252250                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        19877                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19877                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        14472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14472                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       227994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        38728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               266722                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       227994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        38728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              266722                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.113494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.706052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170474                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.764706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.764706                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.732034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732034                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.113494                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.715761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.200943                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.113494                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.715761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.200943                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84962.090895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 89580.756277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86801.523092                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   820.487179                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   820.487179                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84515.244384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84515.244384                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84962.090895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87644.824351                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86349.608086                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84962.090895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87644.824351                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86349.608086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13650                       # number of writebacks
system.l2.writebacks::total                     13650                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        25875                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        17126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            43001                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10594                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        25875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        27720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        25875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        27720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53595                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          672                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          672                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1433                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1433                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1873455186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1319502468                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3192957654                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       708030                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       708030                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    764103501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    764103501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1873455186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2083605969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3957061155                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1873455186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2083605969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3957061155                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    144691500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    144691500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    115360500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    115360500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    260052000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    260052000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.113490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.706052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170470                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.764706                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.732034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.732034                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.113490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.715761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.113490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.715761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200940                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72404.065159                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77046.739928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74253.102346                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18154.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18154.615385                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72126.062016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72126.062016                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72404.065159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75166.160498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73832.655192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72404.065159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75166.160498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73832.655192                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190133.377135                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190133.377135                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 171667.410714                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 171667.410714                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 181473.831124                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 181473.831124                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               43804                       # Transaction distribution
system.membus.trans_dist::ReadResp              43804                       # Transaction distribution
system.membus.trans_dist::WriteReq                672                       # Transaction distribution
system.membus.trans_dist::WriteResp               672                       # Transaction distribution
system.membus.trans_dist::Writeback             29202                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        15552                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10593                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10593                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       120919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       123787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1990912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1990912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2523                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4303616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4306139                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6297051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               38                       # Total snoops (count)
system.membus.snoop_fanout::samples             99921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   99921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               99921                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2455500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           291973422                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15832445                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          288592313                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        13176674                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     10726293                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       288680                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     11256201                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6423036                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     57.062201                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          415916                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1646                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11517781                       # DTB read hits
system.switch_cpus.dtb.read_misses               3232                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         11165994                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4851752                       # DTB write hits
system.switch_cpus.dtb.write_misses              5482                       # DTB write misses
system.switch_cpus.dtb.write_acv                   66                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         4649818                       # DTB write accesses
system.switch_cpus.dtb.data_hits             16369533                       # DTB hits
system.switch_cpus.dtb.data_misses               8714                       # DTB misses
system.switch_cpus.dtb.data_acv                    95                       # DTB access violations
system.switch_cpus.dtb.data_accesses         15815812                       # DTB accesses
system.switch_cpus.itb.fetch_hits             9693822                       # ITB hits
system.switch_cpus.itb.fetch_misses              6466                       # ITB misses
system.switch_cpus.itb.fetch_acv                  162                       # ITB acv
system.switch_cpus.itb.fetch_accesses         9700288                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 36989036                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     15318100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               65485117                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            13176674                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6838952                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              17448022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          689216                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                552                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         3413                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       632185                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        11365                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          10013467                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        202552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     33758335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.939821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.885069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         19850585     58.80%     58.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2440645      7.23%     66.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1583985      4.69%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1454184      4.31%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1275537      3.78%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1365495      4.04%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           984230      2.92%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           750445      2.22%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4053229     12.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     33758335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.356232                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.770393                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         13965821                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6787193                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          11577840                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1086507                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         340974                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1761913                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3689                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       62306861                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10166                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         340974                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         14454870                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1337927                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2804296                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12158896                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2661372                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       61109322                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         11099                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2061931                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         100117                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         192202                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     44427678                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      80363489                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     80090259                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       272871                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      39712923                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          4714756                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       259340                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        21517                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5322831                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     11862569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5009596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       403905                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       142049                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           58140646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       714418                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          56523922                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         9669                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5814827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2889601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       629443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     33758335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.674369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.794061                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12661151     37.51%     37.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5473282     16.21%     53.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5922893     17.54%     71.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4523081     13.40%     84.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2444441      7.24%     91.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1301280      3.85%     95.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       857321      2.54%     98.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       391567      1.16%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183319      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     33758335                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           40906      9.13%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         211494     47.19%     56.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        195747     43.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      39682805     70.21%     70.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        28238      0.05%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        66035      0.12%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        57316      0.10%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11715986     20.73%     91.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4893415      8.66%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        80092      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       56523922                       # Type of FU issued
system.switch_cpus.iq.rate                   1.528126                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              448149                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007928                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    146638242                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     64366481                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55447706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       625756                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       306694                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       288445                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       56653063                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          318983                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1122637                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1249926                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6655                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       371736                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4924                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        71979                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         340974                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          847251                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        362469                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     59787678                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       222844                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      11862569                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5009596                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       687364                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        359495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6655                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       133581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       228205                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       361786                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      56124163                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11567617                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       399760                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                932614                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             16425404                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9553173                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4857787                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.517319                       # Inst execution rate
system.switch_cpus.iew.wb_sent               55843943                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              55736151                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          35004272                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          47167661                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.506829                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.742124                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      5845671                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        84975                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       336607                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     32854964                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.641667                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.259872                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13523898     41.16%     41.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7573332     23.05%     64.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5706374     17.37%     81.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1045146      3.18%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1150784      3.50%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       856133      2.61%     90.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       351554      1.07%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       359666      1.09%     93.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2288077      6.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     32854964                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     53936921                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53936921                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               15250501                       # Number of memory references committed
system.switch_cpus.commit.loads              10612641                       # Number of loads committed
system.switch_cpus.commit.membars               19636                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9000670                       # Number of branches committed
system.switch_cpus.commit.fp_insts             280386                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51623331                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       383916                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       896713      1.66%      1.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     37538167     69.60%     71.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27778      0.05%     71.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        65996      0.12%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        57311      0.11%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10632277     19.71%     91.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4638579      8.60%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        80090      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53936921                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       2288077                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             90329266                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120470069                       # The number of ROB writes
system.switch_cpus.timesIdled                  141356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 3230701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1168201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            53040232                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53040232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.697377                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.697377                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.433945                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.433945                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         75696245                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        41580364                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            272220                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           179856                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          535588                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          91591                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             253112                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            253097                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               672                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              672                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            19877                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        15589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14472                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       456047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       100333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                556380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14591616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3754971                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18346587                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15718                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           303775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.051456                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.220926                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 288144     94.85%     94.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  15631      5.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             303775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          164285499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            42000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         347142665                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63632746                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.520986                       # Number of seconds simulated
sim_ticks                                520986206500                       # Number of ticks simulated
final_tick                               2796892232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 447594                       # Simulator instruction rate (inst/s)
host_op_rate                                   447594                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              240060103                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732176                       # Number of bytes of host memory used
host_seconds                                  2170.23                       # Real time elapsed on the host
sim_insts                                   971383775                       # Number of instructions simulated
sim_ops                                     971383775                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1636736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3511296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5148032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1636736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1636736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1655552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1655552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        25574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        54864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      3141611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      6739710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9881321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      3141611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3141611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3177727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3177727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3177727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      3141611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      6739710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13059048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       80438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25868                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4406656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  741376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  948672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5148032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1655552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  11584                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           52                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              868                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  520986143000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.993315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.449738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.614726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19750     56.43%     56.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10434     29.81%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2050      5.86%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          909      2.60%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          464      1.33%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      0.83%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      0.63%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      0.31%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          776      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35002                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.122060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.561681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.169148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            496     55.54%     55.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          335     37.51%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           28      3.14%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      1.57%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.56%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.22%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.34%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.22%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.34%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.599104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.569369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              648     72.56%     72.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.34%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              184     20.60%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      4.82%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           893                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1021027250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2312039750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  344270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14828.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33578.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         8.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    39453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9222                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    4900815.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    58.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                246531600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                134516250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               585140400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              247944240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          35429849520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          28046361510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         300864891750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           365555235270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            673.902933                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 486095706000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17396860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17493208000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                312401880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                170457375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               712397400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              186611040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          35429849520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          40569257520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         289879895250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           367260869985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            677.047279                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 468005013750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17396860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   35584778750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    7312521                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  2432192     49.94%     49.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     534      0.01%     49.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 2437241     50.05%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              4869967                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   2432192     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      534      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  2432192     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               4864918                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             389228590000     74.71%     74.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               201090500      0.04%     74.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            131555809000     25.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         520985489500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.997928                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998963                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::71                        32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::73                        27      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::74                        32      0.00%      0.01% # number of syscalls executed
system.cpu.kern.syscall::256                   809600     33.33%     33.34% # number of syscalls executed
system.cpu.kern.syscall::257                  1619200     66.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                2428923                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   190      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               2439873     33.38%     33.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1128      0.02%     33.40% # number of callpals executed
system.cpu.kern.callpal::rti                  2429560     33.24%     66.63% # number of callpals executed
system.cpu.kern.callpal::callsys              2428988     33.23%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique               10048      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                7309787                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           2429750                       # number of protection mode switches
system.cpu.kern.mode_switch::user             2429345                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             2429345                      
system.cpu.kern.mode_good::user               2429345                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.999833                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999917                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       294834489500     56.59%     56.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         226151000000     43.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      190                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            732346                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263194265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            732346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.385134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1065251742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1065251742                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    155494434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155494434                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    109588403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      109588403                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         6083                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6083                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7195                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7195                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    265082837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        265082837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    265082837                       # number of overall hits
system.cpu.dcache.overall_hits::total       265082837                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       758147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        758147                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       274246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       274246                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1341                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1341                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1032393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1032393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1032393                       # number of overall misses
system.cpu.dcache.overall_misses::total       1032393                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  14395488258                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14395488258                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   9819075579                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9819075579                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     52848500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     52848500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  24214563837                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24214563837                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  24214563837                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24214563837                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    156252581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    156252581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109862649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109862649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         7424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7195                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    266115230                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    266115230                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    266115230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    266115230                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004852                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002496                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.180630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.180630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.003879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.003879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 18987.726995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18987.726995                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35803.897154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35803.897154                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 39409.768829                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 39409.768829                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23454.792736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23454.792736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23454.792736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23454.792736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       529478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17356                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.506914                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        81332                       # number of writebacks
system.cpu.dcache.writebacks::total             81332                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        87769                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        87769                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       213425                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       213425                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          123                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       301194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       301194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       301194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       301194                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       670378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       670378                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        60821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60821                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       731199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       731199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       731199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       731199                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          534                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          534                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          534                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          534                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  10137957753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10137957753                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1858635410                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1858635410                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     43184750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43184750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  11996593163                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11996593163                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  11996593163                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11996593163                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    119496500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    119496500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    119496500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    119496500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.164062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.164062                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002748                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 15122.748290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15122.748290                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 30559.106394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30559.106394                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 35455.459770                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35455.459770                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16406.741753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16406.741753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16406.741753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16406.741753                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223776.217228                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223776.217228                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223776.217228                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223776.217228                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             76631                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.500520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           131029590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1709.877073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.500520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.995118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995118                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         272296753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        272296753                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    136026833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       136026833                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    136026833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        136026833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    136026833                       # number of overall hits
system.cpu.icache.overall_hits::total       136026833                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        83196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83196                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        83196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        83196                       # number of overall misses
system.cpu.icache.overall_misses::total         83196                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3073331701                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3073331701                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3073331701                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3073331701                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3073331701                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3073331701                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    136110029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136110029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    136110029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136110029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    136110029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136110029                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000611                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000611                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000611                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000611                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000611                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000611                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 36940.858948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36940.858948                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 36940.858948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36940.858948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 36940.858948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36940.858948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1283                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.320000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6501                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6501                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6501                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6501                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6501                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6501                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        76695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        76695                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        76695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        76695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        76695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        76695                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2734231541                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2734231541                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2734231541                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2734231541                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2734231541                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2734231541                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000563                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000563                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 35650.714401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35650.714401                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 35650.714401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35650.714401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 35650.714401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35650.714401                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 534                       # Transaction distribution
system.iobus.trans_dist::WriteResp                534                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1068                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1068                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1068                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     4272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1068000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              534000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     83102                       # number of replacements
system.l2.tags.tagsinuse                  1974.431673                       # Cycle average of tags in use
system.l2.tags.total_refs                      703585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.466523                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      544.003396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   809.712829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   620.715448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.033203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.049421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.037885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.120510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.162903                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14390354                       # Number of tag accesses
system.l2.tags.data_accesses                 14390354                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        51049                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       639190                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  690239                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            81332                       # number of Writeback hits
system.l2.Writeback_hits::total                 81332                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        38292                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38292                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         51049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        677482                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728531                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        51049                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       677482                       # number of overall hits
system.l2.overall_hits::total                  728531                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        25575                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        32403                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57978                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 52                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        22462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22462                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        25575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        54865                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80440                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        25575                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        54865                       # number of overall misses
system.l2.overall_misses::total                 80440                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2120757250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2728494000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4849251250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1393465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1393465500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2120757250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   4121959500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6242716750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2120757250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   4121959500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6242716750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        76624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       671593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              748217                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        81332                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             81332                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        60754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60754                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        76624                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       732347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808971                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        76624                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       732347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808971                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.333773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.048248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.077488                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.742857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.742857                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.369721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369721                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.333773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.074917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099435                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.333773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.074917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099435                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82923.059629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84204.981020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83639.505502                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 62036.572879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62036.572879                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82923.059629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 75129.126037                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77607.120214                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82923.059629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 75129.126037                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77607.120214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                25868                       # number of writebacks
system.l2.writebacks::total                     25868                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        25575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        32403                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            57978                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            52                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        22462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22462                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        25575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        54865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        25575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        54865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80440                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          534                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          534                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          534                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          534                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1799294750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2323166500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4122461250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       939545                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       939545                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1119447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1119447500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1799294750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3442614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5241908750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1799294750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3442614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5241908750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    112554500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    112554500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    112554500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    112554500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.333773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.048248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.077488                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.742857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.742857                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.369721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.369721                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.333773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.074917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.333773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.074917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099435                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70353.655914                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71696.031232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71103.888544                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18068.173077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18068.173077                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 49837.392040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49837.392040                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70353.655914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 62746.997175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65165.449403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70353.655914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 62746.997175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65165.449403                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210776.217228                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210776.217228                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210776.217228                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210776.217228                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               57977                       # Transaction distribution
system.membus.trans_dist::ReadResp              57976                       # Transaction distribution
system.membus.trans_dist::WriteReq                534                       # Transaction distribution
system.membus.trans_dist::WriteResp               534                       # Transaction distribution
system.membus.trans_dist::Writeback             25868                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              52                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22462                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22462                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       186848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       187918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 187918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6807856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6807856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            106893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  106893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              106893                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1198500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           234735000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          427889205                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       139669880                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     92345807                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1894360                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     65872979                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        48330587                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.369366                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        18855809                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2658                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            163624453                       # DTB read hits
system.switch_cpus.dtb.read_misses               6048                       # DTB read misses
system.switch_cpus.dtb.read_acv                     2                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         60961613                       # DTB read accesses
system.switch_cpus.dtb.write_hits           114013156                       # DTB write hits
system.switch_cpus.dtb.write_misses              1415                       # DTB write misses
system.switch_cpus.dtb.write_acv                    1                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        23481963                       # DTB write accesses
system.switch_cpus.dtb.data_hits            277637609                       # DTB hits
system.switch_cpus.dtb.data_misses               7463                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses         84443576                       # DTB accesses
system.switch_cpus.itb.fetch_hits            90716520                       # ITB hits
system.switch_cpus.itb.fetch_misses           2542019                       # ITB misses
system.switch_cpus.itb.fetch_acv                  227                       # ITB acv
system.switch_cpus.itb.fetch_accesses        93258539                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1041972459                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    146319698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1184148612                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           139669880                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     67186396                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             712576452                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18445970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                245                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         9778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles    170849294                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         136110029                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        862939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               3                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1038978463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.139724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.567783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        838994566     80.75%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14574731      1.40%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         10082593      0.97%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15188170      1.46%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         26868788      2.59%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12452768      1.20%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         10731302      1.03%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10966979      1.06%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         99118566      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1038978463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.134044                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.136449                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109357092                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     765783976                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         122999794                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      31618790                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9218811                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20148617                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4249                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1000565279                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         14978                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9218811                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        129350975                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8354389                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    663367614                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         139392982                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      89293692                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      937661374                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         37373                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5625461                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13519806                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         169883                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    640167467                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1123688558                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    900831697                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    215569413                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     602631656                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         37535813                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     71478732                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2437766                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         241032397                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    165967694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    115522507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4594092                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       181118                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          856027325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     27072975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         861658273                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        20319                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     63459868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12116654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     14883765                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1038978463                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.829332                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.488324                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    681310204     65.58%     65.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    154080681     14.83%     80.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     62016611      5.97%     86.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     55255750      5.32%     91.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     44664904      4.30%     95.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19364041      1.86%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15717156      1.51%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4558565      0.44%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2010551      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1038978463                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2022634      5.48%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         17095      0.05%      5.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        818244      2.22%      7.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       371888      1.01%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv           210      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt           78      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17931353     48.55%     57.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15771369     42.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      2428866      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     409594206     47.54%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9377      0.00%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     73080915      8.48%     56.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9238679      1.07%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10464846      1.21%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     28272524      3.28%     61.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1914266      0.22%     62.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       409711      0.05%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    165981672     19.26%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    114027158     13.23%     94.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     46236053      5.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      861658273                       # Type of FU issued
system.switch_cpus.iq.rate                   0.826949                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            36932871                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042863                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2430041471                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    758555838                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    669365943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    369206728                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    188018386                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    183172042                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      710496286                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       185665992                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7323970                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3465383                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6516                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14439                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3222569                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          407                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        62106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9218811                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5828200                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        980486                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    928287569                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1040734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     165967694                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    115522507                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27057500                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          21111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        941768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14439                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1769016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7496063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9265079                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     852980776                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     163642401                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8677497                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              45187269                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            277658091                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         98921231                       # Number of branches executed
system.switch_cpus.iew.exec_stores          114015690                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.818621                       # Inst execution rate
system.switch_cpus.iew.wb_sent              852565146                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             852537985                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         390240053                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         480312732                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.818196                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.812471                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     73137335                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     12189210                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      9202707                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1024901746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.834358                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.924058                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    746002319     72.79%     72.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    124969310     12.19%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42471132      4.14%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     25241858      2.46%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     14784086      1.44%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13051268      1.27%     94.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7807121      0.76%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6334389      0.62%     95.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44240263      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1024901746                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    855135385                       # Number of instructions committed
system.switch_cpus.commit.committedOps      855135385                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              274802251                       # Number of memory references committed
system.switch_cpus.commit.loads             162502313                       # Number of loads committed
system.switch_cpus.commit.membars               11779                       # Number of memory barriers committed
system.switch_cpus.commit.branches           88580890                       # Number of branches committed
system.switch_cpus.commit.fp_insts          181925418                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         685282483                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13076589                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     37923814      4.43%      4.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    373440429     43.67%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7411      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     72704207      8.50%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      9156800      1.07%     57.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10446496      1.22%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     28083200      3.28%     62.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1912032      0.22%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       409600      0.05%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    162514092     19.00%     81.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    112301266     13.13%     94.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     46236038      5.41%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    855135385                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      44240263                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1908896705                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1870622633                       # The number of ROB writes
system.switch_cpus.timesIdled                   52158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2993996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           819640435                       # Number of Instructions Simulated
system.switch_cpus.committedOps             819640435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.271256                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.271256                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.786624                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.786624                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        877388708                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       470080204                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         211803964                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        148072468                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       305655740                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       39736942                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             748288                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            748287                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               534                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              534                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            81332                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60754                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       153319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1547234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1700553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4903936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     52079664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               56983600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              71                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           890978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 890978    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             890978                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          527088000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         120072708                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1104391040                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008243                       # Number of seconds simulated
sim_ticks                                  8242632000                       # Number of ticks simulated
final_tick                               2805134864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               21826340                       # Simulator instruction rate (inst/s)
host_op_rate                                 21826336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180807660                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733200                       # Number of bytes of host memory used
host_seconds                                    45.59                       # Real time elapsed on the host
sim_insts                                   995015524                       # Number of instructions simulated
sim_ops                                     995015524                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1001024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1340736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2341760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1001024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1001024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       720000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          720000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        15641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        20949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    121444704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    162658724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             284103427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    121444704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121444704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        87350739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87350739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        87350739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    121444704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    162658724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            371454167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       36590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11442                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2329088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  727040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2341760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               732288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    72                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              738                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8242691500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.788472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.345486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.056267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7113     49.76%     49.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3736     26.13%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1170      8.18%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          538      3.76%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          330      2.31%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          208      1.45%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          169      1.18%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          161      1.13%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          871      6.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14296                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.131805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.334365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.885652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             74     10.60%     10.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           223     31.95%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           144     20.63%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            71     10.17%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            55      7.88%     81.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            30      4.30%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           30      4.30%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           16      2.29%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           17      2.44%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           10      1.43%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            7      1.00%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.43%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.57%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.43%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.72%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           698                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.275072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.253246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              616     88.25%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.72%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      7.59%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.43%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.72%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           698                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    615533750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1297883750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  181960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16913.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35663.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       282.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    284.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    25400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     171608.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                294620760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                160755375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               705611400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              283610160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          35968414560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30029290335                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         304072874250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           371515176840                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            674.635050                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5324897000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     275340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2645419250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                372473640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                203234625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               876088200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              224661600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          35968414560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          42865982460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         292812621000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           373323476085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            677.918737                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4862822000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     275340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3106448500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      32895                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1000     43.98%     43.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      13      0.57%     44.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.35%     44.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1253     55.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2274                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       998     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       13      0.64%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.40%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      999     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2018                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               7828909000     94.99%     94.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                10974000      0.13%     95.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6746500      0.08%     95.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               394835000      4.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8241464500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.797287                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.887423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.96%      1.96% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.92%      5.88% # number of syscalls executed
system.cpu.kern.syscall::4                         26     50.98%     56.86% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.88%     62.75% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.96%     64.71% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.96%     66.67% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.96%     68.63% # number of syscalls executed
system.cpu.kern.syscall::45                         4      7.84%     76.47% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.96%     78.43% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.96%     80.39% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.96%     82.35% # number of syscalls executed
system.cpu.kern.syscall::71                         6     11.76%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                         2      3.92%     98.04% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.96%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     51                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2016      6.44%      6.84% # number of callpals executed
system.cpu.kern.callpal::rdps                      80      0.26%      7.10% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.10% # number of callpals executed
system.cpu.kern.callpal::rti                      238      0.76%      7.86% # number of callpals executed
system.cpu.kern.callpal::callsys                   68      0.22%      8.08% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.03%      8.11% # number of callpals executed
system.cpu.kern.callpal::rdunique               28752     91.89%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  31289                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               356                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 222                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 222                      
system.cpu.kern.mode_good::user                   222                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.623596                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768166                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1669351500     20.26%     20.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6572113000     79.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             26707                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7217153                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            265.151291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21730527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21730527                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      3344720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3344720                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1933784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1933784                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        11916                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11916                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12025                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12025                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      5278504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5278504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      5278504                       # number of overall hits
system.cpu.dcache.overall_hits::total         5278504                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        39288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39288                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        83566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        83566                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          649                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          649                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            7                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       122854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       122854                       # number of overall misses
system.cpu.dcache.overall_misses::total        122854                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2480854247                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2480854247                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   6072865497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6072865497                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     40306999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     40306999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       132502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       132502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   8553719744                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8553719744                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   8553719744                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8553719744                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3384008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3384008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      2017350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2017350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        12565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      5401358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5401358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      5401358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5401358                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011610                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.041424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041424                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.051651                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.051651                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000582                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000582                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022745                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022745                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022745                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022745                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 63145.343285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63145.343285                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 72671.487172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72671.487172                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 62106.315871                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62106.315871                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18928.857143                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18928.857143                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 69625.081349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69625.081349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 69625.081349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69625.081349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       457217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8934                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.177188                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        14728                       # number of writebacks
system.cpu.dcache.writebacks::total             14728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        24506                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24506                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        72068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72068                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          218                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          218                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        96574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        96574                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        96574                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        96574                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        14782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14782                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        11498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11498                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          431                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          431                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        26280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        26280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26280                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          336                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          336                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          197                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          533                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    973763003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    973763003                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    949024439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    949024439                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     24173001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24173001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       121998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       121998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1922787442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1922787442                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1922787442                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1922787442                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     73649500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     73649500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40906000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     40906000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    114555500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    114555500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.034302                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034302                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000582                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000582                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65874.915641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65874.915641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 82538.218734                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82538.218734                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 56085.849188                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56085.849188                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 17428.285714                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17428.285714                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73165.427778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73165.427778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73165.427778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73165.427778                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 219194.940476                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 219194.940476                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207644.670051                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207644.670051                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 214925.891182                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 214925.891182                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             47947                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.936817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9212521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             48459                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            190.109598                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.936817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8534983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8534983                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      4190851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4190851                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      4190851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4190851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      4190851                       # number of overall hits
system.cpu.icache.overall_hits::total         4190851                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        52660                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52660                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        52660                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        52660                       # number of overall misses
system.cpu.icache.overall_misses::total         52660                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1957158986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1957158986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1957158986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1957158986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1957158986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1957158986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      4243511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4243511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      4243511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4243511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      4243511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4243511                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.012410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012410                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.012410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.012410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012410                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 37165.951120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37165.951120                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 37165.951120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37165.951120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 37165.951120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37165.951120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2475                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.804348                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4700                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4700                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4700                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4700                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4700                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4700                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        47960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47960                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        47960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        47960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47960                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1672731260                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1672731260                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1672731260                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1672731260                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1672731260                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1672731260                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.011302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.011302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011302                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 34877.632611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34877.632611                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 34877.632611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34877.632611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 34877.632611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34877.632611                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  339                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 339                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 389                       # Transaction distribution
system.iobus.trans_dist::WriteResp                197                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          393                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          829                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    13141                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              501000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1063425                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              869000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              199500                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  195                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  211                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          192                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          192                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       358497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       358497                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     36272428                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     36272428                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       358497                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       358497                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       358497                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       358497                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 188918.895833                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 188918.895833                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           116                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.105263                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             192                       # number of writebacks
system.iocache.writebacks::total                  192                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     26288428                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     26288428                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       199497                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       199497                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       199497                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       199497                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 136918.895833                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 136918.895833                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     38210                       # number of replacements
system.l2.tags.tagsinuse                  2855.830660                       # Cycle average of tags in use
system.l2.tags.total_refs                       82007                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      567.613272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1217.527790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1070.689598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.074312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.065350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.174306                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.140015                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1479572                       # Number of tag accesses
system.l2.tags.data_accesses                  1479572                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        32303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4608                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   36911                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            14728                       # number of Writeback hits
system.l2.Writeback_hits::total                 14728                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1149                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         32303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5757                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38060                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        32303                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5757                       # number of overall hits
system.l2.overall_hits::total                   38060                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        15640                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        10603                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26243                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        10347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10347                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        15640                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        20950                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36590                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        15640                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        20950                       # number of overall misses
system.l2.overall_misses::total                 36590                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1285377000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    933188750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2218565750                       # number of ReadReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    924194999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     924194999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1285377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1857383749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3142760749                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1285377000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1857383749                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3142760749                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        47943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               63154                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        14728                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14728                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        11496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11496                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        47943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        26707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74650                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        47943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        26707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74650                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.326221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.697061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.415540                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.900052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900052                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.326221                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.784439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.490154                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.326221                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.784439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.490154                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82185.230179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88011.765538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84539.334299                       # average ReadReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data 15499.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15499.500000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89320.092684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89320.092684                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82185.230179                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88657.935513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85891.247581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82185.230179                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88657.935513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85891.247581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11058                       # number of writebacks
system.l2.writebacks::total                     11058                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        15640                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        10603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26243                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        10347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10347                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        15640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        20950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36590                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        15640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        20950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36590                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          336                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          336                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          197                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          197                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          533                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          533                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1088899000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    800030750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1888929750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        53003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        53003                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    796012501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    796012501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1088899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1596043251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2684942251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1088899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1596043251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2684942251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     68945500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68945500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     38345000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     38345000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    107290500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    107290500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.326221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.697061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.415540                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.900052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900052                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.326221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.784439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.490154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.326221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.784439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.490154                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69622.698210                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75453.244365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71978.422818                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17667.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17667.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76931.719436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76931.719436                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69622.698210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76183.448735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73379.126838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69622.698210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76183.448735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73379.126838                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205194.940476                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 205194.940476                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194644.670051                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194644.670051                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 201295.497186                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 201295.497186                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               26583                       # Transaction distribution
system.membus.trans_dist::ReadResp              26583                       # Transaction distribution
system.membus.trans_dist::WriteReq                197                       # Transaction distribution
system.membus.trans_dist::WriteResp               197                       # Transaction distribution
system.membus.trans_dist::Writeback             11250                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10346                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10346                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        84250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        85316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  85895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          829                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3049472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3050301                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3074877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples             48574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   48574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48574                       # Request fanout histogram
system.membus.reqLayer0.occupancy              859000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           103463027                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             208500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          196132744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5112649                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4153342                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       109931                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2916643                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2278425                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.118062                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          307637                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1005                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3880790                       # DTB read hits
system.switch_cpus.dtb.read_misses               3444                       # DTB read misses
system.switch_cpus.dtb.read_acv                    35                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3663828                       # DTB read accesses
system.switch_cpus.dtb.write_hits             2122175                       # DTB write hits
system.switch_cpus.dtb.write_misses              1372                       # DTB write misses
system.switch_cpus.dtb.write_acv                   52                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1964476                       # DTB write accesses
system.switch_cpus.dtb.data_hits              6002965                       # DTB hits
system.switch_cpus.dtb.data_misses               4816                       # DTB misses
system.switch_cpus.dtb.data_acv                    87                       # DTB access violations
system.switch_cpus.dtb.data_accesses          5628304                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4064118                       # ITB hits
system.switch_cpus.itb.fetch_misses              3955                       # ITB misses
system.switch_cpus.itb.fetch_acv                  253                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4068073                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 16470873                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      5349942                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               29203916                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5112649                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2586062                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               9017981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          308594                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 64                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       256371                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1228                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           4243512                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         83477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     14781201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.975747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.987830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8912191     60.29%     60.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           907377      6.14%     66.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           788740      5.34%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           442562      2.99%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542891      3.67%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           379108      2.56%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           423199      2.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           295989      2.00%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2089144     14.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14781201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.310405                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.773064                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          4317920                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5351381                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4053504                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        910113                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         148283                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       539929                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6088                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       27010816                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         23393                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         148283                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4683888                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          833178                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2105576                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4594277                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2415999                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       26488257                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3552                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1965277                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          18960                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         231196                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     20627004                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      39127602                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     39062466                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        64650                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      18948745                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1678256                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       172631                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16684                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4708932                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3973625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2186180                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       357174                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       109894                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           25258124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       471277                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          24812346                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4665                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2097654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1032765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       411268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     14781201                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.678642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.668875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4969243     33.62%     33.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2591575     17.53%     51.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3112696     21.06%     72.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2086828     14.12%     86.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1042893      7.06%     93.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       488265      3.30%     96.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       347687      2.35%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       100236      0.68%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        41778      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14781201                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11611      3.62%      3.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            220      0.07%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         182703     56.97%     60.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126179     39.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          499      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18435290     74.30%     74.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       172628      0.70%     75.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        13647      0.06%     75.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         4098      0.02%     75.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         8198      0.03%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3987009     16.07%     91.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2136178      8.61%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        54553      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24812346                       # Type of FU issued
system.switch_cpus.iq.rate                   1.506438                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              320713                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012926                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     64590063                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     27770553                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24449125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       141207                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        70761                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        70305                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       25061712                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           70848                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       452169                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       430535                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14318                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       156363                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        16725                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        51097                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         148283                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          494753                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        270709                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     26026295                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       142512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3973625                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      2186180                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       450416                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        267835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14318                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        73910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        67473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       141383                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      24676942                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3914306                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       135403                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                296894                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              6038293                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3009048                       # Number of branches executed
system.switch_cpus.iew.exec_stores            2123987                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.498217                       # Inst execution rate
system.switch_cpus.iew.wb_sent               24551831                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              24519430                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          16488346                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24613971                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.488654                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.669878                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2107002                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        60009                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       136812                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     14438310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.656040                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.028513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      5424450     37.57%     37.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2266443     15.70%     53.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4379636     30.33%     83.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       525215      3.64%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       496041      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       264507      1.83%     92.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       252306      1.75%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       149170      1.03%     95.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       680542      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14438310                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     23910421                       # Number of instructions committed
system.switch_cpus.commit.committedOps       23910421                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                5572907                       # Number of memory references committed
system.switch_cpus.commit.loads               3543090                       # Number of loads committed
system.switch_cpus.commit.membars               15777                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2884857                       # Number of branches committed
system.switch_cpus.commit.fp_insts              70011                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          23317914                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       279711                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       279170      1.17%      1.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     17791808     74.41%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       169616      0.71%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13637      0.06%     76.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         4097      0.02%     76.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         8194      0.03%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3558867     14.88%     91.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2030233      8.49%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        54553      0.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     23910421                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        680542                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             39754292                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            52383948                       # The number of ROB writes
system.switch_cpus.timesIdled                   25645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1689672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                14391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            23631749                       # Number of Instructions Simulated
system.switch_cpus.committedOps              23631749                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.696981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.696981                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.434760                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.434760                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         37493322                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19636746                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             64568                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            31440                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          192033                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          66630                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              63510                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63511                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               197                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              197                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            14728                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        95904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        69233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                165137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3068416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2652861                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5721277                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             215                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            90134                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046463                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89939     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    195      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90134                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59796000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          75063988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43797252                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
