12-06 21:33 MAIN           INFO     STARTING MIPS SIMULATOR
12-06 21:33 MIPS Simulator INFO     Starting simulator...
12-06 21:33 MIPS Parser    DEBUG    

12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R4 260', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '260', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R5 272', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '272', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 8', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '8', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 4', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '4', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 0', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '0', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 4(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '4(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 8(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '8(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.INV: 0>, 'unit': 'MEMORY', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F4 F6 F2', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F6', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F1', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F1', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F6 F1 F5', 'opcode': 'MUL.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F7 F2 F6', 'opcode': 'ADD.D', 'operand1': 'F7', 'operand2': 'F2', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F6 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'DADDI R4 R4 20', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '20', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R5 R5 8', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '8', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'BRANCH', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 18, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'BRANCH', 'isComplete': False, 'isExecutionDone': False, 'isReadDone': False, 'pipeStage': <PipeStage.INIT: 0>}
12-06 21:33 MIPS Parser    DEBUG    Total Number of instructions: 18

12-06 21:33 MIPS Parser    DEBUG    {'GG': 6}
12-06 21:33 MIPS Parser    DEBUG    Total Number of labels: 1

12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 0, 'availableCycleCounts': 0, 'instructionsOccupying': []}
12-06 21:33 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-06 21:33 MIPS Helper    DEBUG    I-Cache block size      :  4
12-06 21:33 MIPS Pipeline  DEBUG    Starting Pipeline...


12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 1
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 1: LI R4 260 at clock cycle 1
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    1
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 2
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 1 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 1: LI R4 260 at clock cycle 2
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    1
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 2: LI R5 272 at clock cycle 2
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 3
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 1: LI R4 260 at clock cycle 3
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    1
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {2: [1]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {2: [1]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 4
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 1: LI R4 260 at clock cycle 4
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    1
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {2: [1]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 5
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 1: LI R4 260 at clock cycle 5
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 2 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 2: LI R5 272 at clock cycle 6
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 3: LI R1 8 at clock cycle 6
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 7
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 2: LI R5 272 at clock cycle 7
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {3: [2]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {3: [2]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 8
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 2: LI R5 272 at clock cycle 8
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    2
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {3: [2]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 9
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 2: LI R5 272 at clock cycle 9
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 3 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 3: LI R1 8 at clock cycle 10
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 4: LI R2 4 at clock cycle 10
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 11
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 3: LI R1 8 at clock cycle 11
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {4: [3]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 4
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 4. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {4: [3]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 12
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 3: LI R1 8 at clock cycle 12
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    3
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {4: [3]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 13
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 3: LI R1 8 at clock cycle 13
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 4 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 4: LI R2 4 at clock cycle 14
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 5: LI R3 0 at clock cycle 14
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 15
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 4: LI R2 4 at clock cycle 15
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {5: [4]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {5: [4]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 16
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 4: LI R2 4 at clock cycle 16
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    4
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {5: [4]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 17
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 4: LI R2 4 at clock cycle 17
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 5 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 5: LI R3 0 at clock cycle 18
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 6: GG: L.D F1 4(R4) at clock cycle 18
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 19
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 5: LI R3 0 at clock cycle 19
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 6 is occupying unit MEMORY
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 6: GG: L.D F1 4(R4) at clock cycle 19
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 7: L.D F2 8(R5) at clock cycle 19
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 20
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 5: LI R3 0 at clock cycle 20
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    5
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 6: GG: L.D F1 4(R4) at clock cycle 20
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {7: [6]}
12-06 21:33 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {7: [6]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 21
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: LI R3 0 at clock cycle 21
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Current Stall: True
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 6: GG: L.D F1 4(R4) at clock cycle 21
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {7: [6]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 22
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 6: GG: L.D F1 4(R4) at clock cycle 22
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    6
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {7: [6]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 23
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: GG: L.D F1 4(R4) at clock cycle 23
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 7 is occupying unit MEMORY
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 7: L.D F2 8(R5) at clock cycle 24
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 8: ADD.D F4 F6 F2 at clock cycle 24
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 25
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 7: L.D F2 8(R5) at clock cycle 25
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 8 is occupying unit ADDER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 8: ADD.D F4 F6 F2 at clock cycle 25
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 9: SUB.D F5 F7 F1 at clock cycle 25
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    9
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 26
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 7: L.D F2 8(R5) at clock cycle 26
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Helper    DEBUG    {8: [7]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 9 is occupying unit ADDER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 9: SUB.D F5 F7 F1 at clock cycle 26
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    9
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 10: MUL.D F6 F1 F5 at clock cycle 26
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {8: [7]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 27
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 7: L.D F2 8(R5) at clock cycle 27
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    7
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Helper    DEBUG    {8: [7]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 8: ADD.D F4 F6 F2 at clock cycle 27
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8, 9
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 10 is occupying unit MULTIPLIER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 10: MUL.D F6 F1 F5 at clock cycle 27
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 11: ADD.D F7 F2 F6 at clock cycle 27
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {8: [7]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 28
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: L.D F2 8(R5) at clock cycle 28
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: False
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 9: SUB.D F5 F7 F1 at clock cycle 28
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    9
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 8: ADD.D F4 F6 F2 at clock cycle 28
12-06 21:33 MIPS Helper    DEBUG    {10: [9]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8, 10
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    {11: [8, 9]}
12-06 21:33 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [8, 9]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {10: [9]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 29
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    9
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 9: SUB.D F5 F7 F1 at clock cycle 29
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 9: SUB.D F5 F7 F1 at clock cycle 29
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    9, 8
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [8, 9]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {10: [9]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 30
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: SUB.D F5 F7 F1 at clock cycle 30
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 8: ADD.D F4 F6 F2 at clock cycle 31
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    8
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 10: MUL.D F6 F1 F5 at clock cycle 31
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 11: ADD.D F7 F2 F6 at clock cycle 31
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 12: ADD.D F6 F1 F7 at clock cycle 31
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [8]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 32
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: ADD.D F4 F6 F2 at clock cycle 32
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: False
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 32
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Helper    DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 11. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    WAW hazard for instruction 12. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 33
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 33
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 34
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 34
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 35
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 35
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 36
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 36
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 37
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 37
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 38
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 38
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 39
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 39
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 40
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 40
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 41
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 41
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 42
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 42
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 43
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 43
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 44
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 44
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 45
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 45
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 46
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 46
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 47
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 47
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 48
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 48
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 49
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 49
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 50
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 50
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 51
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 51
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 52
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 52
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 53
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 53
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 54
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 54
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 55
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 55
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 56
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 56
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 57
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 57
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 58
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 58
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 59
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 59
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 60
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F6 F1 F5 at clock cycle 60
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 61
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 10: MUL.D F6 F1 F5 at clock cycle 61
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    10
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {11: [10]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 62
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: MUL.D F6 F1 F5 at clock cycle 62
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 11: ADD.D F7 F2 F6 at clock cycle 63
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 12 is occupying unit ADDER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 12: ADD.D F6 F1 F7 at clock cycle 63
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 13: DADDI R4 R4 20 at clock cycle 63
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    13
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 64
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 11: ADD.D F7 F2 F6 at clock cycle 64
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Helper    DEBUG    {12: [11]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 13 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 13: DADDI R4 R4 20 at clock cycle 64
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    13
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 14: DADDI R5 R5 8 at clock cycle 64
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [11]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 65
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 11: ADD.D F7 F2 F6 at clock cycle 65
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    11
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Helper    DEBUG    {12: [11]}
12-06 21:33 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 12: ADD.D F6 F1 F7 at clock cycle 65
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12, 13
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Helper    DEBUG    {14: [13]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {14: [13]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {12: [11]}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 66
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: ADD.D F7 F2 F6 at clock cycle 66
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 13: DADDI R4 R4 20 at clock cycle 67
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    13
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 12: ADD.D F6 F1 F7 at clock cycle 67
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {14: [13]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 14
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 14. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {14: [13]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 68
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: DADDI R4 R4 20 at clock cycle 68
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Currently executing instruction 12: ADD.D F6 F1 F7 at clock cycle 69
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 14 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 14: DADDI R5 R5 8 at clock cycle 69
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 15: DSUB R1 R1 R2 at clock cycle 69
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 70
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 12: ADD.D F6 F1 F7 at clock cycle 70
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    12
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 14: DADDI R5 R5 8 at clock cycle 70
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {15: [14]}
12-06 21:33 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {15: [14]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 71
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: ADD.D F6 F1 F7 at clock cycle 71
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Current Stall: True
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 14: DADDI R5 R5 8 at clock cycle 71
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    14
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {15: [14]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 72
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: DADDI R5 R5 8 at clock cycle 72
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 15 is occupying unit INTEGER
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 15: DSUB R1 R1 R2 at clock cycle 73
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 16: BNE R1 R3 GG at clock cycle 73
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 74
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 15: DSUB R1 R1 R2 at clock cycle 74
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {16: [15]}
12-06 21:33 MIPS Pipeline  DEBUG    WAW hazard for instruction 16. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {16: [15]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 75
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 15: DSUB R1 R1 R2 at clock cycle 75
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    15
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {16: [15]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 76
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 15: DSUB R1 R1 R2 at clock cycle 76
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 16 is occupying unit BRANCH
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 16: BNE R1 R3 GG at clock cycle 77
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 17: HLT at clock cycle 77
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    17
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 78
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read instruction 16: BNE R1 R3 GG at clock cycle 78
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    {17: [16]}
12-06 21:33 MIPS Simulator DEBUG    Unit BRANCH is not available for instruction 17
12-06 21:33 MIPS Pipeline  DEBUG    Structural Hazard for instruction 17. Pipeline is stalled.
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    17
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {17: [16]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 79
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Executed instruction 16: BNE R1 R3 GG at clock cycle 79
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Simulator DEBUG    16
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    17
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {17: [16]}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Pipeline  DEBUG    Clock Cycle: 80
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is stalled
12-06 21:33 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: BNE R1 R3 GG at clock cycle 80
12-06 21:33 MIPS Simulator DEBUG    Previous Stall: True
12-06 21:33 MIPS Simulator DEBUG    Curren Stall: False
12-06 21:33 MIPS Pipeline  DEBUG    Write Queue After
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Exec Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Read Queue After: 
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-06 21:33 MIPS Simulator DEBUG    Pipeline is not stalled
12-06 21:33 MIPS Helper    DEBUG    Instruction 17 is occupying unit BRANCH
12-06 21:33 MIPS Pipeline  DEBUG    Issued instruction 17: HLT at clock cycle 81
12-06 21:33 MIPS Pipeline  DEBUG    Issue Queue After: 
12-06 21:33 MIPS Simulator DEBUG    17
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue Before: 
12-06 21:33 MIPS Pipeline  DEBUG    Fetched instruction 18: HLT at clock cycle 81
12-06 21:33 MIPS Pipeline  DEBUG    Fetch Queue After: 
12-06 21:33 MIPS Simulator DEBUG    18
12-06 21:33 MIPS Pipeline  DEBUG    Issue Stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    Read stage dependency DAG is: 
12-06 21:33 MIPS Pipeline  DEBUG    {}
12-06 21:33 MIPS Pipeline  DEBUG    

12-06 21:33 MIPS Simulator DEBUG    []
