#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000163c70d8bb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v00000163c714b6e0_0 .net "PC", 31 0, v00000163c71435a0_0;  1 drivers
v00000163c714a100_0 .var "clk", 0 0;
v00000163c714b780_0 .net "clkout", 0 0, L_00000163c70cbd10;  1 drivers
v00000163c714b460_0 .net "cycles_consumed", 31 0, v00000163c71487e0_0;  1 drivers
v00000163c7149ac0_0 .net "regs0", 31 0, L_00000163c70cc090;  1 drivers
v00000163c7149e80_0 .net "regs1", 31 0, L_00000163c70cc870;  1 drivers
v00000163c714b3c0_0 .net "regs2", 31 0, L_00000163c70cc2c0;  1 drivers
v00000163c714b5a0_0 .net "regs3", 31 0, L_00000163c70cc100;  1 drivers
v00000163c714a920_0 .net "regs4", 31 0, L_00000163c70cca30;  1 drivers
v00000163c71498e0_0 .net "regs5", 31 0, L_00000163c70ccaa0;  1 drivers
v00000163c714a240_0 .var "rst", 0 0;
S_00000163c70d9c60 .scope module, "cpu" "processor" 2 33, 3 4 0, S_00000163c70d8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000163c70d9df0 .param/l "RType" 0 4 2, C4<000000>;
P_00000163c70d9e28 .param/l "add" 0 4 5, C4<100000>;
P_00000163c70d9e60 .param/l "addi" 0 4 8, C4<001000>;
P_00000163c70d9e98 .param/l "addu" 0 4 5, C4<100001>;
P_00000163c70d9ed0 .param/l "and_" 0 4 5, C4<100100>;
P_00000163c70d9f08 .param/l "andi" 0 4 8, C4<001100>;
P_00000163c70d9f40 .param/l "beq" 0 4 10, C4<000100>;
P_00000163c70d9f78 .param/l "bne" 0 4 10, C4<000101>;
P_00000163c70d9fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000163c70d9fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000163c70da020 .param/l "j" 0 4 12, C4<000010>;
P_00000163c70da058 .param/l "jal" 0 4 12, C4<000011>;
P_00000163c70da090 .param/l "jr" 0 4 6, C4<001000>;
P_00000163c70da0c8 .param/l "lw" 0 4 8, C4<100011>;
P_00000163c70da100 .param/l "nor_" 0 4 5, C4<100111>;
P_00000163c70da138 .param/l "or_" 0 4 5, C4<100101>;
P_00000163c70da170 .param/l "ori" 0 4 8, C4<001101>;
P_00000163c70da1a8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000163c70da1e0 .param/l "sll" 0 4 6, C4<000000>;
P_00000163c70da218 .param/l "slt" 0 4 5, C4<101010>;
P_00000163c70da250 .param/l "slti" 0 4 8, C4<101010>;
P_00000163c70da288 .param/l "srl" 0 4 6, C4<000010>;
P_00000163c70da2c0 .param/l "sub" 0 4 5, C4<100010>;
P_00000163c70da2f8 .param/l "subu" 0 4 5, C4<100011>;
P_00000163c70da330 .param/l "sw" 0 4 8, C4<101011>;
P_00000163c70da368 .param/l "xor_" 0 4 5, C4<100110>;
P_00000163c70da3a0 .param/l "xori" 0 4 8, C4<001110>;
L_00000163c70cc8e0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cc560 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cc5d0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cc950 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cc9c0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cc020 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cbbc0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cbdf0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cbd10 .functor OR 1, v00000163c714a100_0, v00000163c70c5350_0, C4<0>, C4<0>;
L_00000163c70cc640 .functor OR 1, L_00000163c714b280, L_00000163c714b320, C4<0>, C4<0>;
L_00000163c70cc6b0 .functor AND 1, L_00000163c71a3eb0, L_00000163c71a4630, C4<1>, C4<1>;
L_00000163c70cbfb0 .functor NOT 1, v00000163c714a240_0, C4<0>, C4<0>, C4<0>;
L_00000163c70cbca0 .functor OR 1, L_00000163c71a4d10, L_00000163c71a4130, C4<0>, C4<0>;
L_00000163c70cbf40 .functor OR 1, L_00000163c70cbca0, L_00000163c71a46d0, C4<0>, C4<0>;
L_00000163c70cc170 .functor OR 1, L_00000163c71a4f90, L_00000163c71a5350, C4<0>, C4<0>;
L_00000163c70cc1e0 .functor AND 1, L_00000163c71a49f0, L_00000163c70cc170, C4<1>, C4<1>;
L_00000163c70cc250 .functor OR 1, L_00000163c71a57b0, L_00000163c71a3b90, C4<0>, C4<0>;
L_00000163c70cc800 .functor AND 1, L_00000163c71a3c30, L_00000163c70cc250, C4<1>, C4<1>;
L_00000163c708a920 .functor NOT 1, L_00000163c70cbd10, C4<0>, C4<0>, C4<0>;
v00000163c7143320_0 .net "ALUOp", 3 0, v00000163c70c4630_0;  1 drivers
v00000163c7143500_0 .net "ALUResult", 31 0, v00000163c713ae20_0;  1 drivers
v00000163c71444a0_0 .net "ALUSrc", 0 0, v00000163c70c55d0_0;  1 drivers
v00000163c7143780_0 .net "ALUin2", 31 0, L_00000163c71a5670;  1 drivers
v00000163c7144680_0 .net "MemReadEn", 0 0, v00000163c70c46d0_0;  1 drivers
v00000163c7144360_0 .net "MemWriteEn", 0 0, v00000163c70c4950_0;  1 drivers
v00000163c7143140_0 .net "MemtoReg", 0 0, v00000163c70c49f0_0;  1 drivers
v00000163c71445e0_0 .net "PC", 31 0, v00000163c71435a0_0;  alias, 1 drivers
v00000163c71449a0_0 .net "PCPlus1", 31 0, L_00000163c714af60;  1 drivers
v00000163c7144400_0 .net "PCsrc", 1 0, v00000163c713af60_0;  1 drivers
v00000163c7143be0_0 .net "RegDst", 0 0, v00000163c70c4b30_0;  1 drivers
v00000163c7144540_0 .net "RegWriteEn", 0 0, v00000163c70c4e50_0;  1 drivers
v00000163c7144720_0 .net "WriteRegister", 4 0, L_00000163c71a4310;  1 drivers
v00000163c7143640_0 .net *"_ivl_0", 0 0, L_00000163c70cc8e0;  1 drivers
L_00000163c714b8f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000163c7143820_0 .net/2u *"_ivl_10", 4 0, L_00000163c714b8f0;  1 drivers
L_00000163c714bce0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7144b80_0 .net *"_ivl_101", 15 0, L_00000163c714bce0;  1 drivers
v00000163c7144d60_0 .net *"_ivl_102", 31 0, L_00000163c71a5490;  1 drivers
L_00000163c714bd28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c71447c0_0 .net *"_ivl_105", 25 0, L_00000163c714bd28;  1 drivers
L_00000163c714bd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7144ea0_0 .net/2u *"_ivl_106", 31 0, L_00000163c714bd70;  1 drivers
v00000163c71438c0_0 .net *"_ivl_108", 0 0, L_00000163c71a3eb0;  1 drivers
L_00000163c714bdb8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000163c7144c20_0 .net/2u *"_ivl_110", 5 0, L_00000163c714bdb8;  1 drivers
v00000163c7143d20_0 .net *"_ivl_112", 0 0, L_00000163c71a4630;  1 drivers
v00000163c71431e0_0 .net *"_ivl_115", 0 0, L_00000163c70cc6b0;  1 drivers
v00000163c71433c0_0 .net *"_ivl_116", 47 0, L_00000163c71a4450;  1 drivers
L_00000163c714be00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7143960_0 .net *"_ivl_119", 15 0, L_00000163c714be00;  1 drivers
L_00000163c714b938 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000163c7143a00_0 .net/2u *"_ivl_12", 5 0, L_00000163c714b938;  1 drivers
v00000163c71430a0_0 .net *"_ivl_120", 47 0, L_00000163c71a4b30;  1 drivers
L_00000163c714be48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7144180_0 .net *"_ivl_123", 15 0, L_00000163c714be48;  1 drivers
v00000163c7144e00_0 .net *"_ivl_125", 0 0, L_00000163c71a3af0;  1 drivers
v00000163c7143aa0_0 .net *"_ivl_126", 31 0, L_00000163c71a39b0;  1 drivers
v00000163c71442c0_0 .net *"_ivl_128", 47 0, L_00000163c71a3910;  1 drivers
v00000163c7144040_0 .net *"_ivl_130", 47 0, L_00000163c71a5030;  1 drivers
v00000163c7144860_0 .net *"_ivl_132", 47 0, L_00000163c71a3a50;  1 drivers
v00000163c7143c80_0 .net *"_ivl_134", 47 0, L_00000163c71a4090;  1 drivers
L_00000163c714be90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000163c71440e0_0 .net/2u *"_ivl_138", 1 0, L_00000163c714be90;  1 drivers
v00000163c7143dc0_0 .net *"_ivl_14", 0 0, L_00000163c714b640;  1 drivers
v00000163c7143e60_0 .net *"_ivl_140", 0 0, L_00000163c71a4a90;  1 drivers
L_00000163c714bed8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000163c7144f40_0 .net/2u *"_ivl_142", 1 0, L_00000163c714bed8;  1 drivers
v00000163c7144a40_0 .net *"_ivl_144", 0 0, L_00000163c71a44f0;  1 drivers
L_00000163c714bf20 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000163c7144ae0_0 .net/2u *"_ivl_146", 1 0, L_00000163c714bf20;  1 drivers
v00000163c7144cc0_0 .net *"_ivl_148", 0 0, L_00000163c71a43b0;  1 drivers
L_00000163c714bf68 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000163c7143b40_0 .net/2u *"_ivl_150", 31 0, L_00000163c714bf68;  1 drivers
L_00000163c714bfb0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000163c7145510_0 .net/2u *"_ivl_152", 31 0, L_00000163c714bfb0;  1 drivers
v00000163c7146af0_0 .net *"_ivl_154", 31 0, L_00000163c71a4bd0;  1 drivers
v00000163c7145470_0 .net *"_ivl_156", 31 0, L_00000163c71a3f50;  1 drivers
L_00000163c714b980 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000163c7145c90_0 .net/2u *"_ivl_16", 4 0, L_00000163c714b980;  1 drivers
v00000163c7145150_0 .net *"_ivl_160", 0 0, L_00000163c70cbfb0;  1 drivers
L_00000163c714c040 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7145e70_0 .net/2u *"_ivl_162", 31 0, L_00000163c714c040;  1 drivers
L_00000163c714c118 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000163c7146cd0_0 .net/2u *"_ivl_166", 5 0, L_00000163c714c118;  1 drivers
v00000163c7145d30_0 .net *"_ivl_168", 0 0, L_00000163c71a4d10;  1 drivers
L_00000163c714c160 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000163c7145dd0_0 .net/2u *"_ivl_170", 5 0, L_00000163c714c160;  1 drivers
v00000163c7146230_0 .net *"_ivl_172", 0 0, L_00000163c71a4130;  1 drivers
v00000163c71450b0_0 .net *"_ivl_175", 0 0, L_00000163c70cbca0;  1 drivers
L_00000163c714c1a8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000163c7145fb0_0 .net/2u *"_ivl_176", 5 0, L_00000163c714c1a8;  1 drivers
v00000163c71455b0_0 .net *"_ivl_178", 0 0, L_00000163c71a46d0;  1 drivers
v00000163c7145830_0 .net *"_ivl_181", 0 0, L_00000163c70cbf40;  1 drivers
L_00000163c714c1f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7146b90_0 .net/2u *"_ivl_182", 15 0, L_00000163c714c1f0;  1 drivers
v00000163c7145970_0 .net *"_ivl_184", 31 0, L_00000163c71a55d0;  1 drivers
v00000163c7146910_0 .net *"_ivl_187", 0 0, L_00000163c71a4770;  1 drivers
v00000163c7146d70_0 .net *"_ivl_188", 15 0, L_00000163c71a3d70;  1 drivers
v00000163c71451f0_0 .net *"_ivl_19", 4 0, L_00000163c714ab00;  1 drivers
v00000163c7146c30_0 .net *"_ivl_190", 31 0, L_00000163c71a4810;  1 drivers
v00000163c7145290_0 .net *"_ivl_194", 31 0, L_00000163c71a4e50;  1 drivers
L_00000163c714c238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7146e10_0 .net *"_ivl_197", 25 0, L_00000163c714c238;  1 drivers
L_00000163c714c280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7146eb0_0 .net/2u *"_ivl_198", 31 0, L_00000163c714c280;  1 drivers
L_00000163c714b8a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000163c71469b0_0 .net/2u *"_ivl_2", 5 0, L_00000163c714b8a8;  1 drivers
v00000163c7145b50_0 .net *"_ivl_20", 4 0, L_00000163c714a9c0;  1 drivers
v00000163c7145330_0 .net *"_ivl_200", 0 0, L_00000163c71a49f0;  1 drivers
L_00000163c714c2c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000163c7146410_0 .net/2u *"_ivl_202", 5 0, L_00000163c714c2c8;  1 drivers
v00000163c71460f0_0 .net *"_ivl_204", 0 0, L_00000163c71a4f90;  1 drivers
L_00000163c714c310 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000163c71453d0_0 .net/2u *"_ivl_206", 5 0, L_00000163c714c310;  1 drivers
v00000163c7145f10_0 .net *"_ivl_208", 0 0, L_00000163c71a5350;  1 drivers
v00000163c7146050_0 .net *"_ivl_211", 0 0, L_00000163c70cc170;  1 drivers
v00000163c7146550_0 .net *"_ivl_213", 0 0, L_00000163c70cc1e0;  1 drivers
L_00000163c714c358 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000163c7146f50_0 .net/2u *"_ivl_214", 5 0, L_00000163c714c358;  1 drivers
v00000163c7145650_0 .net *"_ivl_216", 0 0, L_00000163c71a48b0;  1 drivers
L_00000163c714c3a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000163c7146190_0 .net/2u *"_ivl_218", 31 0, L_00000163c714c3a0;  1 drivers
v00000163c71456f0_0 .net *"_ivl_220", 31 0, L_00000163c71a5170;  1 drivers
v00000163c71462d0_0 .net *"_ivl_224", 31 0, L_00000163c71a5710;  1 drivers
L_00000163c714c3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7145790_0 .net *"_ivl_227", 25 0, L_00000163c714c3e8;  1 drivers
L_00000163c714c430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c71458d0_0 .net/2u *"_ivl_228", 31 0, L_00000163c714c430;  1 drivers
v00000163c71467d0_0 .net *"_ivl_230", 0 0, L_00000163c71a3c30;  1 drivers
L_00000163c714c478 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000163c7146370_0 .net/2u *"_ivl_232", 5 0, L_00000163c714c478;  1 drivers
v00000163c7145ab0_0 .net *"_ivl_234", 0 0, L_00000163c71a57b0;  1 drivers
L_00000163c714c4c0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000163c7145a10_0 .net/2u *"_ivl_236", 5 0, L_00000163c714c4c0;  1 drivers
v00000163c71464b0_0 .net *"_ivl_238", 0 0, L_00000163c71a3b90;  1 drivers
v00000163c7146730_0 .net *"_ivl_24", 0 0, L_00000163c70cc5d0;  1 drivers
v00000163c7146a50_0 .net *"_ivl_241", 0 0, L_00000163c70cc250;  1 drivers
v00000163c71465f0_0 .net *"_ivl_243", 0 0, L_00000163c70cc800;  1 drivers
L_00000163c714c508 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000163c7146690_0 .net/2u *"_ivl_244", 5 0, L_00000163c714c508;  1 drivers
v00000163c7145bf0_0 .net *"_ivl_246", 0 0, L_00000163c71a41d0;  1 drivers
v00000163c7146870_0 .net *"_ivl_248", 31 0, L_00000163c71a61f0;  1 drivers
L_00000163c714b9c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000163c71482e0_0 .net/2u *"_ivl_26", 4 0, L_00000163c714b9c8;  1 drivers
v00000163c7147160_0 .net *"_ivl_29", 4 0, L_00000163c714b1e0;  1 drivers
v00000163c7148380_0 .net *"_ivl_32", 0 0, L_00000163c70cc950;  1 drivers
L_00000163c714ba10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000163c71486a0_0 .net/2u *"_ivl_34", 4 0, L_00000163c714ba10;  1 drivers
v00000163c7147f20_0 .net *"_ivl_37", 4 0, L_00000163c7149980;  1 drivers
v00000163c7148ec0_0 .net *"_ivl_40", 0 0, L_00000163c70cc9c0;  1 drivers
L_00000163c714ba58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7147700_0 .net/2u *"_ivl_42", 15 0, L_00000163c714ba58;  1 drivers
v00000163c7148f60_0 .net *"_ivl_45", 15 0, L_00000163c714a880;  1 drivers
v00000163c7148420_0 .net *"_ivl_48", 0 0, L_00000163c70cc020;  1 drivers
v00000163c7147480_0 .net *"_ivl_5", 5 0, L_00000163c7149a20;  1 drivers
L_00000163c714baa0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7147660_0 .net/2u *"_ivl_50", 36 0, L_00000163c714baa0;  1 drivers
L_00000163c714bae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c7148ba0_0 .net/2u *"_ivl_52", 31 0, L_00000163c714bae8;  1 drivers
v00000163c7148d80_0 .net *"_ivl_55", 4 0, L_00000163c714aa60;  1 drivers
v00000163c7148100_0 .net *"_ivl_56", 36 0, L_00000163c714a420;  1 drivers
v00000163c71473e0_0 .net *"_ivl_58", 36 0, L_00000163c7149b60;  1 drivers
v00000163c7147c00_0 .net *"_ivl_62", 0 0, L_00000163c70cbbc0;  1 drivers
L_00000163c714bb30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000163c7148c40_0 .net/2u *"_ivl_64", 5 0, L_00000163c714bb30;  1 drivers
v00000163c7147d40_0 .net *"_ivl_67", 5 0, L_00000163c714aec0;  1 drivers
v00000163c7147ac0_0 .net *"_ivl_70", 0 0, L_00000163c70cbdf0;  1 drivers
L_00000163c714bb78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c71484c0_0 .net/2u *"_ivl_72", 57 0, L_00000163c714bb78;  1 drivers
L_00000163c714bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c71472a0_0 .net/2u *"_ivl_74", 31 0, L_00000163c714bbc0;  1 drivers
v00000163c7148560_0 .net *"_ivl_77", 25 0, L_00000163c714a600;  1 drivers
v00000163c71477a0_0 .net *"_ivl_78", 57 0, L_00000163c714b140;  1 drivers
v00000163c7148ce0_0 .net *"_ivl_8", 0 0, L_00000163c70cc560;  1 drivers
v00000163c7147e80_0 .net *"_ivl_80", 57 0, L_00000163c714ad80;  1 drivers
L_00000163c714bc08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000163c7148e20_0 .net/2u *"_ivl_84", 31 0, L_00000163c714bc08;  1 drivers
L_00000163c714bc50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000163c7148600_0 .net/2u *"_ivl_88", 5 0, L_00000163c714bc50;  1 drivers
v00000163c71481a0_0 .net *"_ivl_90", 0 0, L_00000163c714b280;  1 drivers
L_00000163c714bc98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000163c7147200_0 .net/2u *"_ivl_92", 5 0, L_00000163c714bc98;  1 drivers
v00000163c7147a20_0 .net *"_ivl_94", 0 0, L_00000163c714b320;  1 drivers
v00000163c7147520_0 .net *"_ivl_97", 0 0, L_00000163c70cc640;  1 drivers
v00000163c7148b00_0 .net *"_ivl_98", 47 0, L_00000163c71a52b0;  1 drivers
v00000163c7147340_0 .net "adderResult", 31 0, L_00000163c71a3cd0;  1 drivers
v00000163c71475c0_0 .net "address", 31 0, L_00000163c714a560;  1 drivers
v00000163c7148740_0 .net "clk", 0 0, L_00000163c70cbd10;  alias, 1 drivers
v00000163c71487e0_0 .var "cycles_consumed", 31 0;
o00000163c70f1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000163c7148240_0 .net "excep_flag", 0 0, o00000163c70f1888;  0 drivers
v00000163c7148880_0 .net "extImm", 31 0, L_00000163c71a4db0;  1 drivers
v00000163c7147840_0 .net "funct", 5 0, L_00000163c714a4c0;  1 drivers
v00000163c71470c0_0 .net "hlt", 0 0, v00000163c70c5350_0;  1 drivers
v00000163c7148920_0 .net "imm", 15 0, L_00000163c714ae20;  1 drivers
v00000163c71478e0_0 .net "immediate", 31 0, L_00000163c71a53f0;  1 drivers
v00000163c7147980_0 .net "input_clk", 0 0, v00000163c714a100_0;  1 drivers
v00000163c71489c0_0 .net "instruction", 31 0, L_00000163c71a4ef0;  1 drivers
v00000163c7147de0_0 .net "memoryReadData", 31 0, v00000163c7143f00_0;  1 drivers
v00000163c7148a60_0 .net "nextPC", 31 0, L_00000163c71a5210;  1 drivers
v00000163c7147fc0_0 .net "opcode", 5 0, L_00000163c714aba0;  1 drivers
v00000163c7147b60_0 .net "rd", 4 0, L_00000163c714a380;  1 drivers
v00000163c7147ca0_0 .net "readData1", 31 0, L_00000163c70cc330;  1 drivers
v00000163c7148060_0 .net "readData1_w", 31 0, L_00000163c71a68d0;  1 drivers
v00000163c714b000_0 .net "readData2", 31 0, L_00000163c70cbe60;  1 drivers
v00000163c714ac40_0 .net "regs0", 31 0, L_00000163c70cc090;  alias, 1 drivers
v00000163c7149f20_0 .net "regs1", 31 0, L_00000163c70cc870;  alias, 1 drivers
v00000163c714b0a0_0 .net "regs2", 31 0, L_00000163c70cc2c0;  alias, 1 drivers
v00000163c714a6a0_0 .net "regs3", 31 0, L_00000163c70cc100;  alias, 1 drivers
v00000163c714ace0_0 .net "regs4", 31 0, L_00000163c70cca30;  alias, 1 drivers
v00000163c714a740_0 .net "regs5", 31 0, L_00000163c70ccaa0;  alias, 1 drivers
v00000163c714a2e0_0 .net "rs", 4 0, L_00000163c714b500;  1 drivers
v00000163c714a7e0_0 .net "rst", 0 0, v00000163c714a240_0;  1 drivers
v00000163c7149d40_0 .net "rt", 4 0, L_00000163c7149c00;  1 drivers
v00000163c714a1a0_0 .net "shamt", 31 0, L_00000163c7149ca0;  1 drivers
v00000163c7149de0_0 .net "wire_instruction", 31 0, L_00000163c70cc790;  1 drivers
v00000163c7149fc0_0 .net "writeData", 31 0, L_00000163c71a6b50;  1 drivers
v00000163c714a060_0 .net "zero", 0 0, L_00000163c71a7190;  1 drivers
L_00000163c7149a20 .part L_00000163c71a4ef0, 26, 6;
L_00000163c714aba0 .functor MUXZ 6, L_00000163c7149a20, L_00000163c714b8a8, L_00000163c70cc8e0, C4<>;
L_00000163c714b640 .cmp/eq 6, L_00000163c714aba0, L_00000163c714b938;
L_00000163c714ab00 .part L_00000163c71a4ef0, 11, 5;
L_00000163c714a9c0 .functor MUXZ 5, L_00000163c714ab00, L_00000163c714b980, L_00000163c714b640, C4<>;
L_00000163c714a380 .functor MUXZ 5, L_00000163c714a9c0, L_00000163c714b8f0, L_00000163c70cc560, C4<>;
L_00000163c714b1e0 .part L_00000163c71a4ef0, 21, 5;
L_00000163c714b500 .functor MUXZ 5, L_00000163c714b1e0, L_00000163c714b9c8, L_00000163c70cc5d0, C4<>;
L_00000163c7149980 .part L_00000163c71a4ef0, 16, 5;
L_00000163c7149c00 .functor MUXZ 5, L_00000163c7149980, L_00000163c714ba10, L_00000163c70cc950, C4<>;
L_00000163c714a880 .part L_00000163c71a4ef0, 0, 16;
L_00000163c714ae20 .functor MUXZ 16, L_00000163c714a880, L_00000163c714ba58, L_00000163c70cc9c0, C4<>;
L_00000163c714aa60 .part L_00000163c71a4ef0, 6, 5;
L_00000163c714a420 .concat [ 5 32 0 0], L_00000163c714aa60, L_00000163c714bae8;
L_00000163c7149b60 .functor MUXZ 37, L_00000163c714a420, L_00000163c714baa0, L_00000163c70cc020, C4<>;
L_00000163c7149ca0 .part L_00000163c7149b60, 0, 32;
L_00000163c714aec0 .part L_00000163c71a4ef0, 0, 6;
L_00000163c714a4c0 .functor MUXZ 6, L_00000163c714aec0, L_00000163c714bb30, L_00000163c70cbbc0, C4<>;
L_00000163c714a600 .part L_00000163c71a4ef0, 0, 26;
L_00000163c714b140 .concat [ 26 32 0 0], L_00000163c714a600, L_00000163c714bbc0;
L_00000163c714ad80 .functor MUXZ 58, L_00000163c714b140, L_00000163c714bb78, L_00000163c70cbdf0, C4<>;
L_00000163c714a560 .part L_00000163c714ad80, 0, 32;
L_00000163c714af60 .arith/sum 32, v00000163c71435a0_0, L_00000163c714bc08;
L_00000163c714b280 .cmp/eq 6, L_00000163c714aba0, L_00000163c714bc50;
L_00000163c714b320 .cmp/eq 6, L_00000163c714aba0, L_00000163c714bc98;
L_00000163c71a52b0 .concat [ 32 16 0 0], L_00000163c714a560, L_00000163c714bce0;
L_00000163c71a5490 .concat [ 6 26 0 0], L_00000163c714aba0, L_00000163c714bd28;
L_00000163c71a3eb0 .cmp/eq 32, L_00000163c71a5490, L_00000163c714bd70;
L_00000163c71a4630 .cmp/eq 6, L_00000163c714a4c0, L_00000163c714bdb8;
L_00000163c71a4450 .concat [ 32 16 0 0], L_00000163c70cc330, L_00000163c714be00;
L_00000163c71a4b30 .concat [ 32 16 0 0], v00000163c71435a0_0, L_00000163c714be48;
L_00000163c71a3af0 .part L_00000163c714ae20, 15, 1;
LS_00000163c71a39b0_0_0 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_4 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_8 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_12 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_16 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_20 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_24 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_0_28 .concat [ 1 1 1 1], L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0, L_00000163c71a3af0;
LS_00000163c71a39b0_1_0 .concat [ 4 4 4 4], LS_00000163c71a39b0_0_0, LS_00000163c71a39b0_0_4, LS_00000163c71a39b0_0_8, LS_00000163c71a39b0_0_12;
LS_00000163c71a39b0_1_4 .concat [ 4 4 4 4], LS_00000163c71a39b0_0_16, LS_00000163c71a39b0_0_20, LS_00000163c71a39b0_0_24, LS_00000163c71a39b0_0_28;
L_00000163c71a39b0 .concat [ 16 16 0 0], LS_00000163c71a39b0_1_0, LS_00000163c71a39b0_1_4;
L_00000163c71a3910 .concat [ 16 32 0 0], L_00000163c714ae20, L_00000163c71a39b0;
L_00000163c71a5030 .arith/sum 48, L_00000163c71a4b30, L_00000163c71a3910;
L_00000163c71a3a50 .functor MUXZ 48, L_00000163c71a5030, L_00000163c71a4450, L_00000163c70cc6b0, C4<>;
L_00000163c71a4090 .functor MUXZ 48, L_00000163c71a3a50, L_00000163c71a52b0, L_00000163c70cc640, C4<>;
L_00000163c71a3cd0 .part L_00000163c71a4090, 0, 32;
L_00000163c71a4a90 .cmp/eq 2, v00000163c713af60_0, L_00000163c714be90;
L_00000163c71a44f0 .cmp/eq 2, v00000163c713af60_0, L_00000163c714bed8;
L_00000163c71a43b0 .cmp/eq 2, v00000163c713af60_0, L_00000163c714bf20;
L_00000163c71a4bd0 .functor MUXZ 32, L_00000163c714bfb0, L_00000163c714bf68, L_00000163c71a43b0, C4<>;
L_00000163c71a3f50 .functor MUXZ 32, L_00000163c71a4bd0, L_00000163c71a3cd0, L_00000163c71a44f0, C4<>;
L_00000163c71a5210 .functor MUXZ 32, L_00000163c71a3f50, L_00000163c714af60, L_00000163c71a4a90, C4<>;
L_00000163c71a4ef0 .functor MUXZ 32, L_00000163c70cc790, L_00000163c714c040, L_00000163c70cbfb0, C4<>;
L_00000163c71a4d10 .cmp/eq 6, L_00000163c714aba0, L_00000163c714c118;
L_00000163c71a4130 .cmp/eq 6, L_00000163c714aba0, L_00000163c714c160;
L_00000163c71a46d0 .cmp/eq 6, L_00000163c714aba0, L_00000163c714c1a8;
L_00000163c71a55d0 .concat [ 16 16 0 0], L_00000163c714ae20, L_00000163c714c1f0;
L_00000163c71a4770 .part L_00000163c714ae20, 15, 1;
LS_00000163c71a3d70_0_0 .concat [ 1 1 1 1], L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770;
LS_00000163c71a3d70_0_4 .concat [ 1 1 1 1], L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770;
LS_00000163c71a3d70_0_8 .concat [ 1 1 1 1], L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770;
LS_00000163c71a3d70_0_12 .concat [ 1 1 1 1], L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770, L_00000163c71a4770;
L_00000163c71a3d70 .concat [ 4 4 4 4], LS_00000163c71a3d70_0_0, LS_00000163c71a3d70_0_4, LS_00000163c71a3d70_0_8, LS_00000163c71a3d70_0_12;
L_00000163c71a4810 .concat [ 16 16 0 0], L_00000163c714ae20, L_00000163c71a3d70;
L_00000163c71a4db0 .functor MUXZ 32, L_00000163c71a4810, L_00000163c71a55d0, L_00000163c70cbf40, C4<>;
L_00000163c71a4e50 .concat [ 6 26 0 0], L_00000163c714aba0, L_00000163c714c238;
L_00000163c71a49f0 .cmp/eq 32, L_00000163c71a4e50, L_00000163c714c280;
L_00000163c71a4f90 .cmp/eq 6, L_00000163c714a4c0, L_00000163c714c2c8;
L_00000163c71a5350 .cmp/eq 6, L_00000163c714a4c0, L_00000163c714c310;
L_00000163c71a48b0 .cmp/eq 6, L_00000163c714aba0, L_00000163c714c358;
L_00000163c71a5170 .functor MUXZ 32, L_00000163c71a4db0, L_00000163c714c3a0, L_00000163c71a48b0, C4<>;
L_00000163c71a53f0 .functor MUXZ 32, L_00000163c71a5170, L_00000163c7149ca0, L_00000163c70cc1e0, C4<>;
L_00000163c71a5710 .concat [ 6 26 0 0], L_00000163c714aba0, L_00000163c714c3e8;
L_00000163c71a3c30 .cmp/eq 32, L_00000163c71a5710, L_00000163c714c430;
L_00000163c71a57b0 .cmp/eq 6, L_00000163c714a4c0, L_00000163c714c478;
L_00000163c71a3b90 .cmp/eq 6, L_00000163c714a4c0, L_00000163c714c4c0;
L_00000163c71a41d0 .cmp/eq 6, L_00000163c714aba0, L_00000163c714c508;
L_00000163c71a61f0 .functor MUXZ 32, L_00000163c70cc330, v00000163c71435a0_0, L_00000163c71a41d0, C4<>;
L_00000163c71a68d0 .functor MUXZ 32, L_00000163c71a61f0, L_00000163c70cbe60, L_00000163c70cc800, C4<>;
S_00000163c7054460 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000163c70d0720 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000163c70cbed0 .functor NOT 1, v00000163c70c55d0_0, C4<0>, C4<0>, C4<0>;
v00000163c70c4090_0 .net *"_ivl_0", 0 0, L_00000163c70cbed0;  1 drivers
v00000163c70c5210_0 .net "in1", 31 0, L_00000163c70cbe60;  alias, 1 drivers
v00000163c70c4590_0 .net "in2", 31 0, L_00000163c71a53f0;  alias, 1 drivers
v00000163c70c4a90_0 .net "out", 31 0, L_00000163c71a5670;  alias, 1 drivers
v00000163c70c48b0_0 .net "s", 0 0, v00000163c70c55d0_0;  alias, 1 drivers
L_00000163c71a5670 .functor MUXZ 32, L_00000163c71a53f0, L_00000163c70cbe60, L_00000163c70cbed0, C4<>;
S_00000163c70545f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000163c70ec440 .param/l "RType" 0 4 2, C4<000000>;
P_00000163c70ec478 .param/l "add" 0 4 5, C4<100000>;
P_00000163c70ec4b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000163c70ec4e8 .param/l "addu" 0 4 5, C4<100001>;
P_00000163c70ec520 .param/l "and_" 0 4 5, C4<100100>;
P_00000163c70ec558 .param/l "andi" 0 4 8, C4<001100>;
P_00000163c70ec590 .param/l "beq" 0 4 10, C4<000100>;
P_00000163c70ec5c8 .param/l "bne" 0 4 10, C4<000101>;
P_00000163c70ec600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000163c70ec638 .param/l "j" 0 4 12, C4<000010>;
P_00000163c70ec670 .param/l "jal" 0 4 12, C4<000011>;
P_00000163c70ec6a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000163c70ec6e0 .param/l "lw" 0 4 8, C4<100011>;
P_00000163c70ec718 .param/l "nor_" 0 4 5, C4<100111>;
P_00000163c70ec750 .param/l "or_" 0 4 5, C4<100101>;
P_00000163c70ec788 .param/l "ori" 0 4 8, C4<001101>;
P_00000163c70ec7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000163c70ec7f8 .param/l "sll" 0 4 6, C4<000000>;
P_00000163c70ec830 .param/l "slt" 0 4 5, C4<101010>;
P_00000163c70ec868 .param/l "slti" 0 4 8, C4<101010>;
P_00000163c70ec8a0 .param/l "srl" 0 4 6, C4<000010>;
P_00000163c70ec8d8 .param/l "sub" 0 4 5, C4<100010>;
P_00000163c70ec910 .param/l "subu" 0 4 5, C4<100011>;
P_00000163c70ec948 .param/l "sw" 0 4 8, C4<101011>;
P_00000163c70ec980 .param/l "xor_" 0 4 5, C4<100110>;
P_00000163c70ec9b8 .param/l "xori" 0 4 8, C4<001110>;
v00000163c70c4630_0 .var "ALUOp", 3 0;
v00000163c70c55d0_0 .var "ALUSrc", 0 0;
v00000163c70c46d0_0 .var "MemReadEn", 0 0;
v00000163c70c4950_0 .var "MemWriteEn", 0 0;
v00000163c70c49f0_0 .var "MemtoReg", 0 0;
v00000163c70c4b30_0 .var "RegDst", 0 0;
v00000163c70c4e50_0 .var "RegWriteEn", 0 0;
v00000163c70c4f90_0 .net "funct", 5 0, L_00000163c714a4c0;  alias, 1 drivers
v00000163c70c5350_0 .var "hlt", 0 0;
v00000163c70c5030_0 .net "opcode", 5 0, L_00000163c714aba0;  alias, 1 drivers
v00000163c70c50d0_0 .net "rst", 0 0, v00000163c714a240_0;  alias, 1 drivers
E_00000163c70d0b60 .event anyedge, v00000163c70c50d0_0, v00000163c70c5030_0, v00000163c70c4f90_0;
S_00000163c7051b00 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000163c70d0260 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000163c70cc790 .functor BUFZ 32, L_00000163c71a4270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c70c5170_0 .net "Data_Out", 31 0, L_00000163c70cc790;  alias, 1 drivers
v00000163c70c52b0 .array "InstMem", 0 1023, 31 0;
v00000163c70c5670_0 .net *"_ivl_0", 31 0, L_00000163c71a4270;  1 drivers
v00000163c70c5710_0 .net *"_ivl_3", 9 0, L_00000163c71a50d0;  1 drivers
v00000163c70c57b0_0 .net *"_ivl_4", 11 0, L_00000163c71a4c70;  1 drivers
L_00000163c714bff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000163c70c5850_0 .net *"_ivl_7", 1 0, L_00000163c714bff8;  1 drivers
v00000163c70c58f0_0 .net "addr", 31 0, v00000163c71435a0_0;  alias, 1 drivers
v00000163c709f050_0 .var/i "i", 31 0;
L_00000163c71a4270 .array/port v00000163c70c52b0, L_00000163c71a4c70;
L_00000163c71a50d0 .part v00000163c71435a0_0, 0, 10;
L_00000163c71a4c70 .concat [ 10 2 0 0], L_00000163c71a50d0, L_00000163c714bff8;
S_00000163c7051c90 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000163c70cc330 .functor BUFZ 32, L_00000163c71a3ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163c70cbe60 .functor BUFZ 32, L_00000163c71a5530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_1 .array/port v00000163c713a420, 1;
L_00000163c70cc090 .functor BUFZ 32, v00000163c713a420_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_2 .array/port v00000163c713a420, 2;
L_00000163c70cc870 .functor BUFZ 32, v00000163c713a420_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_3 .array/port v00000163c713a420, 3;
L_00000163c70cc2c0 .functor BUFZ 32, v00000163c713a420_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_4 .array/port v00000163c713a420, 4;
L_00000163c70cc100 .functor BUFZ 32, v00000163c713a420_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_5 .array/port v00000163c713a420, 5;
L_00000163c70cca30 .functor BUFZ 32, v00000163c713a420_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a420_6 .array/port v00000163c713a420, 6;
L_00000163c70ccaa0 .functor BUFZ 32, v00000163c713a420_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163c713a060_0 .net *"_ivl_0", 31 0, L_00000163c71a3ff0;  1 drivers
v00000163c713b3c0_0 .net *"_ivl_10", 6 0, L_00000163c71a4950;  1 drivers
L_00000163c714c0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000163c713b640_0 .net *"_ivl_13", 1 0, L_00000163c714c0d0;  1 drivers
v00000163c713b000_0 .net *"_ivl_2", 6 0, L_00000163c71a4590;  1 drivers
L_00000163c714c088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000163c713b460_0 .net *"_ivl_5", 1 0, L_00000163c714c088;  1 drivers
v00000163c713bf00_0 .net *"_ivl_8", 31 0, L_00000163c71a5530;  1 drivers
v00000163c713a9c0_0 .net "clk", 0 0, L_00000163c70cbd10;  alias, 1 drivers
v00000163c713bc80_0 .var/i "i", 31 0;
v00000163c713a6a0_0 .net "readData1", 31 0, L_00000163c70cc330;  alias, 1 drivers
v00000163c713bbe0_0 .net "readData2", 31 0, L_00000163c70cbe60;  alias, 1 drivers
v00000163c713bdc0_0 .net "readRegister1", 4 0, L_00000163c714b500;  alias, 1 drivers
v00000163c713b140_0 .net "readRegister2", 4 0, L_00000163c7149c00;  alias, 1 drivers
v00000163c713a420 .array "registers", 31 0, 31 0;
v00000163c713b280_0 .net "regs0", 31 0, L_00000163c70cc090;  alias, 1 drivers
v00000163c713ad80_0 .net "regs1", 31 0, L_00000163c70cc870;  alias, 1 drivers
v00000163c713b500_0 .net "regs2", 31 0, L_00000163c70cc2c0;  alias, 1 drivers
v00000163c713a740_0 .net "regs3", 31 0, L_00000163c70cc100;  alias, 1 drivers
v00000163c713bd20_0 .net "regs4", 31 0, L_00000163c70cca30;  alias, 1 drivers
v00000163c713a1a0_0 .net "regs5", 31 0, L_00000163c70ccaa0;  alias, 1 drivers
v00000163c713a920_0 .net "rst", 0 0, v00000163c714a240_0;  alias, 1 drivers
v00000163c713ba00_0 .net "we", 0 0, v00000163c70c4e50_0;  alias, 1 drivers
v00000163c713a100_0 .net "writeData", 31 0, L_00000163c71a6b50;  alias, 1 drivers
v00000163c713a880_0 .net "writeRegister", 4 0, L_00000163c71a4310;  alias, 1 drivers
E_00000163c70d0120/0 .event negedge, v00000163c70c50d0_0;
E_00000163c70d0120/1 .event posedge, v00000163c713a9c0_0;
E_00000163c70d0120 .event/or E_00000163c70d0120/0, E_00000163c70d0120/1;
L_00000163c71a3ff0 .array/port v00000163c713a420, L_00000163c71a4590;
L_00000163c71a4590 .concat [ 5 2 0 0], L_00000163c714b500, L_00000163c714c088;
L_00000163c71a5530 .array/port v00000163c713a420, L_00000163c71a4950;
L_00000163c71a4950 .concat [ 5 2 0 0], L_00000163c7149c00, L_00000163c714c0d0;
S_00000163c703dc50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000163c7051c90;
 .timescale 0 0;
v00000163c709f4b0_0 .var/i "i", 31 0;
S_00000163c703dde0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000163c70d07e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000163c70cbc30 .functor NOT 1, v00000163c70c4b30_0, C4<0>, C4<0>, C4<0>;
v00000163c713a7e0_0 .net *"_ivl_0", 0 0, L_00000163c70cbc30;  1 drivers
v00000163c713b5a0_0 .net "in1", 4 0, L_00000163c7149c00;  alias, 1 drivers
v00000163c713ac40_0 .net "in2", 4 0, L_00000163c714a380;  alias, 1 drivers
v00000163c713a2e0_0 .net "out", 4 0, L_00000163c71a4310;  alias, 1 drivers
v00000163c713a600_0 .net "s", 0 0, v00000163c70c4b30_0;  alias, 1 drivers
L_00000163c71a4310 .functor MUXZ 5, L_00000163c714a380, L_00000163c7149c00, L_00000163c70cbc30, C4<>;
S_00000163c7086a50 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000163c70d05e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000163c71aa730 .functor NOT 1, v00000163c70c49f0_0, C4<0>, C4<0>, C4<0>;
v00000163c713aa60_0 .net *"_ivl_0", 0 0, L_00000163c71aa730;  1 drivers
v00000163c713aec0_0 .net "in1", 31 0, v00000163c713ae20_0;  alias, 1 drivers
v00000163c713b960_0 .net "in2", 31 0, v00000163c7143f00_0;  alias, 1 drivers
v00000163c713ab00_0 .net "out", 31 0, L_00000163c71a6b50;  alias, 1 drivers
v00000163c713a4c0_0 .net "s", 0 0, v00000163c70c49f0_0;  alias, 1 drivers
L_00000163c71a6b50 .functor MUXZ 32, v00000163c7143f00_0, v00000163c713ae20_0, L_00000163c71aa730, C4<>;
S_00000163c7086be0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000163c7036af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000163c7036b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000163c7036b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000163c7036b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000163c7036bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000163c7036c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000163c7036c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000163c7036c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000163c7036cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000163c7036ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000163c7036d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000163c7036d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000163c714c550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163c713aba0_0 .net/2u *"_ivl_0", 31 0, L_00000163c714c550;  1 drivers
v00000163c713be60_0 .net "opSel", 3 0, v00000163c70c4630_0;  alias, 1 drivers
v00000163c713ace0_0 .net "operand1", 31 0, L_00000163c71a68d0;  alias, 1 drivers
v00000163c713a380_0 .net "operand2", 31 0, L_00000163c71a5670;  alias, 1 drivers
v00000163c713ae20_0 .var "result", 31 0;
v00000163c713a240_0 .net "zero", 0 0, L_00000163c71a7190;  alias, 1 drivers
E_00000163c70cfd20 .event anyedge, v00000163c70c4630_0, v00000163c713ace0_0, v00000163c70c4a90_0;
L_00000163c71a7190 .cmp/eq 32, v00000163c713ae20_0, L_00000163c714c550;
S_00000163c7036da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000163c70eea10 .param/l "RType" 0 4 2, C4<000000>;
P_00000163c70eea48 .param/l "add" 0 4 5, C4<100000>;
P_00000163c70eea80 .param/l "addi" 0 4 8, C4<001000>;
P_00000163c70eeab8 .param/l "addu" 0 4 5, C4<100001>;
P_00000163c70eeaf0 .param/l "and_" 0 4 5, C4<100100>;
P_00000163c70eeb28 .param/l "andi" 0 4 8, C4<001100>;
P_00000163c70eeb60 .param/l "beq" 0 4 10, C4<000100>;
P_00000163c70eeb98 .param/l "bne" 0 4 10, C4<000101>;
P_00000163c70eebd0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000163c70eec08 .param/l "j" 0 4 12, C4<000010>;
P_00000163c70eec40 .param/l "jal" 0 4 12, C4<000011>;
P_00000163c70eec78 .param/l "jr" 0 4 6, C4<001000>;
P_00000163c70eecb0 .param/l "lw" 0 4 8, C4<100011>;
P_00000163c70eece8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000163c70eed20 .param/l "or_" 0 4 5, C4<100101>;
P_00000163c70eed58 .param/l "ori" 0 4 8, C4<001101>;
P_00000163c70eed90 .param/l "sgt" 0 4 6, C4<101011>;
P_00000163c70eedc8 .param/l "sll" 0 4 6, C4<000000>;
P_00000163c70eee00 .param/l "slt" 0 4 5, C4<101010>;
P_00000163c70eee38 .param/l "slti" 0 4 8, C4<101010>;
P_00000163c70eee70 .param/l "srl" 0 4 6, C4<000010>;
P_00000163c70eeea8 .param/l "sub" 0 4 5, C4<100010>;
P_00000163c70eeee0 .param/l "subu" 0 4 5, C4<100011>;
P_00000163c70eef18 .param/l "sw" 0 4 8, C4<101011>;
P_00000163c70eef50 .param/l "xor_" 0 4 5, C4<100110>;
P_00000163c70eef88 .param/l "xori" 0 4 8, C4<001110>;
v00000163c713af60_0 .var "PCsrc", 1 0;
v00000163c713b0a0_0 .net "excep_flag", 0 0, o00000163c70f1888;  alias, 0 drivers
v00000163c713b1e0_0 .net "funct", 5 0, L_00000163c714a4c0;  alias, 1 drivers
v00000163c713b320_0 .net "opcode", 5 0, L_00000163c714aba0;  alias, 1 drivers
v00000163c713b6e0_0 .net "operand1", 31 0, L_00000163c70cc330;  alias, 1 drivers
v00000163c713a560_0 .net "operand2", 31 0, L_00000163c71a5670;  alias, 1 drivers
v00000163c713b780_0 .net "rst", 0 0, v00000163c714a240_0;  alias, 1 drivers
E_00000163c70d0ba0/0 .event anyedge, v00000163c70c50d0_0, v00000163c713b0a0_0, v00000163c70c5030_0, v00000163c713a6a0_0;
E_00000163c70d0ba0/1 .event anyedge, v00000163c70c4a90_0, v00000163c70c4f90_0;
E_00000163c70d0ba0 .event/or E_00000163c70d0ba0/0, E_00000163c70d0ba0/1;
S_00000163c706ae80 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000163c713b820 .array "DataMem", 0 1023, 31 0;
v00000163c713b8c0_0 .net "address", 31 0, v00000163c713ae20_0;  alias, 1 drivers
v00000163c713baa0_0 .net "clock", 0 0, L_00000163c708a920;  1 drivers
v00000163c713bb40_0 .net "data", 31 0, L_00000163c70cbe60;  alias, 1 drivers
v00000163c7144900_0 .var/i "i", 31 0;
v00000163c7143f00_0 .var "q", 31 0;
v00000163c7143280_0 .net "rden", 0 0, v00000163c70c46d0_0;  alias, 1 drivers
v00000163c7144220_0 .net "wren", 0 0, v00000163c70c4950_0;  alias, 1 drivers
E_00000163c70d0820 .event posedge, v00000163c713baa0_0;
S_00000163c706b010 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000163c70d9c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000163c70d03a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000163c7143460_0 .net "PCin", 31 0, L_00000163c71a5210;  alias, 1 drivers
v00000163c71435a0_0 .var "PCout", 31 0;
v00000163c71436e0_0 .net "clk", 0 0, L_00000163c70cbd10;  alias, 1 drivers
v00000163c7143fa0_0 .net "rst", 0 0, v00000163c714a240_0;  alias, 1 drivers
    .scope S_00000163c7036da0;
T_0 ;
    %wait E_00000163c70d0ba0;
    %load/vec4 v00000163c713b780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000163c713af60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000163c713b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000163c713af60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000163c713b320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000163c713b6e0_0;
    %load/vec4 v00000163c713a560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000163c713b320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000163c713b6e0_0;
    %load/vec4 v00000163c713a560_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000163c713b320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000163c713b320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000163c713b320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000163c713b1e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000163c713af60_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000163c713af60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000163c706b010;
T_1 ;
    %wait E_00000163c70d0120;
    %load/vec4 v00000163c7143fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000163c71435a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000163c7143460_0;
    %assign/vec4 v00000163c71435a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000163c7051b00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163c709f050_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000163c709f050_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000163c709f050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %load/vec4 v00000163c709f050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163c709f050_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c70c52b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000163c70545f0;
T_3 ;
    %wait E_00000163c70d0b60;
    %load/vec4 v00000163c70c50d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000163c70c5350_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163c70c4950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163c70c49f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163c70c46d0_0, 0;
    %assign/vec4 v00000163c70c4b30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000163c70c5350_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000163c70c4630_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000163c70c55d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000163c70c4e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000163c70c4950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000163c70c49f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000163c70c46d0_0, 0, 1;
    %store/vec4 v00000163c70c4b30_0, 0, 1;
    %load/vec4 v00000163c70c5030_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c5350_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %load/vec4 v00000163c70c4f90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163c70c4b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c49f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c4950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163c70c55d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163c70c4630_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000163c7051c90;
T_4 ;
    %wait E_00000163c70d0120;
    %fork t_1, S_00000163c703dc50;
    %jmp t_0;
    .scope S_00000163c703dc50;
t_1 ;
    %load/vec4 v00000163c713a920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163c709f4b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000163c709f4b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000163c709f4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713a420, 0, 4;
    %load/vec4 v00000163c709f4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163c709f4b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000163c713ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000163c713a100_0;
    %load/vec4 v00000163c713a880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713a420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713a420, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000163c7051c90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000163c7051c90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163c713bc80_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000163c713bc80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000163c713bc80_0;
    %ix/getv/s 4, v00000163c713bc80_0;
    %load/vec4a v00000163c713a420, 4;
    %ix/getv/s 4, v00000163c713bc80_0;
    %load/vec4a v00000163c713a420, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000163c713bc80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163c713bc80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000163c7086be0;
T_6 ;
    %wait E_00000163c70cfd20;
    %load/vec4 v00000163c713be60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %add;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %sub;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %and;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %or;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %xor;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %or;
    %inv;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000163c713ace0_0;
    %load/vec4 v00000163c713a380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000163c713a380_0;
    %load/vec4 v00000163c713ace0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000163c713ace0_0;
    %ix/getv 4, v00000163c713a380_0;
    %shiftl 4;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000163c713ace0_0;
    %ix/getv 4, v00000163c713a380_0;
    %shiftr 4;
    %assign/vec4 v00000163c713ae20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000163c706ae80;
T_7 ;
    %wait E_00000163c70d0820;
    %load/vec4 v00000163c7143280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000163c713b8c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000163c713b820, 4;
    %assign/vec4 v00000163c7143f00_0, 0;
T_7.0 ;
    %load/vec4 v00000163c7144220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000163c713bb40_0;
    %ix/getv 3, v00000163c713b8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000163c706ae80;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163c713b820, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000163c706ae80;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163c7144900_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000163c7144900_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000163c7144900_0;
    %load/vec4a v00000163c713b820, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v00000163c7144900_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000163c7144900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163c7144900_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000163c70d9c60;
T_10 ;
    %wait E_00000163c70d0120;
    %load/vec4 v00000163c714a7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163c71487e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000163c71487e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000163c71487e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000163c70d8bb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163c714a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163c714a240_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000163c70d8bb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000163c714a100_0;
    %inv;
    %assign/vec4 v00000163c714a100_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000163c70d8bb0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163c714a240_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163c714a240_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000163c714b460_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
