INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Documents/studia/sem5/designlab/detector/detector.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Documents/studia/sem5/designlab/detector/detector.srcs/sim_1/new/tb_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsm
