

================================================================
== Vivado HLS Report for 'inference_sm'
================================================================
* Date:           Sun Jun 05 14:06:23 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        convnet_cpp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  477|  477|  477|  477|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |                                        |                             |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module           | min | max | min | max |   Type  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |grp_inference_mult_1_84_84_10_s_fu_228  |inference_mult_1_84_84_10_s  |  441|  441|  441|  441|   none  |
        |grp_inference_add_1_10_s_fu_416         |inference_add_1_10_s         |   17|   17|   17|   17|   none  |
        |grp_inference_softmax_1_10_s_fu_430     |inference_softmax_1_10_s     |   14|   14|   14|   14|   none  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       1|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     42|   13651|    8358|
|Memory           |        0|      -|     512|      12|
|Multiplexer      |        -|      -|       -|      37|
|Register         |        -|      -|      10|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     42|   14173|    8408|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+-------+-------+------+
    |                Instance                |            Module           | BRAM_18K| DSP48E|   FF  |  LUT |
    +----------------------------------------+-----------------------------+---------+-------+-------+------+
    |grp_inference_add_1_10_s_fu_416         |inference_add_1_10_s         |        0|      2|    377|   339|
    |grp_inference_mult_1_84_84_10_s_fu_228  |inference_mult_1_84_84_10_s  |        0|     40|  13109|  7753|
    |grp_inference_softmax_1_10_s_fu_430     |inference_softmax_1_10_s     |        0|      0|    165|   266|
    +----------------------------------------+-----------------------------+---------+-------+-------+------+
    |Total                                   |                             |        0|     42|  13651|  8358|
    +----------------------------------------+-----------------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |T_0_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |T_1_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |S_0_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |S_1_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |T_2_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |T_3_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |S_2_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |S_3_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                    |        0| 512|  12|    20|  256|     8|          640|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_251  |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |S_0_0_address0  |   2|          3|    2|          6|
    |S_0_0_ce0       |   1|          3|    1|          3|
    |S_0_0_we0       |   1|          2|    1|          2|
    |S_1_0_address0  |   2|          3|    2|          6|
    |S_1_0_ce0       |   1|          3|    1|          3|
    |S_1_0_we0       |   1|          2|    1|          2|
    |S_2_0_address0  |   1|          3|    1|          3|
    |S_2_0_ce0       |   1|          3|    1|          3|
    |S_2_0_we0       |   1|          2|    1|          2|
    |S_3_0_address0  |   1|          3|    1|          3|
    |S_3_0_ce0       |   1|          3|    1|          3|
    |S_3_0_we0       |   1|          2|    1|          2|
    |T_0_0_address0  |   2|          3|    2|          6|
    |T_0_0_ce0       |   1|          3|    1|          3|
    |T_0_0_we0       |   1|          2|    1|          2|
    |T_1_0_address0  |   2|          3|    2|          6|
    |T_1_0_ce0       |   1|          3|    1|          3|
    |T_1_0_we0       |   1|          2|    1|          2|
    |T_2_0_address0  |   1|          3|    1|          3|
    |T_2_0_ce0       |   1|          3|    1|          3|
    |T_2_0_we0       |   1|          2|    1|          2|
    |T_3_0_address0  |   1|          3|    1|          3|
    |T_3_0_ce0       |   1|          3|    1|          3|
    |T_3_0_we0       |   1|          2|    1|          2|
    |X_0_0_ce0       |   1|          2|    1|          2|
    |X_0_0_ce1       |   1|          2|    1|          2|
    |X_1_0_ce0       |   1|          2|    1|          2|
    |X_1_0_ce1       |   1|          2|    1|          2|
    |X_2_0_ce0       |   1|          2|    1|          2|
    |X_2_0_ce1       |   1|          2|    1|          2|
    |X_3_0_ce0       |   1|          2|    1|          2|
    |X_3_0_ce1       |   1|          2|    1|          2|
    |ap_NS_fsm       |   1|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           |  37|         87|   37|         99|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  6|   0|    6|          0|
    |ap_done_reg                                                   |  1|   0|    1|          0|
    |grp_inference_add_1_10_s_fu_416_ap_start_ap_start_reg         |  1|   0|    1|          0|
    |grp_inference_mult_1_84_84_10_s_fu_228_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |grp_inference_softmax_1_10_s_fu_430_ap_start_ap_start_reg     |  1|   0|    1|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 10|   0|   10|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_start        |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_done         | out |    1| ap_ctrl_hs | inference_sm | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_idle         | out |    1| ap_ctrl_hs | inference_sm | return value |
|ap_ready        | out |    1| ap_ctrl_hs | inference_sm | return value |
|X_0_0_address0  | out |    5|  ap_memory |     X_0_0    |     array    |
|X_0_0_ce0       | out |    1|  ap_memory |     X_0_0    |     array    |
|X_0_0_q0        |  in |   32|  ap_memory |     X_0_0    |     array    |
|X_0_0_address1  | out |    5|  ap_memory |     X_0_0    |     array    |
|X_0_0_ce1       | out |    1|  ap_memory |     X_0_0    |     array    |
|X_0_0_q1        |  in |   32|  ap_memory |     X_0_0    |     array    |
|X_1_0_address0  | out |    5|  ap_memory |     X_1_0    |     array    |
|X_1_0_ce0       | out |    1|  ap_memory |     X_1_0    |     array    |
|X_1_0_q0        |  in |   32|  ap_memory |     X_1_0    |     array    |
|X_1_0_address1  | out |    5|  ap_memory |     X_1_0    |     array    |
|X_1_0_ce1       | out |    1|  ap_memory |     X_1_0    |     array    |
|X_1_0_q1        |  in |   32|  ap_memory |     X_1_0    |     array    |
|X_2_0_address0  | out |    5|  ap_memory |     X_2_0    |     array    |
|X_2_0_ce0       | out |    1|  ap_memory |     X_2_0    |     array    |
|X_2_0_q0        |  in |   32|  ap_memory |     X_2_0    |     array    |
|X_2_0_address1  | out |    5|  ap_memory |     X_2_0    |     array    |
|X_2_0_ce1       | out |    1|  ap_memory |     X_2_0    |     array    |
|X_2_0_q1        |  in |   32|  ap_memory |     X_2_0    |     array    |
|X_3_0_address0  | out |    5|  ap_memory |     X_3_0    |     array    |
|X_3_0_ce0       | out |    1|  ap_memory |     X_3_0    |     array    |
|X_3_0_q0        |  in |   32|  ap_memory |     X_3_0    |     array    |
|X_3_0_address1  | out |    5|  ap_memory |     X_3_0    |     array    |
|X_3_0_ce1       | out |    1|  ap_memory |     X_3_0    |     array    |
|X_3_0_q1        |  in |   32|  ap_memory |     X_3_0    |     array    |
|argmax_TDATA    | out |   32|    axis    |    argmax    |    pointer   |
|argmax_TVALID   | out |    1|    axis    |    argmax    |    pointer   |
|argmax_TREADY   |  in |    1|    axis    |    argmax    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

