ROM Bank #0 (HOME):
  SECTION: $0000-$0030 ($0031 bytes)
           $000F = CPU_fast
           $0007 = memset
           $0000 = wait_ly
           $0016 = CPU_slow
  SECTION: $0100-$2819 ($271A bytes)
           $0323 = stat_read_test_delay_dmg_0
           $0322 = stat_read_test_delay_dmg_1
           $0321 = stat_read_test_delay_dmg_2
           $0320 = stat_read_test_delay_dmg_3
    SLACK: $18B5 bytes

ROM Bank #1:
  SECTION: $4000-$7C2B ($3C2C bytes)
           $4003 = stat_read_test_delay_gbc_0
           $4002 = stat_read_test_delay_gbc_1
           $4001 = stat_read_test_delay_gbc_2
           $4000 = stat_read_test_delay_gbc_3
    SLACK: $03D4 bytes

WRAM Bank #0:
  EMPTY

WRAM Bank #1:
  EMPTY

WRAM Bank #2:
  EMPTY

WRAM Bank #3:
  EMPTY

WRAM Bank #4:
  EMPTY

WRAM Bank #5:
  EMPTY

WRAM Bank #6:
  EMPTY

WRAM Bank #7:
  EMPTY

VRAM Bank #0:
  EMPTY

VRAM Bank #1:
  EMPTY

HRAM:
  EMPTY

SRAM Bank #0:
  EMPTY

SRAM Bank #1:
  EMPTY

SRAM Bank #2:
  EMPTY

SRAM Bank #3:
  EMPTY

