// Seed: 139646716
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2 = id_2;
  logic id_3 = id_2;
  logic id_4;
  logic id_5 = id_2 & 1'b0;
  assign id_2 = 1;
  assign id_1[1] = id_3;
endmodule
