

================================================================
== Vitis HLS Report for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:04:56 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.704 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y1 = alloca i32 1"   --->   Operation 6 'alloca' 'y1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_77 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln70"   --->   Operation 10 'read' 'zext_ln70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %empty_77"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %y1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i11 %empty_77"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_eq  i11 %p_load, i11 %tmp" [src/fft.cpp:66]   --->   Operation 16 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln1027 = add i11 %p_load, i11 1"   --->   Operation 17 'add' 'add_ln1027' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc194.split, void %for.inc197.exitStub" [src/fft.cpp:66]   --->   Operation 18 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y1_load = load i13 %y1" [src/fft.cpp:70]   --->   Operation 19 'load' 'y1_load' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i13 %y1_load" [src/fft.cpp:70]   --->   Operation 20 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%add_ln70 = add i12 %zext_ln70_read, i12 %trunc_ln70" [src/fft.cpp:70]   --->   Operation 21 'add' 'add_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i12 %add_ln70" [src/fft.cpp:70]   --->   Operation 22 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln70_3" [src/fft.cpp:70]   --->   Operation 23 'getelementptr' 'I_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:70]   --->   Operation 24 'load' 'I_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln71)   --->   "%or_ln71 = or i12 %trunc_ln70, i12 1" [src/fft.cpp:71]   --->   Operation 25 'or' 'or_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln71 = add i12 %zext_ln70_read, i12 %or_ln71" [src/fft.cpp:71]   --->   Operation 26 'add' 'add_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %add_ln71" [src/fft.cpp:71]   --->   Operation 27 'zext' 'zext_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%I_addr_7 = getelementptr i32 %I, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 28 'getelementptr' 'I_addr_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.35ns)   --->   "%I_load_7 = load i12 %I_addr_7" [src/fft.cpp:71]   --->   Operation 29 'load' 'I_load_7' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%add_ln66 = add i13 %y1_load, i13 4" [src/fft.cpp:66]   --->   Operation 30 'add' 'add_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln66 = store i11 %add_ln1027, i11 %empty_77" [src/fft.cpp:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln66 = store i13 %add_ln66, i13 %y1" [src/fft.cpp:66]   --->   Operation 32 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%X_addr_4 = getelementptr i32 %X, i64 0, i64 %zext_ln70_3" [src/fft.cpp:70]   --->   Operation 33 'getelementptr' 'X_addr_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:70]   --->   Operation 34 'load' 'I_load' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load, i12 %X_addr_4" [src/fft.cpp:70]   --->   Operation 35 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%X_addr_5 = getelementptr i32 %X, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 36 'getelementptr' 'X_addr_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.35ns)   --->   "%I_load_7 = load i12 %I_addr_7" [src/fft.cpp:71]   --->   Operation 37 'load' 'I_load_7' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 38 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_7, i12 %X_addr_5" [src/fft.cpp:71]   --->   Operation 38 'store' 'store_ln71' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72 = or i12 %trunc_ln70, i12 2" [src/fft.cpp:72]   --->   Operation 39 'or' 'or_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln72 = add i12 %zext_ln70_read, i12 %or_ln72" [src/fft.cpp:72]   --->   Operation 40 'add' 'add_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i12 %add_ln72" [src/fft.cpp:72]   --->   Operation 41 'zext' 'zext_ln72' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%I_addr_8 = getelementptr i32 %I, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 42 'getelementptr' 'I_addr_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.35ns)   --->   "%I_load_8 = load i12 %I_addr_8" [src/fft.cpp:72]   --->   Operation 43 'load' 'I_load_8' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%or_ln73 = or i12 %trunc_ln70, i12 3" [src/fft.cpp:73]   --->   Operation 44 'or' 'or_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln73 = add i12 %zext_ln70_read, i12 %or_ln73" [src/fft.cpp:73]   --->   Operation 45 'add' 'add_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i12 %add_ln73" [src/fft.cpp:73]   --->   Operation 46 'zext' 'zext_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%I_addr_9 = getelementptr i32 %I, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 47 'getelementptr' 'I_addr_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%I_load_9 = load i12 %I_addr_9" [src/fft.cpp:73]   --->   Operation 48 'load' 'I_load_9' <Predicate = (!icmp_ln66)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:69]   --->   Operation 49 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [src/fft.cpp:68]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/fft.cpp:10]   --->   Operation 51 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%X_addr_6 = getelementptr i32 %X, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 52 'getelementptr' 'X_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (1.35ns)   --->   "%I_load_8 = load i12 %I_addr_8" [src/fft.cpp:72]   --->   Operation 53 'load' 'I_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 54 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_8, i12 %X_addr_6" [src/fft.cpp:72]   --->   Operation 54 'store' 'store_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 55 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%I_load_9 = load i12 %I_addr_9" [src/fft.cpp:73]   --->   Operation 56 'load' 'I_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load_9, i12 %X_addr" [src/fft.cpp:73]   --->   Operation 57 'store' 'store_ln73' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc194" [src/fft.cpp:66]   --->   Operation 58 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.31ns
The critical path consists of the following:
	'alloca' operation ('y1') [5]  (0 ns)
	'load' operation ('y1_load', src/fft.cpp:70) on local variable 'y1' [20]  (0 ns)
	'add' operation ('add_ln70', src/fft.cpp:70) [22]  (0.962 ns)
	'getelementptr' operation ('I_addr', src/fft.cpp:70) [24]  (0 ns)
	'load' operation ('I_load', src/fft.cpp:70) on array 'I' [29]  (1.35 ns)

 <State 2>: 2.7ns
The critical path consists of the following:
	'load' operation ('I_load', src/fft.cpp:70) on array 'I' [29]  (1.35 ns)
	'store' operation ('store_ln70', src/fft.cpp:70) of variable 'I_load', src/fft.cpp:70 on array 'X' [30]  (1.35 ns)

 <State 3>: 2.7ns
The critical path consists of the following:
	'load' operation ('I_load_8', src/fft.cpp:72) on array 'I' [43]  (1.35 ns)
	'store' operation ('store_ln72', src/fft.cpp:72) of variable 'I_load_8', src/fft.cpp:72 on array 'X' [44]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
