m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/flow-level/basicgates
vhalfAdder
Z0 !s110 1724286292
!i10b 1
!s100 LNH3Q^CWJk[ENiMY7WGUh1
ID88XCkkmHhdH9cCZLXYZ>2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder
Z3 w1724286287
Z4 8C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v
Z5 FC:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1724286292.000000
Z8 !s107 C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Desktop/MELVIN_NITHIN_VLSI/VLSI-LAB/gate-level/halfAdder/halfadder.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
nhalf@adder
vhalfAdder_tb
R0
!i10b 1
!s100 mQVZ?N[Ln;Q0clFVUVQ;Q0
Iof>k47o<Q[G`z8jjgZZ[c1
R1
R2
R3
R4
R5
L0 9
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nhalf@adder_tb
