<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>ECE 3700: Procedures and Assignments</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="3700.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">ECE 3700: Procedures and Assignments</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#course-administration">Course Administration</a></li>
<li><a href="#lab-procedures">Lab Procedures</a></li>
<li><a href="#assignment-groups">Assignment Groups:</a></li>
</ul>
</nav>
<h1 id="course-administration">Course Administration</h1>
<p>Course reading materials, lecture videos, messages and grades will be handled using the Canvas platform. Please use Canvas Messages (not email) to contact the instructor.</p>
<p>Assignments are grouped in a recommended weekly schedule. Planned lab assignments will comprise about 2/3 of the course. The last 1/3 will be devoted to student design projects.</p>
<p>There is room in the schedule to fall behind slightly on the assignments. Any assignment can be submitted up to 1 week late with no penalty. There will be a 10% penalty after 1 week, and a 20% penalty after 2 weeks. Course grades will be finalized on the last day of finals week (4/30), so everything needs to be submitted before that date.</p>
<h1 id="lab-procedures">Lab Procedures</h1>
<p>Please see the <a href="workflows/index.html">Workflow Document</a> for full details on laboratory procedures.</p>
<p>All assigned work for this course is laboratory in nature. At minimum, you will need:</p>
<ul>
<li>Digilent Basys3 FPGA board (available from the ECE store)</li>
<li>Access to a computer with a terminal emulator</li>
</ul>
<p>It is strongly recommended that you use the <strong>ECE Linux external USB drive</strong>, since it is pre-configured with all the necessary software. Alternative configurations are permitted, and it is possible to complete all software tasks remotely using a server account.</p>
<h1 id="assignment-groups">Assignment Groups:</h1>
<p>Items in <em>italics</em> will be pushed to the repository at a later time.</p>
<ol type="1">
<li><a href="1_verilog">Verilog Syntax and Best Practices</a>
<ol type="1">
<li><a href="1_verilog/1_modules">Modules</a> (week 1) (1/19 – 1/22)
<ol type="1">
<li><a href="1_verilog/1_modules/1_simple_module/assigned_tasks.html">Simple Module</a> <a href="1_verilog/1_modules/1_simple_module/">[files]</a></li>
<li><a href="1_verilog/1_modules/2_build/assigned_tasks.html">Build Procedure</a> <a href="1_verilog/1_modules/2_build/">[files]</a></li>
<li><a href="1_verilog/1_modules/3_parameters/assigned_tasks.html">Parameters</a> <a href="1_verilog/1_modules/3_parameters/">[files]</a></li>
<li><a href="1_verilog/1_modules/4_tasks/assigned_tasks.html">Tasks</a> <a href="1_verilog/1_modules/4_tasks/">[files]</a></li>
<li><a href="1_verilog/1_modules/5_functions/assigned_tasks.html">Functions</a> <a href="1_verilog/1_modules/5_functions/">[files]</a></li>
</ol></li>
<li><a href="1_verilog/2_operations">Operations</a> (week 2) (1/25 – 1/29)
<ol type="1">
<li><a href="1_verilog/2_operations/1_unary/assigned_tasks.html">Unary Operators</a> <a href="1_verilog/2_operations/1_unary/">[files]</a></li>
<li><a href="1_verilog/2_operations/2_bitwise/assigned_tasks.html">Bitwise Operators</a> <a href="1_verilog/2_operations/2_bitwise/">[files]</a></li>
<li><a href="1_verilog/2_operations/3_logical/assigned_tasks.html">Logical Operators</a> <a href="1_verilog/2_operations/3_logical/">[files]</a></li>
<li><a href="1_verilog/2_operations/4_unsigned/assigned_tasks.html">Unsigned Arithmetic</a> <a href="1_verilog/2_operations/4_unsigned/">[files]</a></li>
<li><a href="1_verilog/2_operations/5_signed/assigned_tasks.html">Signed Arithmetic</a> <a href="1_verilog/2_operations/5_signed/">[files]</a></li>
</ol></li>
<li><a href="1_verilog/3_loops_conditionals">Loops and Conditionals</a> (week 3) (2/1 – 2/5)
<ol type="1">
<li><a href="1_verilog/3_loops_conditionals/1_for_loops/assigned_tasks.html">For Loops</a> <a href="1_verilog/3_loops_conditionals/1_for_loops/">[files]</a></li>
<li><a href="1_verilog/3_loops_conditionals/2_while_loops/assigned_tasks.html">While Loops</a> <a href="1_verilog/3_loops_conditionals/2_while_loops/">[files]</a></li>
<li><a href="1_verilog/3_loops_conditionals/3_generate/assigned_tasks.html">Generate Loops</a> <a href="1_verilog/3_loops_conditionals/3_generate/">[files]</a></li>
<li><a href="1_verilog/3_loops_conditionals/4_case/assigned_tasks.html">Case Statements</a> <a href="1_verilog/3_loops_conditionals/4_case/">[files]</a></li>
<li><a href="1_verilog/3_loops_conditionals/5_conditional/assigned_tasks.html">Conditional Operator</a> <a href="1_verilog/3_loops_conditionals/5_conditional/">[files]</a></li>
</ol></li>
</ol></li>
<li><a href="2_rtl">RTL Design Concepts</a>
<ol type="1">
<li><a href="2_rtl/1_state_machines">State Machines</a> (week 4) (2/8 – 2/12)
<ol type="1">
<li><a href="2_rtl/1_state_machines/1_keypad/assigned_tasks.html">Keypad Interface</a> <a href="2_rtl/1_state_machines/1_keypad/">[files]</a></li>
<li><a href="2_rtl/1_state_machines/2_debouncer/assigned_tasks.html">Debouncer</a> <a href="2_rtl/1_state_machines/2_debouncer/">[files]</a></li>
<li><a href="2_rtl/1_state_machines/3_handshaking/assigned_tasks.html">Handshaking</a> <a href="2_rtl/1_state_machines/3_handshaking/">[files]</a></li>
<li><a href="2_rtl/1_state_machines/4_serial_interface/assigned_tasks.html">Serial Interface</a> <a href="2_rtl/1_state_machines/4_serial_interface/">[files]</a></li>
</ol></li>
<li>Communication Protocols (week 5) (2/15 – 2/20)
<ol type="1">
<li><a href="2_rtl/2_communication/1_PWM/assigned_tasks.html">PWM</a> [ <a href="2_rtl/2_communication/1_PWM/">files</a> ]</li>
<li><a href="2_rtl/2_communication/2_SPI_READ/assigned_tasks.html">SPI READ interface</a> [ <a href="2_rtl/2_communication/2_SPI_READ/">files</a> ]</li>
<li><em>not required</em><a href="2_rtl/2_communication/2_SPI_WRITE/assigned_tasks.html">SPI WRITE interface</a> [ <a href="2_rtl/2_communication/2_SPI_WRITE/">files</a> ]</li>
<li><em>not required</em><a href="2_rtl/2_communication/optional/3_UART_TX/assigned_tasks.html">UART TX interface</a> [ <a href="2_rtl/2_communication/optional/3_UART_TX">files</a> ]</li>
<li><em>not required</em> <a href="2_rtl/2_communication/optional/4_UART_RX/assigned_tasks.html">UART RX interface</a> [ <a href="2_rtl/2_communication/optional/4_UART_RX">files</a> ]</li>
<li><em>not required</em><a href="2_rtl/2_communication/5_UART_bidir/assigned_tasks.html">UART bidirectional interface</a> [ <a href="2_rtl/2_communication/5_UART_bidir">files</a> ]</li>
</ol></li>
<li><em>Memory</em> (week 6) (2/22 – 2/27)
<ol type="1">
<li><a href="2_rtl/3_memory/1_RAM/assigned_tasks.html">Random Access Memory</a> [ <a href="2_rtl/3_memory/1_RAM">files</a> ]</li>
<li><a href="2_rtl/3_memory/2_sin_table/assigned_tasks.html">Sin Lookup Table (LUT)</a> [ <a href="2_rtl/3_memory/2_sin_table">files</a> ]</li>
<li><a href="2_rtl/3_memory/3_fifo/assigned_tasks.html">FIFOs, LIFOs, Stacks, Queues</a> [ <a href="2_rtl/3_memory/3_fifo">files</a> ]</li>
</ol></li>
<li><em>Coding, Compression, Encryption</em> (week 7) (3/1 – 3/5)</li>
<li><em>Signal Processing</em> (week 8) (3/8 – 3/12)</li>
</ol></li>
<li><em>Digital Systems</em>
<ol type="1">
<li><em>RTL Systems</em> (week 9) (3/15 – 3/19)</li>
<li><em>Embedded Systems</em> (week 10) (3/22 – 3/26)</li>
</ol></li>
<li><em>Final Project</em>
<ol type="1">
<li><em>Proposal</em> (week 11) (3/29 – 4/2)</li>
<li><em>Specification</em> (week 12) (4/5 – 4/9)</li>
<li><em>Milestone</em> (week 13) (4/12 – 4/16)</li>
<li><em>Final Demonstration</em> (week 14) (4/19 – 4/23)</li>
</ol></li>
</ol>
</body>
</html>
