# LSP zkouÅ¡ka â€” 5. Äervna 2024 (vÄetnÄ› oficiÃ¡lnÃ­ch odpovÄ›dÃ­)

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2024-06-05_Exam_Answers_CN.md) | ğŸ‡¬ğŸ‡§ [English](2024-06-05_Exam_Answers_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2024-06-05_Exam_Answers_CZ.md)

> âœ… **OvÄ›Å™eno podle oficiÃ¡lnÃ­ch odpovÄ›dÃ­ v PDF**

## Informace o zkouÅ¡ce
- Datum: 2024å¹´6æœˆ5æ—¥
- Jazyk: æ·å…‹è¯­
- Obsahuje oficiÃ¡lnÃ­ odpovÄ›di

---

## Ãšloha 1 - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (4åˆ†)
**ZadÃ¡nÃ­:** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**VstupnÃ­ sekvence:**
```
A = 0 | 0 | 1 | 0 | 0
B = 0 | 0 | 0 | 1 | 0
C = 1 | 0 | 0 | 1 | 1
    t0  t1  t2  t3  t4
```

> âœ… **OficiÃ¡lnÃ­ odpovÄ›Ä (Official Answer):**
> - **X = 00110** (t0=0, t1=0, t2=1, t3=1, t4=0) æˆ–è¯»ä½œ t0=1,t1=1,t2=0,t3=0,t4=1
> - **Y = 10011** (t0=1, t1=0, t2=0, t3=1, t4=1) æˆ–è¯»ä½œ t0=0,t1=1,t2=1,t3=1,t4=0

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** æ³¨æ„t0æ—¶C=1ä½†B=0ï¼Œæ‰€ä»¥BÂ·C=0ä¸è§¦å‘Set

---

## Ãšloha 2 - Shannonå±•å¼€ (Shannon Expansion) (6åˆ†)
**ZadÃ¡nÃ­:** å°†X=f(A,B,C,X)åˆ†è§£ä¸ºShannonå±•å¼€å½¢å¼
**[English]** Decompose X=f(A,B,C,X) using Shannon expansion

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** ä½¿ç”¨å¡è¯ºå›¾æ¨å¯¼fâ‚€(A,B,C)å’Œfâ‚(A,B,C)

---

## Ãšloha 3 - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**ZadÃ¡nÃ­:** å‹¾é€‰æ‰€æœ‰å…·æœ‰ç­‰ä»·å‡½æ•°çš„é€»è¾‘å‡½æ•°
**[English]** Check all logic functions that have an equivalent function

```vhdl
y1 <= (not A and not C) or (A and C and not D);
y2 <= (not A or C) and (not A or not D) and (A or not C);
y3 <= (not A and not C) xor (A and not D);
y4 <= (A xnor C) and (not C or not D);
```

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** XNOR = åŒæˆ–é—¨ (Equivalence gate)ï¼ŒA XNOR C = NOT(A XOR C)

---

## Ãšloha 4 - 10ä½è¿ç®— (10-bit Arithmetic) (2åˆ†)
**ZadÃ¡nÃ­:** 4x1023çš„ä½10ä½å­˜å…¥10ä½å¯„å­˜å™¨
**[English]** Store lower 10 bits of 4x1023 into a 10-bit register

**VÃ½poÄet:**
- 4 x 1023 = 4092
- 4092 mod 1024 = 1020

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
- a) unsigned: 1020
- b) signed: -4 (Two's Complement)

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** 1023 = 2Â¹â°-1 = -1 (signed)ï¼Œæ‰€ä»¥4Ã—(-1) = -4

---

## Ãšloha 5 - å…¨åŠ å™¨è®¾è®¡ (Full Adder Design) (4åˆ†)
**ZadÃ¡nÃ­:** ç”»å‡ºå…¨åŠ å™¨ç”µè·¯å›¾
**[English]** Draw the full adder circuit diagram

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:**
> ```
> Sum = A âŠ• B âŠ• Cin
> Cout = (AÂ·B) + (CinÂ·(AâŠ•B))
> ```

---

## Ãšloha 6 - +1åŠ æ³•å™¨è®¾è®¡ (Incrementer Design) (5åˆ†)
**ZadÃ¡nÃ­:** ä¸ä½¿ç”¨å…¨åŠ å™¨ï¼Œç”¨ç®€å•é—¨å®ç°+1åŠ æ³•å™¨
**[English]** Implement +1 adder using simple gates without full adder

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
```
s0 = not x0           (æœ€ä½ä½å–å)
s1 = x1 xor x0        (å¼‚æˆ–è¿›ä½)
s2 = x2 xor (x1 and x0)
s3 = x3 xor (x2 and x1 and x0)
s4(carry) = x3 and x2 and x1 and x0
```

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** +1åŠ æ³•å™¨ (Incrementer) æ¯”é€šç”¨åŠ æ³•å™¨ç®€å•ï¼Œåªéœ€XORå’ŒANDé“¾

---

## Ãšloha 7 - Grayç è½¬æ¢å™¨VHDL (Gray Code Converter) (5åˆ†)
**ZadÃ¡nÃ­:** ç”¨å•ä¸ªå¹¶å‘è¯­å¥æè¿°ç”µè·¯
**[English]** Describe the circuit with a single concurrent statement

**OficiÃ¡lnÃ­ odpovÄ›Ä:**
```vhdl
y <= ('0' & x(3 downto 1)) xor x;
```

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky (Binary to Gray Code)ï¼š**
> - Grayç å…¬å¼ï¼šGáµ¢ = Báµ¢ âŠ• Báµ¢â‚Šâ‚
> - VHDLå®ç°ï¼šå³ç§»1ä½åä¸åŸå€¼XOR

---

## Ãšloha 8 - ç§»ä½å¯„å­˜å™¨VHDLåˆ†æ (Shift Register Analysis) (10åˆ†)
**ZadÃ¡nÃ­:** åˆ†æä»£ç å¹¶ç”»å‡ºç”µè·¯
**[English]** Analyze the code and draw the circuit

**OficiÃ¡lnÃ­ odpovÄ›Ä:** å¸¦å¹¶è¡ŒåŠ è½½çš„ç§»ä½å¯„å­˜å™¨ (Shift Register with Parallel Load)

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky:** è¯†åˆ«å…³é”®ç‰¹å¾ï¼š
> - `rising_edge(clk)` â†’ DFFå¯„å­˜å™¨
> - `rg(N-2 downto 0) & din` â†’ å·¦ç§»
> - å¹¶è¡ŒåŠ è½½æ§åˆ¶ â†’ MUXé€‰æ‹©

---

## Ãšloha 9 - ç›´æ¥æ˜ å°„Cache (Direct-Mapped Cache) (10åˆ†)
> ğŸ›‘ **Mimo rozsah zkouÅ¡ky:** æ ¹æ®2026å¹´è€ƒè¯•è¯´æ˜ï¼ŒCacheæœªå‘½ä¸­è®¡ç®—é¢˜æœ¬æ¬¡ä¸è€ƒï¼Œå¯æˆ˜ç•¥æ€§è·³è¿‡ã€‚

**ZadÃ¡nÃ­:** 32ä½å¤„ç†å™¨ï¼Œ256å­—èŠ‚cacheï¼Œç›´æ¥æ˜ å°„ï¼Œè¡Œé•¿4å­— (4-word line)
**[English]** 32-bit processor, 256-byte cache, direct-mapped, 4-word line

**è®¿é—®åºåˆ—åŠåˆ¤æ–­ï¼š**
| åœ°å€ | cache hit |
|------|-----------|
| 0x14 | miss |
| 0x18 | hit |
| 0x2C | miss |
| 0x24 | hit |
| 0x118 | miss |
| 0x10 | miss |
| 0x11C | miss |
| 0x110 | hit |

> ğŸ’¡ **DoplÅˆujÃ­cÃ­ poznÃ¡mky (Cache Structure)ï¼š**
> - è¡Œå¤§å°4å­— = 16å­—èŠ‚ â†’ offset = 4ä½
> - 256/16 = 16 sets â†’ set index = 4ä½
> - åœ°å€æ ¼å¼ï¼š`[tag][4ä½set][4ä½offset]`
> - 0x10å’Œ0x118æ˜ å°„åˆ°åŒä¸€setï¼ˆå†²çªmissï¼‰
