Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Nov 15 23:20:48 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_module_control_sets_placed.rpt
| Design       : vga_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------+------------------+------------------+----------------+
|            Clock Signal           |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | DIVIDER/kiloHzClock/current_count_reg[3]_0[0] | buttons_IBUF[0]  |                1 |              4 |
|  clk_IBUF_BUFG                    |                                               |                  |                3 |              6 |
|  clk_IBUF_BUFG                    | DIVIDER/hundredHzClock/E[0]                   | buttons_IBUF[0]  |                4 |             10 |
|  DIVIDER/megaHzClock_25MHz/i_zero |                                               | buttons_IBUF[0]  |                3 |             11 |
|  DIVIDER/megaHzClock_25MHz/i_zero | VGA_SYNC/sel                                  | buttons_IBUF[0]  |                6 |             14 |
|  clk_IBUF_BUFG                    |                                               | buttons_IBUF[0]  |                8 |             22 |
+-----------------------------------+-----------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


