0.7
2020.2
Nov 18 2020
09:47:47
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v,1628709063,verilog,,E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/scan_module.v,,clock_scan_sys,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core;../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys_clk_wiz.v,1628709063,verilog,,E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v,,clock_scan_sys_clk_wiz,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core;../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase2_main_SIM.v,1628547254,verilog,,,,testcase2_main_SIM,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core;../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/scan_module.v,1628810029,verilog,,E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v,,scan_module,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core;../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v,1628810490,verilog,,E:/Shanshan_Xie/1-Ising_2021/1-Test/FPGA/codeFromHome/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase2_main_SIM.v,,testcase2_main,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clk_core;../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
