#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Sun Feb  2 14:42:36 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_test_sd\Sigma_Delta_test_sd.vhd":17:7:17:25|Top entity is set to Sigma_Delta_test_sd.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_test_sd\Sigma_Delta_test_sd.vhd":17:7:17:25|Synthesizing work.sigma_delta_test_sd.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":790:10:790:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Power_On_Reset_Delay.vhd":24:7:24:26|Synthesizing work.power_on_reset_delay.architecture_power_on_reset_delay.
Post processing for work.power_on_reset_delay.architecture_power_on_reset_delay
Running optimization stage 1 on Power_On_Reset_Delay .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1.vhd":17:7:17:12|Synthesizing work.osc_c1.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c1_osc_c1_0_osc.def_arch.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c1_osc_c1_0_osc.def_arch
Running optimization stage 1 on OSC_C1_OSC_C1_0_OSC .......
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Post processing for work.osc_c1.rtl
Running optimization stage 1 on OSC_C1 .......
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\FCCC_C1\FCCC_C1.vhd":17:7:17:13|Synthesizing work.fccc_c1.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\FCCC_C1\FCCC_C1_0\FCCC_C1_FCCC_C1_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c1_fccc_c1_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c1_fccc_c1_0_fccc.def_arch
Running optimization stage 1 on FCCC_C1_FCCC_C1_0_FCCC .......
Post processing for work.fccc_c1.rtl
Running optimization stage 1 on FCCC_C1 .......
Post processing for work.sigma_delta_test_sd.rtl
Running optimization stage 1 on Sigma_Delta_test_sd .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C1_FCCC_C1_0_FCCC .......
Running optimization stage 2 on FCCC_C1 .......
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C1_OSC_C1_0_OSC .......
@N: CL159 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\OSC_C1\OSC_C1_0\OSC_C1_OSC_C1_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Running optimization stage 2 on OSC_C1 .......
Running optimization stage 2 on Power_On_Reset_Delay .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on Sigma_Delta_test_sd .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  2 14:42:37 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  2 14:42:37 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  2 14:42:37 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Feb  2 14:42:38 2020

###########################################################]
Premap Report

# Sun Feb  2 14:42:39 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_test_sd\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd_scck.rpt 
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=21  set on top level netlist Sigma_Delta_test_sd

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     15   
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                    Clock Pin                        Non-clock Pin     Non-clock Pin                       
Clock                                             Load      Pin                                       Seq Example                      Seq Example       Comb Example                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                         -                                -                 -                                   
                                                                                                                                                                                             
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     15        FCCC_C1_0.FCCC_C1_0.CCC_INST.GL0(CCC)     Power_On_Reset_Delay_0.POR.C     -                 FCCC_C1_0.FCCC_C1_0.GL0_INST.I(BUFG)
=============================================================================================================================================================================================

@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock which controls 15 sequential elements including Power_On_Reset_Delay_0.delay_counter[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_test_sd.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb  2 14:42:39 2020

###########################################################]
Map & Optimize Report

# Sun Feb  2 14:42:40 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|User-specified initial value defined for instance Power_On_Reset_Delay_0.delay_counter[13:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\power_on_reset_delay.vhd":46:8:46:9|Found counter in view:work.Power_On_Reset_Delay(architecture_power_on_reset_delay) instance delay_counter[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     6.17ns		   8 /        15
@N: FP130 |Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_15 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 instances converted, 15 sequential instances remain driven by gated/generated clocks

============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                              Explanation                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C1_0.FCCC_C1_0.CCC_INST     CCC                    15         Power_On_Reset_Delay_0.delay_counter[13]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 134MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Sigma_Delta_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\component\work\fccc_c1\fccc_c1_0\fccc_c1_fccc_c1_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C1_0.FCCC_C1_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Feb  2 14:42:41 2020
#


Top view:               Sigma_Delta_test_sd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_test_sd\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 7.355

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     100.0 MHz     378.1 MHz     10.000        2.645         7.355     inferred     Inferred_clkgroup_0
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock  |  10.000      7.355  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                                 Arrival          
Instance                                     Reference                                         Type     Pin     Net                   Time        Slack
                                             Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------
Power_On_Reset_Delay_0.delay_counter[4]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[4]      0.087       7.355
Power_On_Reset_Delay_0.delay_counter[5]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[5]      0.087       7.423
Power_On_Reset_Delay_0.delay_counter[6]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[6]      0.087       7.462
Power_On_Reset_Delay_0.delay_counter[7]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[7]      0.087       7.549
Power_On_Reset_Delay_0.delay_counter[0]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[0]      0.108       7.582
Power_On_Reset_Delay_0.delay_counter[1]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[1]      0.108       7.660
Power_On_Reset_Delay_0.delay_counter[2]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[2]      0.108       7.705
Power_On_Reset_Delay_0.delay_counter[8]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[8]      0.108       7.709
Power_On_Reset_Delay_0.delay_counter[3]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[3]      0.108       7.782
Power_On_Reset_Delay_0.delay_counter[11]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      Q       delay_counter[11]     0.108       7.783
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                   Required          
Instance                                     Reference                                         Type     Pin     Net                     Time         Slack
                                             Clock                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------
Power_On_Reset_Delay_0.delay_counter[13]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[13]     9.745        7.355
Power_On_Reset_Delay_0.delay_counter[12]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[12]     9.745        7.371
Power_On_Reset_Delay_0.delay_counter[11]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[11]     9.745        7.388
Power_On_Reset_Delay_0.delay_counter[10]     FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[10]     9.745        7.404
Power_On_Reset_Delay_0.delay_counter[9]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[9]      9.745        7.420
Power_On_Reset_Delay_0.delay_counter[8]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[8]      9.745        7.437
Power_On_Reset_Delay_0.delay_counter[7]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[7]      9.745        7.453
Power_On_Reset_Delay_0.delay_counter[6]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[6]      9.745        7.469
Power_On_Reset_Delay_0.delay_counter[5]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[5]      9.745        7.486
Power_On_Reset_Delay_0.delay_counter[4]      FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock     SLE      D       delay_counter_s[4]      9.745        7.502
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.390
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.355

    Number of logic level(s):                16
    Starting point:                          Power_On_Reset_Delay_0.delay_counter[4] / Q
    Ending point:                            Power_On_Reset_Delay_0.delay_counter[13] / D
    The start point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C1_FCCC_C1_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Power_On_Reset_Delay_0.delay_counter[4]                SLE      Q        Out     0.087     0.087       -         
delay_counter[4]                                       Net      -        -       0.497     -           2         
Power_On_Reset_Delay_0.un2_delay_counter_8             CFG4     D        In      -         0.584       -         
Power_On_Reset_Delay_0.un2_delay_counter_8             CFG4     Y        Out     0.271     0.856       -         
un2_delay_counter_8                                    Net      -        -       0.497     -           2         
Power_On_Reset_Delay_0.un2_delay_counter_6_RNIQHRC     ARI1     D        In      -         1.353       -         
Power_On_Reset_Delay_0.un2_delay_counter_6_RNIQHRC     ARI1     FCO      Out     0.503     1.856       -         
delay_counter_cry_cy                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNI6V4I[0]        ARI1     FCI      In      -         1.856       -         
Power_On_Reset_Delay_0.delay_counter_RNI6V4I[0]        ARI1     FCO      Out     0.016     1.873       -         
delay_counter_cry[0]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIJDEN[1]        ARI1     FCI      In      -         1.873       -         
Power_On_Reset_Delay_0.delay_counter_RNIJDEN[1]        ARI1     FCO      Out     0.016     1.889       -         
delay_counter_cry[1]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNI1TNS[2]        ARI1     FCI      In      -         1.889       -         
Power_On_Reset_Delay_0.delay_counter_RNI1TNS[2]        ARI1     FCO      Out     0.016     1.905       -         
delay_counter_cry[2]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIGD121[3]       ARI1     FCI      In      -         1.905       -         
Power_On_Reset_Delay_0.delay_counter_RNIGD121[3]       ARI1     FCO      Out     0.016     1.921       -         
delay_counter_cry[3]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNI0VA71[4]       ARI1     FCI      In      -         1.921       -         
Power_On_Reset_Delay_0.delay_counter_RNI0VA71[4]       ARI1     FCO      Out     0.016     1.938       -         
delay_counter_cry[4]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIHHKC1[5]       ARI1     FCI      In      -         1.938       -         
Power_On_Reset_Delay_0.delay_counter_RNIHHKC1[5]       ARI1     FCO      Out     0.016     1.954       -         
delay_counter_cry[5]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNI35UH1[6]       ARI1     FCI      In      -         1.954       -         
Power_On_Reset_Delay_0.delay_counter_RNI35UH1[6]       ARI1     FCO      Out     0.016     1.970       -         
delay_counter_cry[6]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIMP7N1[7]       ARI1     FCI      In      -         1.970       -         
Power_On_Reset_Delay_0.delay_counter_RNIMP7N1[7]       ARI1     FCO      Out     0.016     1.987       -         
delay_counter_cry[7]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIAFHS1[8]       ARI1     FCI      In      -         1.987       -         
Power_On_Reset_Delay_0.delay_counter_RNIAFHS1[8]       ARI1     FCO      Out     0.016     2.003       -         
delay_counter_cry[8]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIV5R12[9]       ARI1     FCI      In      -         2.003       -         
Power_On_Reset_Delay_0.delay_counter_RNIV5R12[9]       ARI1     FCO      Out     0.016     2.019       -         
delay_counter_cry[9]                                   Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNISLHG2[10]      ARI1     FCI      In      -         2.019       -         
Power_On_Reset_Delay_0.delay_counter_RNISLHG2[10]      ARI1     FCO      Out     0.016     2.035       -         
delay_counter_cry[10]                                  Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIQ68V2[11]      ARI1     FCI      In      -         2.035       -         
Power_On_Reset_Delay_0.delay_counter_RNIQ68V2[11]      ARI1     FCO      Out     0.016     2.052       -         
delay_counter_cry[11]                                  Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNIPOUD3[12]      ARI1     FCI      In      -         2.052       -         
Power_On_Reset_Delay_0.delay_counter_RNIPOUD3[12]      ARI1     FCO      Out     0.016     2.068       -         
delay_counter_cry[12]                                  Net      -        -       0.000     -           1         
Power_On_Reset_Delay_0.delay_counter_RNO[13]           ARI1     FCI      In      -         2.068       -         
Power_On_Reset_Delay_0.delay_counter_RNO[13]           ARI1     S        Out     0.073     2.141       -         
delay_counter_s[13]                                    Net      -        -       0.248     -           1         
Power_On_Reset_Delay_0.delay_counter[13]               SLE      D        In      -         2.390       -         
=================================================================================================================
Total path delay (propagation time + setup) of 2.645 is 1.403(53.0%) logic and 1.242(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C1_0.OSC_C1_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C1_0.FCCC_C1_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          OSC_C1_0.OSC_C1_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FCCC_C1_0.FCCC_C1_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
OSC_C1_0.OSC_C1_0.I_RCOSC_25_50MHZ                     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
OSC_C1_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FCCC_C1_0.FCCC_C1_0.CCC_INST                           CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Sigma_Delta_test_sd 

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG2           2 uses
CFG4           4 uses

Carry cells:
ARI1            15 uses - used for arithmetic functions


Sequential Cells: 
SLE            15 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 10
I/O primitives: 9
OUTBUF         9 uses


Global Clock Buffers: 3

Total LUTs:    21

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  15 + 0 + 0 + 0 = 15;
Total number of LUTs after P&R:  21 + 0 + 0 + 0 = 21;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Feb  2 14:42:41 2020

###########################################################]
