<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samd21/include/component/dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_5617713c67b81421a94fcb772b92f3e1.html">samd21</a></li><li class="navelem"><a class="el" href="dir_aec2080804dd7c02d2ca8d0ac14a8f1e.html">include</a></li><li class="navelem"><a class="el" href="dir_782bba2fa95c2a1bd81b337531180e8a.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Support and FAQ: visit &lt;a href=&quot;http://www.atmel.com/design-support/&quot;&gt;Atmel Support&lt;/a&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMD21_DAC_COMPONENT_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMD21_DAC_COMPONENT_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gab76e3488c106c6d2688d864117555e6d">   56</a></span>&#160;<span class="preprocessor">#define DAC_U2214</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga49409e81a9642d61cb82d3f664c44844">   57</a></span>&#160;<span class="preprocessor">#define REV_DAC                     0x110</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* -------- DAC_CTRLA : (DAC Offset: 0x0) (R/W  8) Control A -------- */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html">   61</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html#a9334d5ac0548802c90a8129c52c8e490">   63</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_a___type.html#a9334d5ac0548802c90a8129c52c8e490">SWRST</a>:1;          </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html#a2b3662f1b123463ae1a23c1f324e5cc5">   64</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_a___type.html#a2b3662f1b123463ae1a23c1f324e5cc5">ENABLE</a>:1;         </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html#aa24338c5cacc63e3b77adf2dc0938ff6">   65</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_a___type.html#aa24338c5cacc63e3b77adf2dc0938ff6">RUNSTDBY</a>:1;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html#a8b4eebe79ded0459acec2f4950102ba3">   66</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  } bit;                       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">   68</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;} <a class="code" href="union_d_a_c___c_t_r_l_a___type.html">DAC_CTRLA_Type</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaebd4a25fcf855e7d3824acf7f9d3ac83">   72</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_OFFSET            0x0          </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga5b2a0ad82560fded073e6276046facfc">   73</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_RESETVALUE        0x00ul       </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gafa3f0f563ba0dcc229026ca6d3effdcc">   75</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_SWRST_Pos         0            </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gab50aae3a8aa2d5bcfb9892d87f425fd8">   76</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_SWRST             (0x1ul &lt;&lt; DAC_CTRLA_SWRST_Pos)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gafa6e69ab386a0acc15ec18b0584091f9">   77</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_ENABLE_Pos        1            </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gabdbf590aa240a8a85a49f13e27872353">   78</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_ENABLE            (0x1ul &lt;&lt; DAC_CTRLA_ENABLE_Pos)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gabdf461e8ca3765359a3e350ff50cfd05">   79</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_RUNSTDBY_Pos      2            </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga601cdcfdd1fb4fae7de0c3ac96b6a9a2">   80</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_RUNSTDBY          (0x1ul &lt;&lt; DAC_CTRLA_RUNSTDBY_Pos)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga3194764eec2b07936137bbd3afbde5d2">   81</a></span>&#160;<span class="preprocessor">#define DAC_CTRLA_MASK              0x07ul       </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_CTRLB : (DAC Offset: 0x1) (R/W  8) Control B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html">   85</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a96f714232ff7f0675cd21de211d88968">   87</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a96f714232ff7f0675cd21de211d88968">EOEN</a>:1;           </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a0c6f7fb6bd241f875e377431ef6b7775">   88</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a0c6f7fb6bd241f875e377431ef6b7775">IOEN</a>:1;           </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a7ed2886f45e112aefa4cef7a8b2bb472">   89</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a7ed2886f45e112aefa4cef7a8b2bb472">LEFTADJ</a>:1;        </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a8a5093ce0813524f115596f28e7ca694">   90</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a8a5093ce0813524f115596f28e7ca694">VPD</a>:1;            </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#ac116f5987aa66800aa8fb8907eb50ff0">   91</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#ac116f5987aa66800aa8fb8907eb50ff0">BDWP</a>:1;           </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a8b4eebe79ded0459acec2f4950102ba3">   92</a></span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a31386ac97a08a22e5f39b0481794d58a">   93</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a31386ac97a08a22e5f39b0481794d58a">REFSEL</a>:2;         </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  } bit;                       </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="union_d_a_c___c_t_r_l_b___type.html#a9428adc9af4653a2050e2536b55dec8d">   95</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___c_t_r_l_b___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;} <a class="code" href="union_d_a_c___c_t_r_l_b___type.html">DAC_CTRLB_Type</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga77355709810c770d457b0206b73e12c2">   99</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_OFFSET            0x1          </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gac2138055bf74ac2fccda007458cdca1d">  100</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_RESETVALUE        0x00ul       </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gac43fc445d046c2264721fe11789800c9">  102</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_EOEN_Pos          0            </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga8499370d0bd9518c965fe89af94add46">  103</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_EOEN              (0x1ul &lt;&lt; DAC_CTRLB_EOEN_Pos)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga2bf8d42afa911f1ae377e42d31053bc0">  104</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_IOEN_Pos          1            </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga27d2a20502a137bc36bf719afde9eb86">  105</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_IOEN              (0x1ul &lt;&lt; DAC_CTRLB_IOEN_Pos)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0f4867bbd5c372515cd93fcff2c770ab">  106</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_LEFTADJ_Pos       2            </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gadd6e4258e9fd589eade5c4748b30a4d2">  107</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_LEFTADJ           (0x1ul &lt;&lt; DAC_CTRLB_LEFTADJ_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga2eea424d3ea75be2b3f24995955f0d1d">  108</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_VPD_Pos           3            </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaf0a6f1e95822b9b170bb5697b17ddda4">  109</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_VPD               (0x1ul &lt;&lt; DAC_CTRLB_VPD_Pos)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaf242f51bcbfe6ecb54605e3cdc12b3d8">  110</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_BDWP_Pos          4            </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaedde60a9d630ba437603b800b6d7c434">  111</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_BDWP              (0x1ul &lt;&lt; DAC_CTRLB_BDWP_Pos)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gace1da3ee1cda6efe12a220080a718b99">  112</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL_Pos        6            </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga257979650aa6e806ad98f4095f58dd52">  113</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL_Msk        (0x3ul &lt;&lt; DAC_CTRLB_REFSEL_Pos)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gab75aa87cd7f0a1813d5e73f2dba5057e">  114</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL(value)     ((DAC_CTRLB_REFSEL_Msk &amp; ((value) &lt;&lt; DAC_CTRLB_REFSEL_Pos)))</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gafc2e72a0d035fcbf05dad162c768467c">  115</a></span>&#160;<span class="preprocessor">#define   DAC_CTRLB_REFSEL_INT1V_Val      0x0ul  </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0ec9e0f724ebc16f883f720380d25771">  116</a></span>&#160;<span class="preprocessor">#define   DAC_CTRLB_REFSEL_AVCC_Val       0x1ul  </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga63711351571cbeb5c161639aee8d6252">  117</a></span>&#160;<span class="preprocessor">#define   DAC_CTRLB_REFSEL_VREFP_Val      0x2ul  </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga9a53c260c228abfd923a15064f1a1525">  118</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL_INT1V      (DAC_CTRLB_REFSEL_INT1V_Val    &lt;&lt; DAC_CTRLB_REFSEL_Pos)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga70dc3629848778c513b61220e3a47107">  119</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL_AVCC       (DAC_CTRLB_REFSEL_AVCC_Val     &lt;&lt; DAC_CTRLB_REFSEL_Pos)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaa2619d9edfd1b7945c69719f63456f5b">  120</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_REFSEL_VREFP      (DAC_CTRLB_REFSEL_VREFP_Val    &lt;&lt; DAC_CTRLB_REFSEL_Pos)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaa12ea04e34d8557ae1e628862714e207">  121</a></span>&#160;<span class="preprocessor">#define DAC_CTRLB_MASK              0xDFul       </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_EVCTRL : (DAC Offset: 0x2) (R/W  8) Event Control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="union_d_a_c___e_v_c_t_r_l___type.html">  125</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_d_a_c___e_v_c_t_r_l___type.html#aa41cf9b362f9377e62cd91c88353fddc">  127</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___e_v_c_t_r_l___type.html#aa41cf9b362f9377e62cd91c88353fddc">STARTEI</a>:1;        </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_d_a_c___e_v_c_t_r_l___type.html#a0d6a3a8ae3093ec1e9b030c9f3b6148c">  128</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___e_v_c_t_r_l___type.html#a0d6a3a8ae3093ec1e9b030c9f3b6148c">EMPTYEO</a>:1;        </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="union_d_a_c___e_v_c_t_r_l___type.html#a8b4eebe79ded0459acec2f4950102ba3">  129</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  } bit;                       </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="union_d_a_c___e_v_c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">  131</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___e_v_c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;} <a class="code" href="union_d_a_c___e_v_c_t_r_l___type.html">DAC_EVCTRL_Type</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga554a475582005e674b535a88927abc9f">  135</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_OFFSET           0x2          </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gae95bd54234ae16d3e9ee3291b4c883c5">  136</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga31ff6c0f7fef665224fcf1068cd3f3fd">  138</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_STARTEI_Pos      0            </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga5fbf72269702debf464c4a596eb035d6">  139</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_STARTEI          (0x1ul &lt;&lt; DAC_EVCTRL_STARTEI_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga97e13ff75733b38e502c88e75cba9f3d">  140</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_EMPTYEO_Pos      1            </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gacef4800bd29ad596e3e1dacbc83d8ed7">  141</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_EMPTYEO          (0x1ul &lt;&lt; DAC_EVCTRL_EMPTYEO_Pos)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga8290fa8981af7c9f3374d64bfd643575">  142</a></span>&#160;<span class="preprocessor">#define DAC_EVCTRL_MASK             0x03ul       </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_INTENCLR : (DAC Offset: 0x4) (R/W  8) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a4a600e4515233e5fe148ced76d012923">  148</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a4a600e4515233e5fe148ced76d012923">UNDERRUN</a>:1;       </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aef6972f7f1f375b8bfde6f2bef407515">  149</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aef6972f7f1f375b8bfde6f2bef407515">EMPTY</a>:1;          </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aece75e176e4fd55bf68937f1b56bde63">  150</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aece75e176e4fd55bf68937f1b56bde63">SYNCRDY</a>:1;        </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a8b4eebe79ded0459acec2f4950102ba3">  151</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  } bit;                       </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">  153</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">DAC_INTENCLR_Type</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga4b29525af7de15de08715677c874b359">  157</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_OFFSET         0x4          </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0052bdf4a77d5d851ff2dc3981b47f84">  158</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga1a17f5ec1b6b1d51eb7caa0e41fd01f8">  160</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_UNDERRUN_Pos   0            </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0a21d000b608c6a6acbbad5dcb1a4dc9">  161</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_UNDERRUN       (0x1ul &lt;&lt; DAC_INTENCLR_UNDERRUN_Pos)</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gae91b3684292cdb9164d07f4b2de13b80">  162</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_EMPTY_Pos      1            </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga6a9d9f313d6fe75431478411e2588d01">  163</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_EMPTY          (0x1ul &lt;&lt; DAC_INTENCLR_EMPTY_Pos)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga097d9ec635456477c9fa82e148d2d8bb">  164</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_SYNCRDY_Pos    2            </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga07844b4a1d88dbe79b2af326a9409ceb">  165</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_SYNCRDY        (0x1ul &lt;&lt; DAC_INTENCLR_SYNCRDY_Pos)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga85bb6a4ca23cf5a609ff966cfe6ac6eb">  166</a></span>&#160;<span class="preprocessor">#define DAC_INTENCLR_MASK           0x07ul       </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_INTENSET : (DAC Offset: 0x5) (R/W  8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a4a600e4515233e5fe148ced76d012923">  172</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a4a600e4515233e5fe148ced76d012923">UNDERRUN</a>:1;       </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aef6972f7f1f375b8bfde6f2bef407515">  173</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aef6972f7f1f375b8bfde6f2bef407515">EMPTY</a>:1;          </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aece75e176e4fd55bf68937f1b56bde63">  174</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aece75e176e4fd55bf68937f1b56bde63">SYNCRDY</a>:1;        </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a8b4eebe79ded0459acec2f4950102ba3">  175</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  } bit;                       </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">  177</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;} <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">DAC_INTENSET_Type</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0ccf063ca605c99a4d7675883da90a35">  181</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_OFFSET         0x5          </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gac03fead9c4f7f214a3e9c0718a629b84">  182</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga38aa2d8302976875d983b1e2c6b0ced2">  184</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_UNDERRUN_Pos   0            </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga1f6ced1ae61e442654cc75b4990a3db1">  185</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_UNDERRUN       (0x1ul &lt;&lt; DAC_INTENSET_UNDERRUN_Pos)</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga12375d6d098ab02a3889530b60730fc4">  186</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_EMPTY_Pos      1            </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gae0ba55a3795921a328b29e2b2b4c4455">  187</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_EMPTY          (0x1ul &lt;&lt; DAC_INTENSET_EMPTY_Pos)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga3036a73dc494322c684c9236bd70454f">  188</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_SYNCRDY_Pos    2            </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga160f399b31890e2fb6af4a43bd547952">  189</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_SYNCRDY        (0x1ul &lt;&lt; DAC_INTENSET_SYNCRDY_Pos)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga16937f1a74d06e17331ee7d86534570a">  190</a></span>&#160;<span class="preprocessor">#define DAC_INTENSET_MASK           0x07ul       </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_INTFLAG : (DAC Offset: 0x6) (R/W  8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html#a4a600e4515233e5fe148ced76d012923">  196</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html#a4a600e4515233e5fe148ced76d012923">UNDERRUN</a>:1;       </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html#aef6972f7f1f375b8bfde6f2bef407515">  197</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html#aef6972f7f1f375b8bfde6f2bef407515">EMPTY</a>:1;          </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html#aece75e176e4fd55bf68937f1b56bde63">  198</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html#aece75e176e4fd55bf68937f1b56bde63">SYNCRDY</a>:1;        </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html#a8b4eebe79ded0459acec2f4950102ba3">  199</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  } bit;                       </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="union_d_a_c___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">  201</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;} <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html">DAC_INTFLAG_Type</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gadb76074cbcb6b6dbbe088030f72d5a4b">  205</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_OFFSET          0x6          </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga9f73e182aae9decbe33d83db01b2830b">  206</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga6c43469c26efeb772af1a2ceba6e472b">  208</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_UNDERRUN_Pos    0            </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga425d2358996c173b122575d98cb04434">  209</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_UNDERRUN        (0x1ul &lt;&lt; DAC_INTFLAG_UNDERRUN_Pos)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga0dac29b106d18582f439752a01102763">  210</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_EMPTY_Pos       1            </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gaa3cec4c9338963c8d6556c57824b5cbb">  211</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_EMPTY           (0x1ul &lt;&lt; DAC_INTFLAG_EMPTY_Pos)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga850fe6f2c2fefc2f5f6cd72d1757c780">  212</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_SYNCRDY_Pos     2            </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga7437e469e21f5f1f9c0ba36a3c6b7934">  213</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_SYNCRDY         (0x1ul &lt;&lt; DAC_INTFLAG_SYNCRDY_Pos)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga7610b49b2915578cf29db233149cf421">  214</a></span>&#160;<span class="preprocessor">#define DAC_INTFLAG_MASK            0x07ul       </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_STATUS : (DAC Offset: 0x7) (R/   8) Status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="union_d_a_c___s_t_a_t_u_s___type.html">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="union_d_a_c___s_t_a_t_u_s___type.html#a8b4eebe79ded0459acec2f4950102ba3">  220</a></span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_d_a_c___s_t_a_t_u_s___type.html#abb30254758e23bd24824e436a1aa8716">  221</a></span>&#160;    uint8_t  <a class="code" href="union_d_a_c___s_t_a_t_u_s___type.html#abb30254758e23bd24824e436a1aa8716">SYNCBUSY</a>:1;       </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  } bit;                       </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="union_d_a_c___s_t_a_t_u_s___type.html#a9428adc9af4653a2050e2536b55dec8d">  223</a></span>&#160;  uint8_t <a class="code" href="union_d_a_c___s_t_a_t_u_s___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;} <a class="code" href="union_d_a_c___s_t_a_t_u_s___type.html">DAC_STATUS_Type</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga515f997330d2406b1230c8b83e7c5a6b">  227</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_OFFSET           0x7          </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga114959003f1b29d6a60514c7e42781e3">  228</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga78482bceb5799efa5c20ff1781500806">  230</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_SYNCBUSY_Pos     7            </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gae923484ada5a9546eeb9dc1ccf30b0b8">  231</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_SYNCBUSY         (0x1ul &lt;&lt; DAC_STATUS_SYNCBUSY_Pos)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga989b67a3f83996021dc0214e918aaddf">  232</a></span>&#160;<span class="preprocessor">#define DAC_STATUS_MASK             0x80ul       </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_DATA : (DAC Offset: 0x8) (R/W 16) Data -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a___type.html">  236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a___type.html#acd1c79d588901607c16e8e825ec70487">  238</a></span>&#160;    uint16_t <a class="code" href="union_d_a_c___d_a_t_a___type.html#acd1c79d588901607c16e8e825ec70487">DATA</a>:16;          </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  } bit;                       </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">  240</a></span>&#160;  uint16_t <a class="code" href="union_d_a_c___d_a_t_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;} <a class="code" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga927b65fb825b37f7f7b23d90604430be">  244</a></span>&#160;<span class="preprocessor">#define DAC_DATA_OFFSET             0x8          </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga18ce37ed9fbd7ceef65e3837f2ed73ec">  245</a></span>&#160;<span class="preprocessor">#define DAC_DATA_RESETVALUE         0x0000ul     </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gabb4ad33edb03cfa83cacba4fbfcae055">  247</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA_Pos           0            </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga171d99dfcf0786683343dee659c78c1f">  248</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA_Msk           (0xFFFFul &lt;&lt; DAC_DATA_DATA_Pos)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga74d499bb7e6618526f4e7928cc871593">  249</a></span>&#160;<span class="preprocessor">#define DAC_DATA_DATA(value)        ((DAC_DATA_DATA_Msk &amp; ((value) &lt;&lt; DAC_DATA_DATA_Pos)))</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga1bb2391625c1bf82261cfb3a23c32181">  250</a></span>&#160;<span class="preprocessor">#define DAC_DATA_MASK               0xFFFFul     </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DAC_DATABUF : (DAC Offset: 0xC) (R/W 16) Data Buffer -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a_b_u_f___type.html">  254</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a_b_u_f___type.html#ac652664ec3bf72672ec0ee9d4ad5cac7">  256</a></span>&#160;    uint16_t <a class="code" href="union_d_a_c___d_a_t_a_b_u_f___type.html#ac652664ec3bf72672ec0ee9d4ad5cac7">DATABUF</a>:16;       </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  } bit;                       </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="union_d_a_c___d_a_t_a_b_u_f___type.html#a11760f5020019f4aa8cb02e694f7cc44">  258</a></span>&#160;  uint16_t <a class="code" href="union_d_a_c___d_a_t_a_b_u_f___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <a class="code" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga925e76e2151662945396d1937062bdf7">  262</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_OFFSET          0xC          </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga3649ae1cf9dbb0179c3a00c0e210bc23">  263</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_RESETVALUE      0x0000ul     </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga3fe3d9c9181741d88429ff03b62828e5">  265</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_DATABUF_Pos     0            </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#gab9b1749e7a45e018441aa8987cc29c16">  266</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_DATABUF_Msk     (0xFFFFul &lt;&lt; DAC_DATABUF_DATABUF_Pos)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga4e60504cd02e632151e452ec90fa33ac">  267</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_DATABUF(value)  ((DAC_DATABUF_DATABUF_Msk &amp; ((value) &lt;&lt; DAC_DATABUF_DATABUF_Pos)))</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_a_c.html#ga09bc5edc17c5afd32066807527a78ba1">  268</a></span>&#160;<span class="preprocessor">#define DAC_DATABUF_MASK            0xFFFFul     </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_dac.html">  272</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_dac.html#a63c3df9047d43c3d162f79612079a025">  273</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___c_t_r_l_a___type.html">DAC_CTRLA_Type</a>            <a class="code" href="struct_dac.html#a63c3df9047d43c3d162f79612079a025">CTRLA</a>;       </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="struct_dac.html#a74b22a8638d8b9b2d51e81a07e768280">  274</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___c_t_r_l_b___type.html">DAC_CTRLB_Type</a>            <a class="code" href="struct_dac.html#a74b22a8638d8b9b2d51e81a07e768280">CTRLB</a>;       </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_dac.html#aa6f45347a49f38b08fe4e2b0798acefc">  275</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___e_v_c_t_r_l___type.html">DAC_EVCTRL_Type</a>           <a class="code" href="struct_dac.html#aa6f45347a49f38b08fe4e2b0798acefc">EVCTRL</a>;      </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_dac.html#a090acd0ea687f5a1b4f3e109c9133e77">  276</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_dac.html#a3b4e072f5171822143662fbe6eeb2685">  277</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">DAC_INTENCLR_Type</a>         <a class="code" href="struct_dac.html#a3b4e072f5171822143662fbe6eeb2685">INTENCLR</a>;    </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_dac.html#ae3ccd37e8d31bd0b94cce784de8a3700">  278</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">DAC_INTENSET_Type</a>         <a class="code" href="struct_dac.html#ae3ccd37e8d31bd0b94cce784de8a3700">INTENSET</a>;    </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_dac.html#ab4496ba3ffab30aef60ba2dce5e689ac">  279</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___i_n_t_f_l_a_g___type.html">DAC_INTFLAG_Type</a>          <a class="code" href="struct_dac.html#ab4496ba3ffab30aef60ba2dce5e689ac">INTFLAG</a>;     </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_dac.html#af742ee08f000b4fa73c1513eb9501e23">  280</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_a_c___s_t_a_t_u_s___type.html">DAC_STATUS_Type</a>           <a class="code" href="struct_dac.html#af742ee08f000b4fa73c1513eb9501e23">STATUS</a>;      </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_dac.html#a7148bbb7404231815d4954ef51204525">  281</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a>             <a class="code" href="struct_dac.html#a7148bbb7404231815d4954ef51204525">DATA</a>;        </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_dac.html#a2e22156efdbee765577c760f170204da">  282</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x2];</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_dac.html#a61da94de54928bc3cd8a54ae995d461a">  283</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a>          <a class="code" href="struct_dac.html#a61da94de54928bc3cd8a54ae995d461a">DATABUF</a>;     </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;} <a class="code" href="struct_dac.html">Dac</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_DAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_d_a_c___i_n_t_e_n_s_e_t___type_html_aef6972f7f1f375b8bfde6f2bef407515"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aef6972f7f1f375b8bfde6f2bef407515">DAC_INTENSET_Type::EMPTY</a></div><div class="ttdeci">uint8_t EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00173">dac.h:173</a></div></div>
<div class="ttc" id="union_d_a_c___s_t_a_t_u_s___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___s_t_a_t_u_s___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_STATUS_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00223">dac.h:223</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_a___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_CTRLA_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00068">dac.h:68</a></div></div>
<div class="ttc" id="union_d_a_c___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_d_a_c___s_t_a_t_u_s___type.html">DAC_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00218">dac.h:218</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html">DAC_CTRLB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00085">dac.h:85</a></div></div>
<div class="ttc" id="struct_dac_html_ae3ccd37e8d31bd0b94cce784de8a3700"><div class="ttname"><a href="struct_dac.html#ae3ccd37e8d31bd0b94cce784de8a3700">Dac::INTENSET</a></div><div class="ttdeci">__IO DAC_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x5 (R/W 8) Interrupt Enable Set. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00278">dac.h:278</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_s_e_t___type_html_aece75e176e4fd55bf68937f1b56bde63"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#aece75e176e4fd55bf68937f1b56bde63">DAC_INTENSET_Type::SYNCRDY</a></div><div class="ttdeci">uint8_t SYNCRDY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00174">dac.h:174</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_s_e_t___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_INTENSET_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00177">dac.h:177</a></div></div>
<div class="ttc" id="struct_dac_html"><div class="ttname"><a href="struct_dac.html">Dac</a></div><div class="ttdoc">DAC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00272">dac.h:272</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_d_a_c___e_v_c_t_r_l___type_html"><div class="ttname"><a href="union_d_a_c___e_v_c_t_r_l___type.html">DAC_EVCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00125">dac.h:125</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_d_a_c___d_a_t_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">DAC_DATA_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00240">dac.h:240</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_d_a_c___e_v_c_t_r_l___type_html_aa41cf9b362f9377e62cd91c88353fddc"><div class="ttname"><a href="union_d_a_c___e_v_c_t_r_l___type.html#aa41cf9b362f9377e62cd91c88353fddc">DAC_EVCTRL_Type::STARTEI</a></div><div class="ttdeci">uint8_t STARTEI</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00127">dac.h:127</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_f_l_a_g___type_html_a4a600e4515233e5fe148ced76d012923"><div class="ttname"><a href="union_d_a_c___i_n_t_f_l_a_g___type.html#a4a600e4515233e5fe148ced76d012923">DAC_INTFLAG_Type::UNDERRUN</a></div><div class="ttdeci">uint8_t UNDERRUN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00196">dac.h:196</a></div></div>
<div class="ttc" id="struct_dac_html_aa6f45347a49f38b08fe4e2b0798acefc"><div class="ttname"><a href="struct_dac.html#aa6f45347a49f38b08fe4e2b0798acefc">Dac::EVCTRL</a></div><div class="ttdeci">__IO DAC_EVCTRL_Type EVCTRL</div><div class="ttdoc">Offset: 0x2 (R/W 8) Event Control. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00275">dac.h:275</a></div></div>
<div class="ttc" id="union_d_a_c___e_v_c_t_r_l___type_html_a0d6a3a8ae3093ec1e9b030c9f3b6148c"><div class="ttname"><a href="union_d_a_c___e_v_c_t_r_l___type.html#a0d6a3a8ae3093ec1e9b030c9f3b6148c">DAC_EVCTRL_Type::EMPTYEO</a></div><div class="ttdeci">uint8_t EMPTYEO</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00128">dac.h:128</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_c_l_r___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_INTENCLR_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00153">dac.h:153</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_f_l_a_g___type_html_aef6972f7f1f375b8bfde6f2bef407515"><div class="ttname"><a href="union_d_a_c___i_n_t_f_l_a_g___type.html#aef6972f7f1f375b8bfde6f2bef407515">DAC_INTFLAG_Type::EMPTY</a></div><div class="ttdeci">uint8_t EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00197">dac.h:197</a></div></div>
<div class="ttc" id="struct_dac_html_a7148bbb7404231815d4954ef51204525"><div class="ttname"><a href="struct_dac.html#a7148bbb7404231815d4954ef51204525">Dac::DATA</a></div><div class="ttdeci">__IO DAC_DATA_Type DATA</div><div class="ttdoc">Offset: 0x8 (R/W 16) Data. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00281">dac.h:281</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="struct_dac_html_a61da94de54928bc3cd8a54ae995d461a"><div class="ttname"><a href="struct_dac.html#a61da94de54928bc3cd8a54ae995d461a">Dac::DATABUF</a></div><div class="ttdeci">__IO DAC_DATABUF_Type DATABUF</div><div class="ttdoc">Offset: 0xC (R/W 16) Data Buffer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00283">dac.h:283</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_a___type_html"><div class="ttname"><a href="union_d_a_c___c_t_r_l_a___type.html">DAC_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00061">dac.h:61</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a_b_u_f___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_d_a_c___d_a_t_a_b_u_f___type.html#a11760f5020019f4aa8cb02e694f7cc44">DAC_DATABUF_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00258">dac.h:258</a></div></div>
<div class="ttc" id="struct_dac_html_a3b4e072f5171822143662fbe6eeb2685"><div class="ttname"><a href="struct_dac.html#a3b4e072f5171822143662fbe6eeb2685">Dac::INTENCLR</a></div><div class="ttdeci">__IO DAC_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x4 (R/W 8) Interrupt Enable Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00277">dac.h:277</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_a___type_html_a9334d5ac0548802c90a8129c52c8e490"><div class="ttname"><a href="union_d_a_c___c_t_r_l_a___type.html#a9334d5ac0548802c90a8129c52c8e490">DAC_CTRLA_Type::SWRST</a></div><div class="ttdeci">uint8_t SWRST</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00063">dac.h:63</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a_b_u_f___type_html_ac652664ec3bf72672ec0ee9d4ad5cac7"><div class="ttname"><a href="union_d_a_c___d_a_t_a_b_u_f___type.html#ac652664ec3bf72672ec0ee9d4ad5cac7">DAC_DATABUF_Type::DATABUF</a></div><div class="ttdeci">uint16_t DATABUF</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00256">dac.h:256</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_f_l_a_g___type_html_aece75e176e4fd55bf68937f1b56bde63"><div class="ttname"><a href="union_d_a_c___i_n_t_f_l_a_g___type.html#aece75e176e4fd55bf68937f1b56bde63">DAC_INTFLAG_Type::SYNCRDY</a></div><div class="ttdeci">uint8_t SYNCRDY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00198">dac.h:198</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a___type_html"><div class="ttname"><a href="union_d_a_c___d_a_t_a___type.html">DAC_DATA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00236">dac.h:236</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_s_e_t___type.html">DAC_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00170">dac.h:170</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a0c6f7fb6bd241f875e377431ef6b7775"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a0c6f7fb6bd241f875e377431ef6b7775">DAC_CTRLB_Type::IOEN</a></div><div class="ttdeci">uint8_t IOEN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00088">dac.h:88</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_a___type_html_aa24338c5cacc63e3b77adf2dc0938ff6"><div class="ttname"><a href="union_d_a_c___c_t_r_l_a___type.html#aa24338c5cacc63e3b77adf2dc0938ff6">DAC_CTRLA_Type::RUNSTDBY</a></div><div class="ttdeci">uint8_t RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00065">dac.h:65</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_c_l_r___type_html_aece75e176e4fd55bf68937f1b56bde63"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aece75e176e4fd55bf68937f1b56bde63">DAC_INTENCLR_Type::SYNCRDY</a></div><div class="ttdeci">uint8_t SYNCRDY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00150">dac.h:150</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_ac116f5987aa66800aa8fb8907eb50ff0"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#ac116f5987aa66800aa8fb8907eb50ff0">DAC_CTRLB_Type::BDWP</a></div><div class="ttdeci">uint8_t BDWP</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00091">dac.h:91</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_CTRLB_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00095">dac.h:95</a></div></div>
<div class="ttc" id="union_d_a_c___s_t_a_t_u_s___type_html_abb30254758e23bd24824e436a1aa8716"><div class="ttname"><a href="union_d_a_c___s_t_a_t_u_s___type.html#abb30254758e23bd24824e436a1aa8716">DAC_STATUS_Type::SYNCBUSY</a></div><div class="ttdeci">uint8_t SYNCBUSY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00221">dac.h:221</a></div></div>
<div class="ttc" id="struct_dac_html_af742ee08f000b4fa73c1513eb9501e23"><div class="ttname"><a href="struct_dac.html#af742ee08f000b4fa73c1513eb9501e23">Dac::STATUS</a></div><div class="ttdeci">__I DAC_STATUS_Type STATUS</div><div class="ttdoc">Offset: 0x7 (R/ 8) Status. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00280">dac.h:280</a></div></div>
<div class="ttc" id="struct_dac_html_a63c3df9047d43c3d162f79612079a025"><div class="ttname"><a href="struct_dac.html#a63c3df9047d43c3d162f79612079a025">Dac::CTRLA</a></div><div class="ttdeci">__IO DAC_CTRLA_Type CTRLA</div><div class="ttdoc">Offset: 0x0 (R/W 8) Control A. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00273">dac.h:273</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_c_l_r___type_html_aef6972f7f1f375b8bfde6f2bef407515"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#aef6972f7f1f375b8bfde6f2bef407515">DAC_INTENCLR_Type::EMPTY</a></div><div class="ttdeci">uint8_t EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00149">dac.h:149</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a___type_html_acd1c79d588901607c16e8e825ec70487"><div class="ttname"><a href="union_d_a_c___d_a_t_a___type.html#acd1c79d588901607c16e8e825ec70487">DAC_DATA_Type::DATA</a></div><div class="ttdeci">uint16_t DATA</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00238">dac.h:238</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a7ed2886f45e112aefa4cef7a8b2bb472"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a7ed2886f45e112aefa4cef7a8b2bb472">DAC_CTRLB_Type::LEFTADJ</a></div><div class="ttdeci">uint8_t LEFTADJ</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00089">dac.h:89</a></div></div>
<div class="ttc" id="struct_dac_html_a74b22a8638d8b9b2d51e81a07e768280"><div class="ttname"><a href="struct_dac.html#a74b22a8638d8b9b2d51e81a07e768280">Dac::CTRLB</a></div><div class="ttdeci">__IO DAC_CTRLB_Type CTRLB</div><div class="ttdoc">Offset: 0x1 (R/W 8) Control B. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00274">dac.h:274</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a96f714232ff7f0675cd21de211d88968"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a96f714232ff7f0675cd21de211d88968">DAC_CTRLB_Type::EOEN</a></div><div class="ttdeci">uint8_t EOEN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00087">dac.h:87</a></div></div>
<div class="ttc" id="struct_dac_html_ab4496ba3ffab30aef60ba2dce5e689ac"><div class="ttname"><a href="struct_dac.html#ab4496ba3ffab30aef60ba2dce5e689ac">Dac::INTFLAG</a></div><div class="ttdeci">__IO DAC_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x6 (R/W 8) Interrupt Flag Status and Clear. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00279">dac.h:279</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_f_l_a_g___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_INTFLAG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00201">dac.h:201</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a8a5093ce0813524f115596f28e7ca694"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a8a5093ce0813524f115596f28e7ca694">DAC_CTRLB_Type::VPD</a></div><div class="ttdeci">uint8_t VPD</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00090">dac.h:90</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_b___type_html_a31386ac97a08a22e5f39b0481794d58a"><div class="ttname"><a href="union_d_a_c___c_t_r_l_b___type.html#a31386ac97a08a22e5f39b0481794d58a">DAC_CTRLB_Type::REFSEL</a></div><div class="ttdeci">uint8_t REFSEL</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00093">dac.h:93</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_s_e_t___type_html_a4a600e4515233e5fe148ced76d012923"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_s_e_t___type.html#a4a600e4515233e5fe148ced76d012923">DAC_INTENSET_Type::UNDERRUN</a></div><div class="ttdeci">uint8_t UNDERRUN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00172">dac.h:172</a></div></div>
<div class="ttc" id="union_d_a_c___e_v_c_t_r_l___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_d_a_c___e_v_c_t_r_l___type.html#a9428adc9af4653a2050e2536b55dec8d">DAC_EVCTRL_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00131">dac.h:131</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_d_a_c___i_n_t_f_l_a_g___type.html">DAC_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00194">dac.h:194</a></div></div>
<div class="ttc" id="union_d_a_c___d_a_t_a_b_u_f___type_html"><div class="ttname"><a href="union_d_a_c___d_a_t_a_b_u_f___type.html">DAC_DATABUF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00254">dac.h:254</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_c_l_r___type_html_a4a600e4515233e5fe148ced76d012923"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_c_l_r___type.html#a4a600e4515233e5fe148ced76d012923">DAC_INTENCLR_Type::UNDERRUN</a></div><div class="ttdeci">uint8_t UNDERRUN</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00148">dac.h:148</a></div></div>
<div class="ttc" id="union_d_a_c___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_d_a_c___i_n_t_e_n_c_l_r___type.html">DAC_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00146">dac.h:146</a></div></div>
<div class="ttc" id="union_d_a_c___c_t_r_l_a___type_html_a2b3662f1b123463ae1a23c1f324e5cc5"><div class="ttname"><a href="union_d_a_c___c_t_r_l_a___type.html#a2b3662f1b123463ae1a23c1f324e5cc5">DAC_CTRLA_Type::ENABLE</a></div><div class="ttdeci">uint8_t ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2dac_8h_source.html#l00064">dac.h:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
