Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 17:24:36 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.793        0.000                      0                 2285        0.085        0.000                      0                 2285        8.870        0.000                       0                   841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.793        0.000                      0                 1507        0.085        0.000                      0                 1507        8.870        0.000                       0                   841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 15.775        0.000                      0                  778        0.431        0.000                      0                  778  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 1.627ns (22.726%)  route 5.532ns (77.274%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.901     8.618    modbus_rtu_slave_top_inst0/u_tx_response/response_done_r_reg_0[0]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.126     8.744 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_43/O
                         net (fo=2, routed)           0.462     9.206    modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_6_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.267     9.473 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_18/O
                         net (fo=8, routed)           1.179    10.652    modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]_1
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.105    10.757 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[5]_i_4/O
                         net (fo=1, routed)           0.868    11.625    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data_reg[5]_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.105    11.730 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.730    modbus_rtu_slave_top_inst0/u_tx_response/D[1]
    SLICE_X9Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X9Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X9Y2           FDCE (Setup_fdce_C_D)        0.030    24.523    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.523    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.339ns (19.349%)  route 5.581ns (80.651%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.909     8.626    modbus_rtu_slave_top_inst0/u_tx_response/response_done_r_reg_0[0]
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.105     8.731 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_24/O
                         net (fo=8, routed)           1.439    10.170    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data_reg[0]
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.105    10.275 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[6]_i_6/O
                         net (fo=1, routed)           1.110    11.386    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[6]_i_6_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I4_O)        0.105    11.491 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.491    modbus_rtu_slave_top_inst0/u_tx_response/D[2]
    SLICE_X8Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[6]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.076    24.569    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         24.569    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                 13.079    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.603ns (23.393%)  route 5.250ns (76.607%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.901     8.618    modbus_rtu_slave_top_inst0/u_tx_response/response_done_r_reg_0[0]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.105     8.723 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_39/O
                         net (fo=5, routed)           0.663     9.385    modbus_rtu_slave_top_inst0/u_tx_response/op_state_reg[2]_2
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.105     9.490 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_26/O
                         net (fo=8, routed)           0.534    10.024    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_26_n_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.264    10.288 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[2]_i_4/O
                         net (fo=1, routed)           1.030    11.318    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[2]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I2_O)        0.105    11.423 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.423    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[2]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.329    24.371    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[2]/C
                         clock pessimism              0.225    24.595    
                         clock uncertainty           -0.035    24.560    
    SLICE_X7Y3           FDCE (Setup_fdce_C_D)        0.030    24.590    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.590    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 1.603ns (23.841%)  route 5.121ns (76.159%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.901     8.618    modbus_rtu_slave_top_inst0/u_tx_response/response_done_r_reg_0[0]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.105     8.723 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_39/O
                         net (fo=5, routed)           0.663     9.385    modbus_rtu_slave_top_inst0/u_tx_response/op_state_reg[2]_2
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.105     9.490 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_26/O
                         net (fo=8, routed)           0.699    10.189    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_26_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I0_O)        0.264    10.453 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[0]_i_4/O
                         net (fo=1, routed)           0.736    11.189    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[0]_i_4_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.105    11.294 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.294    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[0]_i_1_n_0
    SLICE_X9Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.030    24.523    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.523    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.627ns (24.261%)  route 5.079ns (75.739%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.901     8.618    modbus_rtu_slave_top_inst0/u_tx_response/response_done_r_reg_0[0]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.126     8.744 r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data[7]_i_43/O
                         net (fo=2, routed)           0.462     9.206    modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_6_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.267     9.473 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_18/O
                         net (fo=8, routed)           0.900    10.373    modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]_1
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.105    10.478 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_5/O
                         net (fo=1, routed)           0.694    11.172    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data_reg[7]_2
    SLICE_X6Y4           LUT6 (Prop_lut6_I2_O)        0.105    11.277 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000    11.277    modbus_rtu_slave_top_inst0/u_tx_response/D[3]
    SLICE_X6Y4           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.329    24.371    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[7]/C
                         clock pessimism              0.225    24.595    
                         clock uncertainty           -0.035    24.560    
    SLICE_X6Y4           FDCE (Setup_fdce_C_D)        0.072    24.632    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.632    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.480ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/u_modbus_crc_16/byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.888ns (28.906%)  route 4.644ns (71.094%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.372     4.572    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X15Y6          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDCE (Prop_fdce_C_Q)         0.379     4.951 f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/byte_cnt_reg[0]/Q
                         net (fo=50, routed)          1.302     6.253    modbus_rtu_slave_top_inst0/u_modbus_crc_16/byte_cnt[0]
    SLICE_X10Y4          LUT1 (Prop_lut1_I0_O)        0.105     6.358 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[7]_i_18/O
                         net (fo=1, routed)           0.000     6.358    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[7]_i_18_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.810 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[7]_i_7/O[2]
                         net (fo=27, routed)          1.412     8.222    modbus_rtu_slave_top_inst0/u_modbus_crc_16/A[2]
    SLICE_X12Y3          LUT3 (Prop_lut3_I2_O)        0.254     8.476 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[7]_i_21/O
                         net (fo=15, routed)          1.139     9.614    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[7]_i_21_n_0
    SLICE_X9Y5           LUT5 (Prop_lut5_I1_O)        0.264     9.878 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[6]_i_11/O
                         net (fo=1, routed)           0.000     9.878    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[6]_i_11_n_0
    SLICE_X9Y5           MUXF7 (Prop_muxf7_I1_O)      0.182    10.060 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]_i_5/O
                         net (fo=1, routed)           0.792    10.852    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]_i_5_n_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I4_O)        0.252    11.104 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000    11.104    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in[6]_i_1_n_0
    SLICE_X14Y5          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X14Y5          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]/C
                         clock pessimism              0.242    24.545    
                         clock uncertainty           -0.035    24.510    
    SLICE_X14Y5          FDCE (Setup_fdce_C_D)        0.074    24.584    modbus_rtu_slave_top_inst0/u_modbus_crc_16/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                 13.480    

Slack (MET) :             13.518ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.339ns (21.471%)  route 4.897ns (78.529%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          1.147     8.864    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/response_done_r_reg_0[0]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.105     8.969 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3/O
                         net (fo=2, routed)           0.463     9.432    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.105     9.537 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_1__0/O
                         net (fo=5, routed)           0.546    10.083    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt_reg[3][0]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.105    10.188 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/rs485_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.619    10.807    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data
    SLICE_X9Y4           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[1]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X9Y4           FDCE (Setup_fdce_C_CE)      -0.168    24.325    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                 13.518    

Slack (MET) :             13.542ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.339ns (20.751%)  route 5.114ns (79.249%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 f  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          0.892     8.609    modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[5]_1[0]
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.105     8.714 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[7]_i_16/O
                         net (fo=8, routed)           1.423    10.137    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[0]_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.105    10.242 r  modbus_rtu_slave_top_inst0/func_handler_inst0/rs485_tx_data[4]_i_4/O
                         net (fo=1, routed)           0.676    10.918    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data_reg[4]_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.105    11.023 r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/rs485_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.023    modbus_rtu_slave_top_inst0/u_tx_response/D[0]
    SLICE_X8Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[4]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.072    24.565    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.565    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                 13.542    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.339ns (21.851%)  route 4.789ns (78.149%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          1.147     8.864    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/response_done_r_reg_0[0]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.105     8.969 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3/O
                         net (fo=2, routed)           0.463     9.432    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.105     9.537 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_1__0/O
                         net (fo=5, routed)           0.546    10.083    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt_reg[3][0]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.105    10.188 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/rs485_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.510    10.698    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data
    SLICE_X9Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X9Y2           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X9Y2           FDCE (Setup_fdce_C_CE)      -0.168    24.325    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.629ns  (required time - arrival time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.339ns (21.859%)  route 4.787ns (78.141%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.370     4.570    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X11Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.348     4.918 f  modbus_rtu_slave_top_inst0/func_handler_inst0/tx_quantity_reg[2]/Q
                         net (fo=26, routed)          1.451     6.370    modbus_rtu_slave_top_inst0/func_handler_inst0/Q[2]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.239     6.609 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15/O
                         net (fo=4, routed)           0.671     7.280    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_15_n_0
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.105     7.385 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0/O
                         net (fo=1, routed)           0.000     7.385    modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt[3]_i_8__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.717 r  modbus_rtu_slave_top_inst0/func_handler_inst0/byte_cnt_reg[3]_i_6/CO[3]
                         net (fo=17, routed)          1.147     8.864    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/response_done_r_reg_0[0]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.105     8.969 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3/O
                         net (fo=2, routed)           0.463     9.432    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_3_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.105     9.537 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt[3]_i_1__0/O
                         net (fo=5, routed)           0.546    10.083    modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/byte_cnt_reg[3][0]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.105    10.188 r  modbus_rtu_slave_top_inst0/u_tx_response/uart_byte_tx_inst0/rs485_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.508    10.696    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data
    SLICE_X9Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_tx_response/sys_clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X9Y3           FDCE (Setup_fdce_C_CE)      -0.168    24.325    modbus_rtu_slave_top_inst0/u_tx_response/rs485_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                 13.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMS32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMS32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.336%)  route 0.270ns (65.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.565     1.488    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.629 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_addr_reg[0]/Q
                         net (fo=25, routed)          0.270     1.899    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X12Y8          RAMS32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y8          RAMS32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X12Y8          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.814    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.564     1.487    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[12]/Q
                         net (fo=1, routed)           0.108     1.737    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/DIA0
    SLICE_X14Y9          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/WCLK
    SLICE_X14Y9          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.651    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.564     1.487    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y10         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  modbus_rtu_slave_top_inst0/func_handler_inst0/dpram_wdata_reg[14]/Q
                         net (fo=1, routed)           0.108     1.737    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/DIB0
    SLICE_X14Y9          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.835     2.004    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/WCLK
    SLICE_X14Y9          RAMD32                                       r  modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMB/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.650    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X10Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X10Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/DOB_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X12Y8    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X14Y9    modbus_rtu_slave_top_inst0/DPRAM_inst0/RAM_reg_0_3_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.775ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.091%)  route 3.377ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.377     8.384    modbus_rtu_slave_top_inst0/func_handler_inst0/rst_o_reg
    SLICE_X15Y12         FDCE                                         f  modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.259    24.301    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y12         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[1]/C
                         clock pessimism              0.225    24.525    
                         clock uncertainty           -0.035    24.490    
    SLICE_X15Y12         FDCE (Recov_fdce_C_CLR)     -0.331    24.159    modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[1]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 15.775    

Slack (MET) :             15.775ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.091%)  route 3.377ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.377     8.384    modbus_rtu_slave_top_inst0/func_handler_inst0/rst_o_reg
    SLICE_X15Y12         FDCE                                         f  modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.259    24.301    modbus_rtu_slave_top_inst0/func_handler_inst0/sys_clk_IBUF_BUFG
    SLICE_X15Y12         FDCE                                         r  modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[4]/C
                         clock pessimism              0.225    24.525    
                         clock uncertainty           -0.035    24.490    
    SLICE_X15Y12         FDCE (Recov_fdce_C_CLR)     -0.331    24.159    modbus_rtu_slave_top_inst0/func_handler_inst0/raddr_index_reg[4]
  -------------------------------------------------------------------
                         required time                         24.159    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 15.775    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[68]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.379ns (10.097%)  route 3.375ns (89.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.375     8.382    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rst_o_reg
    SLICE_X15Y1          FDCE                                         f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X15Y1          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[68]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.331    24.162    modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[68]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.780ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[84]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.379ns (10.097%)  route 3.375ns (89.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.375     8.382    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rst_o_reg
    SLICE_X15Y1          FDCE                                         f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X15Y1          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[84]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.331    24.162    modbus_rtu_slave_top_inst0/u_modbus_crc_16/check_byte_reg[84]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                 15.780    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[60]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.379ns (10.123%)  route 3.365ns (89.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.365     8.372    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rst_o_reg
    SLICE_X13Y1          FDCE                                         f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X13Y1          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[60]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.331    24.162    modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[60]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[61]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.379ns (10.123%)  route 3.365ns (89.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.365     8.372    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rst_o_reg
    SLICE_X13Y1          FDCE                                         f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X13Y1          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[61]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.331    24.162    modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[61]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.790ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[84]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.379ns (10.123%)  route 3.365ns (89.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 24.304 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.365     8.372    modbus_rtu_slave_top_inst0/u_modbus_crc_16/rst_o_reg
    SLICE_X13Y1          FDCE                                         f  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.262    24.304    modbus_rtu_slave_top_inst0/u_modbus_crc_16/sys_clk_IBUF_BUFG
    SLICE_X13Y1          FDCE                                         r  modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[84]/C
                         clock pessimism              0.225    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.331    24.162    modbus_rtu_slave_top_inst0/u_modbus_crc_16/code03_04_response_reg[84]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 15.790    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/read_03_01_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.091%)  route 3.377ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.377     8.384    modbus_rtu_slave_top_inst0/rst_o_reg
    SLICE_X14Y12         FDCE                                         f  modbus_rtu_slave_top_inst0/read_03_01_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.259    24.301    modbus_rtu_slave_top_inst0/sys_clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  modbus_rtu_slave_top_inst0/read_03_01_r_reg[12]/C
                         clock pessimism              0.225    24.525    
                         clock uncertainty           -0.035    24.490    
    SLICE_X14Y12         FDCE (Recov_fdce_C_CLR)     -0.258    24.232    modbus_rtu_slave_top_inst0/read_03_01_r_reg[12]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 15.848    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/read_03_01_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.091%)  route 3.377ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.377     8.384    modbus_rtu_slave_top_inst0/rst_o_reg
    SLICE_X14Y12         FDCE                                         f  modbus_rtu_slave_top_inst0/read_03_01_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.259    24.301    modbus_rtu_slave_top_inst0/sys_clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  modbus_rtu_slave_top_inst0/read_03_01_r_reg[13]/C
                         clock pessimism              0.225    24.525    
                         clock uncertainty           -0.035    24.490    
    SLICE_X14Y12         FDCE (Recov_fdce_C_CLR)     -0.258    24.232    modbus_rtu_slave_top_inst0/read_03_01_r_reg[13]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 15.848    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/read_03_01_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.379ns (10.091%)  route 3.377ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 24.301 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.428     4.628    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.379     5.007 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         3.377     8.384    modbus_rtu_slave_top_inst0/rst_o_reg
    SLICE_X14Y12         FDCE                                         f  modbus_rtu_slave_top_inst0/read_03_01_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         1.259    24.301    modbus_rtu_slave_top_inst0/sys_clk_IBUF_BUFG
    SLICE_X14Y12         FDCE                                         r  modbus_rtu_slave_top_inst0/read_03_01_r_reg[14]/C
                         clock pessimism              0.225    24.525    
                         clock uncertainty           -0.035    24.490    
    SLICE_X14Y12         FDCE (Recov_fdce_C_CLR)     -0.258    24.232    modbus_rtu_slave_top_inst0/read_03_01_r_reg[14]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 15.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.968%)  route 0.240ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.240     1.892    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/rst_o_reg
    SLICE_X2Y16          FDCE                                         f  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.859     2.028    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/sys_clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[11]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.968%)  route 0.240ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.240     1.892    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/rst_o_reg
    SLICE_X2Y16          FDCE                                         f  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.859     2.028    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/sys_clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[12]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[14]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[15]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[16]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[17]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[18]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.434%)  route 0.246ns (63.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.246     1.897    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/rst_o_reg
    SLICE_X7Y18          FDCE                                         f  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.855     2.024    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/sys_clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[19]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.452    modbus_rtu_slave_top_inst0/ct_35t_gen_inst0/bps_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.996%)  route 0.300ns (68.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.300     1.951    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/rst_o_reg
    SLICE_X2Y15          FDCE                                         f  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.860     2.029    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/sys_clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.461    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 reset_module_inst/rst_o_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.996%)  route 0.300ns (68.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.587     1.510    reset_module_inst/CLK
    SLICE_X3Y19          FDRE                                         r  reset_module_inst/rst_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reset_module_inst/rst_o_reg_reg/Q
                         net (fo=778, routed)         0.300     1.951    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/rst_o_reg
    SLICE_X2Y15          FDCE                                         f  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=840, routed)         0.860     2.029    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/sys_clk_IBUF_BUFG
    SLICE_X2Y15          FDCE                                         r  modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[3]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.461    modbus_rtu_slave_top_inst0/uart_byte_rx_inst0/baud_rate_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.490    





