<?xml version="1.0" encoding="utf-8"?>
<SourceFile Checksum="76575B72186601AA33534277F460EB91" xmlns="http://www.ni.com/PlatformFramework">
	<SourceModelFeatureSet>
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="GComponentFeatureSet" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/GComponent.xsd" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="LabVIEW FPGA" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/LabVIEW.FPGA" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="LabVIEW FPGA" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="Remote Native Target" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/LabVIEW.RemoteNativeTarget/SystemDesigner" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="MXI" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/Mxi.Framework.LabVIEW.Extensions/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="Editor" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/PlatformFramework" Version="4.5.0.49153" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="Decoration" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/Common/Decoration/SystemDiagram" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="Decoration" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/Common/Decoration/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/Common/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner Discovery" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/Discovery" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SharedLibrary" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/DllLibrary/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/EnvoyManagement" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/SystemDiagram" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/SystemModel" Version="4.5.0.49152" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="SystemDesigner" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/SystemModelCore" Version="4.5.0.49154" />
		<ParsableNamespace AssemblyFileVersion="4.5.3.50939" FeatureSetName="USRP" MinimumParsableVersion="4.5.0.49153" MinimumSemanticallyEquivalentVersion="4.5.0.49153" Name="http://www.ni.com/SystemDesigner/Usrp/SystemModel" Version="4.5.0.49153" />
		<ParsableNamespace AssemblyFileVersion="4.5.2.51305" FeatureSetName="VI SystemDesigner Plugin" MinimumParsableVersion="4.5.0.0" MinimumSemanticallyEquivalentVersion="4.5.0.0" Name="http://www.ni.com/SystemDesigner/Vi" Version="4.5.0.49152" />
		<ApplicationVersionInfo Build="4.5.2.51305" Name="LabVIEW Communications System Design Suite" Version="2.0.1" />
	</SourceModelFeatureSet>
	<Project xmlns="http://www.ni.com/PlatformFramework">
		<ProjectSettings Id="1" ModelDefinitionType="ProjectSettings" Name="ZProjectSettings" />
		<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,EmbeddedReference,NationalInstruments.ProjectExplorer.Modeling.ProjectDataManager,ProjectDefaultCopyPasteServiceOptOut" Id="2" ModelDefinitionType="NationalInstruments.ProjectExplorer.Modeling.ProjectDataManager" Name="ProjectExplorer">
			<ProjectExplorer />
		</EmbeddedDefinitionReference>
		<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,EmbeddedReference,NationalInstruments.SystemDesigner.SystemDiagram.Moc,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramDefinition" Id="3" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramDefinition" Name="SystemDiagram">
			<SystemDiagram Id="15" SystemDiagramVersion="75" xmlns="http://www.ni.com/SystemDesigner/SystemDiagram">
				<SystemDiagramRootDiagram Id="16">
					<DocumentationNode Bounds="75 175 295 80" Id="68480" SystemModelContent="{:/68474}[{http://www.ni.com/SystemDesigner/Common/Decoration/SystemModel}DocumentationNode]DocumentationNode" xmlns="http://www.ni.com/SystemDesigner/Common/Decoration/SystemDiagram" />
					<SystemHardware Bounds="-250 -90 315 377" Facade="PartsView" HasLayoutManager="True" Id="166541" SubLabel="$modelName" SystemModelContent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974">
						<SystemHardwareGroupDiagram Bounds="0 62 315 63" GroupName="Ports" Id="166547">
							<SystemHardware Bounds="27 17 274 23" Facade="PartsViewLeaf" Id="166548" SystemModelContent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/SystemDesigner/Common/SystemModel}EthernetConnector]EthernetConnector">
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
							</SystemHardware>
							<SystemHardware Bounds="27 40 274 23" Facade="PartsViewLeaf" Id="166550" SystemModelContent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/Mxi.Framework.LabVIEW.Extensions/SystemModel}CopperG1X4Def]PCIe x4 (Downstream)">
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
							</SystemHardware>
						</SystemHardwareGroupDiagram>
						<SystemHardwareGroupDiagram Bounds="0 125 315 229" Id="166542">
							<SystemHardware Bounds="27 0 274 103" Facade="PartsView" Id="166543" SystemModelContent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller">
								<SystemHardwareGroupDiagram Bounds="0 36 274 61" GroupName="Software" Id="166544">
									<SystemHardware Bounds="6 17 262 23" Facade="PartsViewLeaf" Id="249979" SystemModelContent="{:/249839}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
								</SystemHardwareGroupDiagram>
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
								<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
							</SystemHardware>
							<SystemHardware Bounds="27 103 274 126" Facade="PartsView" Id="166545" SystemModelContent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga">
								<SystemHardwareGroupDiagram Bounds="0 36 274 84" GroupName="Software" Id="166546">
									<SystemHardware Bounds="6 17 262 23" Facade="PartsViewLeaf" Id="68344" SystemModelContent="{:/68332}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
									<SystemHardware Bounds="6 40 262 23" Facade="PartsViewLeaf" Id="5818" SystemModelContent="{:/1313}[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
								</SystemHardwareGroupDiagram>
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
								<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
							</SystemHardware>
						</SystemHardwareGroupDiagram>
						<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
						<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
						<MoveableCablingTerminal AssociatedSystemHardware="166548" BackingPort="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/SystemDesigner/Common/SystemModel}EthernetConnector]EthernetConnector/ExternalPort_EthernetConnector" DataType="@c7d549a5e7a94804b8ab36470d2c984e" Hotspot="2 90" Id="166549" />
						<MoveableCablingTerminal AssociatedSystemHardware="166550" BackingPort="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/Mxi.Framework.LabVIEW.Extensions/SystemModel}CopperG1X4Def]PCIe x4 (Downstream)/ExternalPort_CopperG1X4Def" DataType="@c7d549a5e7a94804b8ab36470d2c984e" Hotspot="2 113" Id="166551" />
					</SystemHardware>
					<SystemHardware Bounds="395 -90 315 377" Facade="PartsView" HasLayoutManager="True" Id="252885" SubLabel="$modelName" SystemModelContent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974">
						<SystemHardwareGroupDiagram Bounds="0 62 315 63" GroupName="Ports" Id="252891">
							<SystemHardware Bounds="27 17 274 23" Facade="PartsViewLeaf" Id="252892" SystemModelContent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/SystemDesigner/Common/SystemModel}EthernetConnector]EthernetConnector">
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
							</SystemHardware>
							<SystemHardware Bounds="27 40 274 23" Facade="PartsViewLeaf" Id="252894" SystemModelContent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/Mxi.Framework.LabVIEW.Extensions/SystemModel}CopperG1X4Def]PCIe x4 (Downstream)">
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
							</SystemHardware>
						</SystemHardwareGroupDiagram>
						<SystemHardwareGroupDiagram Bounds="0 125 315 229" Id="252886">
							<SystemHardware Bounds="27 0 274 103" Facade="PartsView" Id="252887" SystemModelContent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller">
								<SystemHardwareGroupDiagram Bounds="0 36 274 61" GroupName="Software" Id="252888">
									<SystemHardware Bounds="6 17 262 23" Facade="PartsViewLeaf" Id="198967" SystemModelContent="{:/198827}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
								</SystemHardwareGroupDiagram>
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
								<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
							</SystemHardware>
							<SystemHardware Bounds="27 103 274 126" Facade="PartsView" Id="252889" SystemModelContent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga">
								<SystemHardwareGroupDiagram Bounds="0 36 274 84" GroupName="Software" Id="252890">
									<SystemHardware Bounds="6 17 262 23" Facade="PartsViewLeaf" Id="68345" SystemModelContent="{:/68336}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
									<SystemHardware Bounds="6 40 262 23" Facade="PartsViewLeaf" Id="253969" SystemModelContent="{:/253966}[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource">
										<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
									</SystemHardware>
								</SystemHardwareGroupDiagram>
								<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
								<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
							</SystemHardware>
						</SystemHardwareGroupDiagram>
						<SystemDiagramFacadeElement Name="PartsViewLeaf" Size="315 42" />
						<SystemDiagramFacadeElement Name="PartsView" Size="315 42" />
						<MoveableCablingTerminal AssociatedSystemHardware="252892" BackingPort="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/SystemDesigner/Common/SystemModel}EthernetConnector]EthernetConnector/ExternalPort_EthernetConnector" DataType="@c7d549a5e7a94804b8ab36470d2c984e" Hotspot="2 90" Id="252893" />
						<MoveableCablingTerminal AssociatedSystemHardware="252894" BackingPort="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/[{http://www.ni.com/Mxi.Framework.LabVIEW.Extensions/SystemModel}CopperG1X4Def]PCIe x4 (Downstream)/ExternalPort_CopperG1X4Def" DataType="@c7d549a5e7a94804b8ab36470d2c984e" Hotspot="2 113" Id="252895" />
					</SystemHardware>
				</SystemDiagramRootDiagram>
				<EnvoyFacadeManager Id="5" xmlns="http://www.ni.com/SystemDesigner/EnvoyManagement">
					<MappingManager Id="7" xmlns="http://www.ni.com/SystemDesigner/SystemModelCore">
						<Instance Id="1313" Source="{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource" p9:Process.AliasName="LTE AFW Resources.grsc" p9:Process.AssociatedIdentifier="1317" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="68336" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE FPGA USRP RIO UE.gvi" p9:Process.AssociatedIdentifier="68145" p9:Process.Visible="True" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="68332" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE FPGA USRP RIO eNodeB.gvi" p9:Process.AssociatedIdentifier="68147" p9:Process.Visible="True" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="68474" Source="{http://www.ni.com/SystemDesigner/Common/Decoration/SystemModel}DocumentationNode">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Common/Decoration/SystemModel}DocumentationNode]DocumentationNode" p9:DocumentationNode.Description="&quot;In order to enable Bitfile compilation, select an\r\nFPGA gvi, go to the right rail and set &quot;Build Output&quot; to &quot;Bitfile&quot;.&quot;" p9:DocumentationNode.IsSubtitleVisible="False" p9:DocumentationNode.IsTitleVisible="False" xmlns:p9="http://www.ni.com/SystemDesigner/Common/Decoration/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168519" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_wait.gvi" p9:Process.AssociatedIdentifier="168518" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168514" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="timerfd_settime.gvi" p9:Process.AssociatedIdentifier="168513" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168509" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="read.gvi" p9:Process.AssociatedIdentifier="168508" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168504" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Clear Errno.gvi" p9:Process.AssociatedIdentifier="168503" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168499" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="write.gvi" p9:Process.AssociatedIdentifier="168498" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168494" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Set Pipe Size.gvi" p9:Process.AssociatedIdentifier="168493" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168486" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_ctl.gvi" p9:Process.AssociatedIdentifier="168485" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168481" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="timerfd_create.gvi" p9:Process.AssociatedIdentifier="168480" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168476" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_create.gvi" p9:Process.AssociatedIdentifier="168475" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168471" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="open.gvi" p9:Process.AssociatedIdentifier="168470" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168464" Source="{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary]Process.DllLibrary" p9:Process.AliasName="system calls.sli" p9:Process.AssociatedIdentifier="168463" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168459" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Convert Errno to LabVIEW Error.gvi" p9:Process.AssociatedIdentifier="168458" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168452" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Read Pipe.gvi" p9:Process.AssociatedIdentifier="168451" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168446" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create FIFO.gvi" p9:Process.AssociatedIdentifier="168445" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168441" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Open Pipe Writer.gvi" p9:Process.AssociatedIdentifier="168440" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168436" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Write Pipe.gvi" p9:Process.AssociatedIdentifier="168435" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168431" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Open Pipe Reader.gvi" p9:Process.AssociatedIdentifier="168430" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168425" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="close.gvi" p9:Process.AssociatedIdentifier="168424" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168420" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="unlink.gvi" p9:Process.AssociatedIdentifier="168419" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168414" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Close Pipe Reader.gvi" p9:Process.AssociatedIdentifier="168413" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168409" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Close Pipe Writer.gvi" p9:Process.AssociatedIdentifier="168408" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168403" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Delete FIFO.gvi" p9:Process.AssociatedIdentifier="168402" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168396" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Timing Indication RT.gvi" p9:Process.AssociatedIdentifier="168090" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168364" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY TX Request Confirm Handler.gvi" p9:Process.AssociatedIdentifier="168074" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168360" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY TX Request Confirm Abstraction.gvi" p9:Process.AssociatedIdentifier="168072" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168356" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive Timing Indication.gvi" p9:Process.AssociatedIdentifier="168070" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168352" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive RX Indication.gvi" p9:Process.AssociatedIdentifier="168068" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168348" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive PHY Confirm.gvi" p9:Process.AssociatedIdentifier="168066" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168344" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Generate RX Indication.gvi" p9:Process.AssociatedIdentifier="168064" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168340" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Map Message Location Field.gvi" p9:Process.AssociatedIdentifier="168062" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168336" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode Sub Message Header.gvi" p9:Process.AssociatedIdentifier="168060" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168332" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="168058" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168328" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP UL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="168056" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168324" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP UL RX Indication.gvi" p9:Process.AssociatedIdentifier="168054" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168320" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP Timing Indication.gvi" p9:Process.AssociatedIdentifier="168052" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168316" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="168050" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168312" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="168048" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168308" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL TX Config Request.gvi" p9:Process.AssociatedIdentifier="168046" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168304" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL RX Indication.gvi" p9:Process.AssociatedIdentifier="168044" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168300" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="168042" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168296" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="168040" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168292" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP Confirm Message.gvi" p9:Process.AssociatedIdentifier="168038" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168288" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode General Message Header.gvi" p9:Process.AssociatedIdentifier="168036" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168284" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Sub Message Header.gvi" p9:Process.AssociatedIdentifier="168034" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168280" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="168032" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168276" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP ULSCH MAC PDU TX.gvi" p9:Process.AssociatedIdentifier="168030" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168272" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP ULSCH MAC PDU RX.gvi" p9:Process.AssociatedIdentifier="168028" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168268" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP UL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="168026" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168264" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP UL RX Indication.gvi" p9:Process.AssociatedIdentifier="168024" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168260" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP Map Config.gvi" p9:Process.AssociatedIdentifier="168022" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168256" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH MAC PDU TX.gvi" p9:Process.AssociatedIdentifier="168020" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168252" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH MAC PDU RX.gvi" p9:Process.AssociatedIdentifier="168018" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168248" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="168016" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168244" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="168014" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168240" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL TX Config Request.gvi" p9:Process.AssociatedIdentifier="168012" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168236" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL RX Indication.gvi" p9:Process.AssociatedIdentifier="168010" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168232" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="168008" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168228" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="168006" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168224" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Message ID.gvi" p9:Process.AssociatedIdentifier="168004" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168220" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Message Header.gvi" p9:Process.AssociatedIdentifier="168002" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168216" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode General Message Header.gvi" p9:Process.AssociatedIdentifier="168000" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168212" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SFN TTI Index.gvi" p9:Process.AssociatedIdentifier="167998" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168208" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SFN TTI Index Range.gvi" p9:Process.AssociatedIdentifier="167996" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168204" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="167994" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168200" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="167992" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168196" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="167990" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168192" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="167988" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168188" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Number Sub Messages.gvi" p9:Process.AssociatedIdentifier="167986" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168184" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Message Type ID.gvi" p9:Process.AssociatedIdentifier="167984" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168180" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Message ID Location Field.gvi" p9:Process.AssociatedIdentifier="167982" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168176" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Message Body Length.gvi" p9:Process.AssociatedIdentifier="167980" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168172" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check MCS.gvi" p9:Process.AssociatedIdentifier="167978" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168168" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="167976" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168164" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check General Message Header.gvi" p9:Process.AssociatedIdentifier="167974" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168160" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL TX Confirm Messages.gvi" p9:Process.AssociatedIdentifier="167972" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168156" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL TX Confirm Count.gvi" p9:Process.AssociatedIdentifier="167970" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168152" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Confirm Mode.gvi" p9:Process.AssociatedIdentifier="167968" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168148" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check CCE Offset.gvi" p9:Process.AssociatedIdentifier="167966" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168144" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport.gvi" p9:Process.AssociatedIdentifier="167930" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168140" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Write.gvi" p9:Process.AssociatedIdentifier="167928" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168136" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Send To Transport.gvi" p9:Process.AssociatedIdentifier="167926" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168132" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Remove Header.gvi" p9:Process.AssociatedIdentifier="167924" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168128" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Read.gvi" p9:Process.AssociatedIdentifier="167922" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168124" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Read From Transport.gvi" p9:Process.AssociatedIdentifier="167920" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168120" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Open Writers.gvi" p9:Process.AssociatedIdentifier="167918" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168116" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Open Readers.gvi" p9:Process.AssociatedIdentifier="167916" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168112" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Init.gvi" p9:Process.AssociatedIdentifier="167914" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168108" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Delete.gvi" p9:Process.AssociatedIdentifier="167912" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168104" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Create.gvi" p9:Process.AssociatedIdentifier="167910" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168100" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Create Sessions.gvi" p9:Process.AssociatedIdentifier="167908" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168096" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Constants.gvi" p9:Process.AssociatedIdentifier="167906" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="168092" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Add Header.gvi" p9:Process.AssociatedIdentifier="167904" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167433" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Signal and Noise Power.gvi" p9:Process.AssociatedIdentifier="167432" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167428" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Map Raw SNR to Unbiased Estimates.gvi" p9:Process.AssociatedIdentifier="167427" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167336" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Subframe SNR.gvi" p9:Process.AssociatedIdentifier="167335" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167319" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Check Header and CRC.gvi" p9:Process.AssociatedIdentifier="167318" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167313" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Search U8 array.gvi" p9:Process.AssociatedIdentifier="167312" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167185" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check USRP Data Clock Rate and Bandwidth.gvi" p9:Process.AssociatedIdentifier="167184" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167180" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Stop Notifier.gvi" p9:Process.AssociatedIdentifier="167179" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167174" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL TX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="167173" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167169" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL RX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="167168" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167159" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Extract Packet.gvi" p9:Process.AssociatedIdentifier="167158" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167154" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Header.gvi" p9:Process.AssociatedIdentifier="167153" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167149" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Add Header and CRC.gvi" p9:Process.AssociatedIdentifier="167148" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167144" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate SNR.gvi" p9:Process.AssociatedIdentifier="167143" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167090" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Set Socket Option.gvi" p9:Process.AssociatedIdentifier="167089" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167071" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Configure RF Timing Offset.gvi" p9:Process.AssociatedIdentifier="167070" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="167003" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send UDP Data.gvi" p9:Process.AssociatedIdentifier="167002" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166993" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Timing Indication.gvi" p9:Process.AssociatedIdentifier="166992" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166988" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive UDP Data.gvi" p9:Process.AssociatedIdentifier="166987" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166967" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL TX Configuration.gvi" p9:Process.AssociatedIdentifier="166966" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166960" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL RX Configuration.gvi" p9:Process.AssociatedIdentifier="166959" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166955" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get and Hold Maximum.gvi" p9:Process.AssociatedIdentifier="166954" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166950" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get Time.gvi" p9:Process.AssociatedIdentifier="166949" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166935" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Stop On Error.gvi" p9:Process.AssociatedIdentifier="166934" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166928" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Stop.gvi" p9:Process.AssociatedIdentifier="166927" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166918" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL Loopback.gvi" p9:Process.AssociatedIdentifier="166917" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166913" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL RX Baseband.gvi" p9:Process.AssociatedIdentifier="166912" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166903" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable DL RX.gvi" p9:Process.AssociatedIdentifier="166902" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166898" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check Stop.gvi" p9:Process.AssociatedIdentifier="166897" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166888" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL TX Baseband.gvi" p9:Process.AssociatedIdentifier="166887" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166883" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check UDP Port In Use.gvi" p9:Process.AssociatedIdentifier="166882" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166878" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL TX Set Active.gvi" p9:Process.AssociatedIdentifier="166877" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="166873" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable DL TX.gvi" p9:Process.AssociatedIdentifier="166872" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="165885" Source="{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974" p9:Process.DiscoveryUserAlias="DRE-ELBE-CU07" xmlns:p9="http://www.ni.com/SystemDesigner/Discovery" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" p9:TargetAddress="10.89.14.30" p10:Process.AssociatedIdentifier="166235" xmlns:p10="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p9="http://www.ni.com/LabVIEW.RemoteNativeTarget/SystemDesigner" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" p9:Process.DiscoveryUserAlias="RIO1" p9:Process.HardwareAlias="RIO0" p10:Process.AssociatedIdentifier="166236" xmlns:p10="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p9="http://www.ni.com/SystemDesigner/Discovery" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo" p9:Process.AssociatedIdentifier="166237" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF Control Command Reset" p9:Process.AssociatedIdentifier="166238" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Reset" p9:Process.AssociatedIdentifier="166239" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Locked" p9:Process.AssociatedIdentifier="166240" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DAC FIFO Reset" p9:Process.AssociatedIdentifier="166241" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Reset" p9:Process.AssociatedIdentifier="166242" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Locked" p9:Process.AssociatedIdentifier="166243" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="166244" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="166245" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="166246" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" p9:Process.AssociatedIdentifier="166247" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="166248" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="166249" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="166250" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="166251" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="166252" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="166253" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="166254" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="166255" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="166256" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data In" p9:Process.AssociatedIdentifier="166257" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Last" p9:Process.AssociatedIdentifier="166258" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data Valid" p9:Process.AssociatedIdentifier="166259" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Ready for Input" p9:Process.AssociatedIdentifier="166260" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Out" p9:Process.AssociatedIdentifier="166261" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Last" p9:Process.AssociatedIdentifier="166262" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Valid" p9:Process.AssociatedIdentifier="166263" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Ready for Output" p9:Process.AssociatedIdentifier="166264" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="166265" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="166266" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="166267" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" p9:Process.AssociatedIdentifier="166268" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="166269" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="166270" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="166271" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="166272" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="166273" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="166274" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="166275" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="166276" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="166277" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data In" p9:Process.AssociatedIdentifier="166278" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Last" p9:Process.AssociatedIdentifier="166279" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data Valid" p9:Process.AssociatedIdentifier="166280" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Ready for Input" p9:Process.AssociatedIdentifier="166281" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Out" p9:Process.AssociatedIdentifier="166282" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Last" p9:Process.AssociatedIdentifier="166283" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Valid" p9:Process.AssociatedIdentifier="166284" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Ready for Output" p9:Process.AssociatedIdentifier="166285" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DRAM Ready" p9:Process.AssociatedIdentifier="166286" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data In" p9:Process.AssociatedIdentifier="166287" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data Out" p9:Process.AssociatedIdentifier="166288" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Address" p9:Process.AssociatedIdentifier="166289" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Select" p9:Process.AssociatedIdentifier="166290" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Write Enable" p9:Process.AssociatedIdentifier="166291" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Cycle Enable" p9:Process.AssociatedIdentifier="166292" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Strobe" p9:Process.AssociatedIdentifier="166293" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Acknowledge" p9:Process.AssociatedIdentifier="166294" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Reset" p9:Process.AssociatedIdentifier="166295" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Clock Chip Locked" p9:Process.AssociatedIdentifier="166296" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Reference Clock" p9:Process.AssociatedIdentifier="166297" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Locked" p9:Process.AssociatedIdentifier="166298" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS PPS" p9:Process.AssociatedIdentifier="166299" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In" p9:Process.AssociatedIdentifier="166300" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Valid" p9:Process.AssociatedIdentifier="166301" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Ready For Input" p9:Process.AssociatedIdentifier="166302" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out" p9:Process.AssociatedIdentifier="166303" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Valid" p9:Process.AssociatedIdentifier="166304" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Ready For Output" p9:Process.AssociatedIdentifier="166305" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA" p9:Process.AssociatedIdentifier="166306" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Valid" p9:Process.AssociatedIdentifier="166307" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Ready For Input" p9:Process.AssociatedIdentifier="166308" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig In" p9:Process.AssociatedIdentifier="166309" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig Out" p9:Process.AssociatedIdentifier="166310" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/TX1 RX1" p9:Process.AssociatedIdentifier="166311" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/RX2" p9:Process.AssociatedIdentifier="166312" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/REF" p9:Process.AssociatedIdentifier="166313" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/PPS" p9:Process.AssociatedIdentifier="166314" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/GPS" p9:Process.AssociatedIdentifier="166315" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/LINK" p9:Process.AssociatedIdentifier="166316" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/TX1 RX1" p9:Process.AssociatedIdentifier="166317" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/RX2" p9:Process.AssociatedIdentifier="166318" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 0" p9:Process.AssociatedIdentifier="166319" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 1" p9:Process.AssociatedIdentifier="166320" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 2" p9:Process.AssociatedIdentifier="166321" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 3" p9:Process.AssociatedIdentifier="166322" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 4" p9:Process.AssociatedIdentifier="166323" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 5" p9:Process.AssociatedIdentifier="166324" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 6" p9:Process.AssociatedIdentifier="166325" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 7" p9:Process.AssociatedIdentifier="166326" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 8" p9:Process.AssociatedIdentifier="166327" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 9" p9:Process.AssociatedIdentifier="166328" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 10" p9:Process.AssociatedIdentifier="166329" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 11" p9:Process.AssociatedIdentifier="166330" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ReliableClkIn" p9:Process.AssociatedIdentifier="166331" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BusClk" p9:Process.AssociatedIdentifier="166332" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DmaClk" p9:Process.AssociatedIdentifier="166333" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RioClk40" p9:Process.AssociatedIdentifier="166334" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk" p9:Process.AssociatedIdentifier="166335" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk2x" p9:Process.AssociatedIdentifier="166336" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk3x" p9:Process.AssociatedIdentifier="166337" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramUserClk" p9:Process.AssociatedIdentifier="166338" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/Dram0ClkUser" p9:Process.AssociatedIdentifier="166339" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/SCL" p9:Process.AssociatedIdentifier="166340" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ImplicitHardwareSubtarget" p9:Process.AssociatedIdentifier="166341" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_p" p9:Process.AssociatedIdentifier="166342" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_n" p9:Process.AssociatedIdentifier="166343" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_p" p9:Process.AssociatedIdentifier="166344" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_n" p9:Process.AssociatedIdentifier="166345" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_p" p9:Process.AssociatedIdentifier="166346" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_n" p9:Process.AssociatedIdentifier="166347" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_p" p9:Process.AssociatedIdentifier="166348" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_n" p9:Process.AssociatedIdentifier="166349" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Fault" p9:Process.AssociatedIdentifier="166350" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Disable" p9:Process.AssociatedIdentifier="166351" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS0" p9:Process.AssociatedIdentifier="166352" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS1" p9:Process.AssociatedIdentifier="166353" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Mod_ABS" p9:Process.AssociatedIdentifier="166354" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SCL" p9:Process.AssociatedIdentifier="166355" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SDA" p9:Process.AssociatedIdentifier="166356" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Rx_LOS" p9:Process.AssociatedIdentifier="166357" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Fault" p9:Process.AssociatedIdentifier="166358" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Disable" p9:Process.AssociatedIdentifier="166359" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS0" p9:Process.AssociatedIdentifier="166360" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS1" p9:Process.AssociatedIdentifier="166361" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Mod_ABS" p9:Process.AssociatedIdentifier="166362" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SCL" p9:Process.AssociatedIdentifier="166363" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SDA" p9:Process.AssociatedIdentifier="166364" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Rx_LOS" p9:Process.AssociatedIdentifier="166365" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_p" p9:Process.AssociatedIdentifier="166366" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_n" p9:Process.AssociatedIdentifier="166367" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_p" p9:Process.AssociatedIdentifier="166368" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_n" p9:Process.AssociatedIdentifier="166369" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_p" p9:Process.AssociatedIdentifier="166370" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_n" p9:Process.AssociatedIdentifier="166371" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_p" p9:Process.AssociatedIdentifier="166372" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_n" p9:Process.AssociatedIdentifier="166373" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Present" p9:Process.AssociatedIdentifier="166374" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Present" p9:Process.AssociatedIdentifier="166375" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Active" p9:Process.AssociatedIdentifier="166376" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Active" p9:Process.AssociatedIdentifier="166377" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/SocketClk40" p9:Process.AssociatedIdentifier="166378" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0" p9:Process.AssociatedIdentifier="166379" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoFull" p9:Process.AssociatedIdentifier="166380" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoFull" p9:Process.AssociatedIdentifier="166381" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdDataValid" p9:Process.AssociatedIdentifier="166382" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoWrEn" p9:Process.AssociatedIdentifier="166383" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoWrEn" p9:Process.AssociatedIdentifier="166384" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoAddr" p9:Process.AssociatedIdentifier="166385" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoCmd" p9:Process.AssociatedIdentifier="166386" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdFifoDataOut" p9:Process.AssociatedIdentifier="166387" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoDataIn" p9:Process.AssociatedIdentifier="166388" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoMaskData" p9:Process.AssociatedIdentifier="166389" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0PhyInitDone" p9:Process.AssociatedIdentifier="166390" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/Dram0ClkUser" p9:Process.AliasName="Dram0ClkUser_2" p9:Process.AssociatedIdentifier="166391" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170558" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Abort Stream.gvi" p9:Process.AssociatedIdentifier="170502" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170562" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Calculate Sample Rate.gvi" p9:Process.AssociatedIdentifier="170504" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170566" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check Stream Status.gvi" p9:Process.AssociatedIdentifier="170506" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170570" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Frequency Shift.gvi" p9:Process.AssociatedIdentifier="170508" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170574" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Frequency.gvi" p9:Process.AssociatedIdentifier="170510" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170578" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Common).gvi" p9:Process.AssociatedIdentifier="170512" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170582" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Gain).gvi" p9:Process.AssociatedIdentifier="170514" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170586" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Level).gvi" p9:Process.AssociatedIdentifier="170516" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170590" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Initiate Stream.gvi" p9:Process.AssociatedIdentifier="170522" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170594" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Abort Receive Stream.gvi" p9:Process.AssociatedIdentifier="170524" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170598" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Apply AGC Output.gvi" p9:Process.AssociatedIdentifier="170526" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170602" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Power Calibration Offset.gvi" p9:Process.AssociatedIdentifier="170528" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170606" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Control Power Gain.gvi" p9:Process.AssociatedIdentifier="170530" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170610" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable Frontend.gvi" p9:Process.AssociatedIdentifier="170532" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170614" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL Host Cleanup.gvi" p9:Process.AssociatedIdentifier="170534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170618" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL Host Initialization.gvi" p9:Process.AssociatedIdentifier="170536" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170622" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE eNodeB Host Cleanup.gvi" p9:Process.AssociatedIdentifier="170538" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170626" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE eNodeB Host Initialization.gvi" p9:Process.AssociatedIdentifier="170540" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170630" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE RF Clock Rate.gvi" p9:Process.AssociatedIdentifier="170542" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170634" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RF.gvi" p9:Process.AssociatedIdentifier="170544" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170638" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RX.gvi" p9:Process.AssociatedIdentifier="170546" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170642" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup TX.gvi" p9:Process.AssociatedIdentifier="170548" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170646" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UE Host Cleanup.gvi" p9:Process.AssociatedIdentifier="170550" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170650" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UE Host Initialization.gvi" p9:Process.AssociatedIdentifier="170552" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170654" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Unbundle Session.gvi" p9:Process.AssociatedIdentifier="170554" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="170658" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE USRP Calculate Level From Gain.gvi" p9:Process.AssociatedIdentifier="170556" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="172507" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL Tx Payload.gvi" p9:Process.AssociatedIdentifier="172501" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="172515" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receice PDSCH Decoding Status.gvi" p9:Process.AssociatedIdentifier="172505" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173562" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Align Feedback Data.gvi" p9:Process.AssociatedIdentifier="173492" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173566" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Average Error Rate.gvi" p9:Process.AssociatedIdentifier="173494" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173570" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Channel Estimates.gvi" p9:Process.AssociatedIdentifier="173496" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173574" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate DL Throughput and BLER.gvi" p9:Process.AssociatedIdentifier="173498" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173578" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate RX Power Spectrum.gvi" p9:Process.AssociatedIdentifier="173500" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173582" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate TX Power Spectrum.gvi" p9:Process.AssociatedIdentifier="173502" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173586" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate UL Throughput and BLER.gvi" p9:Process.AssociatedIdentifier="173504" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173590" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Collect DL Status Info.gvi" p9:Process.AssociatedIdentifier="173506" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173594" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Compute TX Trigger Offset.gvi" p9:Process.AssociatedIdentifier="173508" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173598" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Create Dynamic DL TX Configuration.gvi" p9:Process.AssociatedIdentifier="173510" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173602" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DCI Interpreter DCI1x.gvi" p9:Process.AssociatedIdentifier="173512" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173606" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode ACK NACK.gvi" p9:Process.AssociatedIdentifier="173514" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173610" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Determine Configuration Trigger.gvi" p9:Process.AssociatedIdentifier="173516" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173614" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL TTI Configuration To U64.gvi" p9:Process.AssociatedIdentifier="173518" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173618" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Extract Payload.gvi" p9:Process.AssociatedIdentifier="173520" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173622" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Extract Received DCI.gvi" p9:Process.AssociatedIdentifier="173522" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173626" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Get ADC and IFFT Status.gvi" p9:Process.AssociatedIdentifier="173524" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173630" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Interpret PUSCH Payload.gvi" p9:Process.AssociatedIdentifier="173526" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173634" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MCS Regulation.gvi" p9:Process.AssociatedIdentifier="173528" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173638" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PDSCH Channel Decoder Status from U32.gvi" p9:Process.AssociatedIdentifier="173530" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173642" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read Channel Estimates.gvi" p9:Process.AssociatedIdentifier="173532" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173646" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read Constellation Data.gvi" p9:Process.AssociatedIdentifier="173534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173650" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read DL BB Power and sync status.gvi" p9:Process.AssociatedIdentifier="173536" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173654" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read PDCCH Data.gvi" p9:Process.AssociatedIdentifier="173538" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173658" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read PDSCH Decoder Status.gvi" p9:Process.AssociatedIdentifier="173540" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173662" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read PUSCH Decoder Status.gvi" p9:Process.AssociatedIdentifier="173542" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173666" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read RX and TX Spectrum.gvi" p9:Process.AssociatedIdentifier="173544" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173670" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read RX Data.gvi" p9:Process.AssociatedIdentifier="173546" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173674" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read TX BB Power.gvi" p9:Process.AssociatedIdentifier="173548" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173678" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read TX Data.gvi" p9:Process.AssociatedIdentifier="173550" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173682" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read UL BB Power.gvi" p9:Process.AssociatedIdentifier="173552" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173686" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read UL Data.gvi" p9:Process.AssociatedIdentifier="173554" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173690" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE U32 to CDB.gvi" p9:Process.AssociatedIdentifier="173556" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173694" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE U64 to Channel Estimates.gvi" p9:Process.AssociatedIdentifier="173558" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="173698" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UL TTI Configuration To U64.gvi" p9:Process.AssociatedIdentifier="173560" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="177983" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Transport Block Size.gvi" p9:Process.AssociatedIdentifier="177967" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="177987" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC PDU Assembly.gvi" p9:Process.AssociatedIdentifier="177969" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="177995" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC PDU Disassembly.gvi" p9:Process.AssociatedIdentifier="177973" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="177999" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Prepare Tx Config.gvi" p9:Process.AssociatedIdentifier="177975" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="178011" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE TTI Counter to SFN and TTI.gvi" p9:Process.AssociatedIdentifier="177981" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="177963" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive PDSCH MAC PDU.gvi" p9:Process.AssociatedIdentifier="177962" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179278" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable UL RX.gvi" p9:Process.AssociatedIdentifier="179277" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="178985" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic UL Tx Payload.gvi" p9:Process.AssociatedIdentifier="178983" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="178991" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Prepare UL Tx Config.gvi" p9:Process.AssociatedIdentifier="178989" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179283" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup UL RX Baseband.gvi" p9:Process.AssociatedIdentifier="179282" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179288" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic UL Configuration.gvi" p9:Process.AssociatedIdentifier="179287" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179293" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive PUSCH MAC PDU.gvi" p9:Process.AssociatedIdentifier="179292" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179298" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receice PUSCH Decoding Status.gvi" p9:Process.AssociatedIdentifier="179297" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179303" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UL RX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="179302" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179308" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable UL TX.gvi" p9:Process.AssociatedIdentifier="179307" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179313" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup UL TX Baseband.gvi" p9:Process.AssociatedIdentifier="179312" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179318" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup UL TX Set Active.gvi" p9:Process.AssociatedIdentifier="179317" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179323" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Feedback Information.gvi" p9:Process.AssociatedIdentifier="179322" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="179328" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UL TX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="179327" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182525" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Recalculation.gcdl" p9:Process.AssociatedIdentifier="182523" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182532" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U16.gcdl" p9:Process.AssociatedIdentifier="182530" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182603" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Generation.gcdl" p9:Process.AssociatedIdentifier="182601" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182609" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="182607" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182615" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Reference Signal Scrambler.gcdl" p9:Process.AssociatedIdentifier="182613" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182621" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U8.gcdl" p9:Process.AssociatedIdentifier="182619" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182627" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Cinit to X1 X2.gcdl" p9:Process.AssociatedIdentifier="182625" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182633" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Calculate Cinit.gcdl" p9:Process.AssociatedIdentifier="182631" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182639" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Trigger Generator.gcdl" p9:Process.AssociatedIdentifier="182637" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182647" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Map LTE to Common Modulation Symbol.gcdl" p9:Process.AssociatedIdentifier="182645" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182655" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="QPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="182653" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182661" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler.gcdl" p9:Process.AssociatedIdentifier="182659" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182667" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xor Array Elements U32.gcdl" p9:Process.AssociatedIdentifier="182665" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182675" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Process X1.gcdl" p9:Process.AssociatedIdentifier="182673" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182681" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Process X2.gcdl" p9:Process.AssociatedIdentifier="182679" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182742" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Check PRB Collisions.gcdl" p9:Process.AssociatedIdentifier="182740" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182749" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Coding Parameter Computation.gcdl" p9:Process.AssociatedIdentifier="182747" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182755" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Turbo Parameters K Plus.gcdl" p9:Process.AssociatedIdentifier="182753" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182763" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Parameter Computation.gcdl" p9:Process.AssociatedIdentifier="182761" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182769" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Parameter Calculator.gcdl" p9:Process.AssociatedIdentifier="182767" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182775" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" p9:Process.AssociatedIdentifier="182773" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182781" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher U25 Modulo U18.gcdl" p9:Process.AssociatedIdentifier="182779" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182787" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Constants.gcdl" p9:Process.AssociatedIdentifier="182785" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182793" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Transport Block Size.gcdl" p9:Process.AssociatedIdentifier="182791" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182799" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH TX Configuration Calculation.gcdl" p9:Process.AssociatedIdentifier="182797" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182805" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI1 to PDSCH Encoder Parameters.gcdl" p9:Process.AssociatedIdentifier="182803" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182811" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Resource Block Allocation Type1 to PRB.gcdl" p9:Process.AssociatedIdentifier="182809" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182864" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Registers.gcdl" p9:Process.AssociatedIdentifier="182862" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182870" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="read completion from typedef.gcdl" p9:Process.AssociatedIdentifier="182868" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182876" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="reg.host read.data to typedef.gcdl" p9:Process.AssociatedIdentifier="182874" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182882" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="register instruction to typedef.gcdl" p9:Process.AssociatedIdentifier="182880" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182889" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Resources.gvi" p9:Process.AssociatedIdentifier="182887" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182895" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RF TX Trigger Generator.gcdl" p9:Process.AssociatedIdentifier="182893" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182901" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE USRP Stream TX Top.gcdl" p9:Process.AssociatedIdentifier="182899" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182907" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE USRP Stream RX Top.gcdl" p9:Process.AssociatedIdentifier="182905" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182917" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH Transmitter.gcdl" p9:Process.AssociatedIdentifier="182915" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182923" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="182921" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182929" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH TX Bit Processing.gcdl" p9:Process.AssociatedIdentifier="182927" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182935" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE MAC TX.gcdl" p9:Process.AssociatedIdentifier="182933" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182941" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Trigger.gcdl" p9:Process.AssociatedIdentifier="182939" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182947" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U32.gcdl" p9:Process.AssociatedIdentifier="182945" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182953" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX FIFO Write with Loopback.gcdl" p9:Process.AssociatedIdentifier="182951" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182959" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TTI Handling.gcdl" p9:Process.AssociatedIdentifier="182957" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182965" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX Trigger Write.gcdl" p9:Process.AssociatedIdentifier="182963" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182971" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Dynamic DL Configuration Delay.gcdl" p9:Process.AssociatedIdentifier="182969" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182977" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Sync Top.gcdl" p9:Process.AssociatedIdentifier="182975" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182983" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 1.15 T2H.gcdl" p9:Process.AssociatedIdentifier="182981" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182989" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="182987" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="182995" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimates to U64.gcdl" p9:Process.AssociatedIdentifier="182993" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183001" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH RX Top.gcdl" p9:Process.AssociatedIdentifier="182999" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183007" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U64 T2H.gcdl" p9:Process.AssociatedIdentifier="183005" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183013" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U32 T2H.gcdl" p9:Process.AssociatedIdentifier="183011" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183019" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Constellation FIFO Write.gcdl" p9:Process.AssociatedIdentifier="183017" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183025" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH RX Bit Processing.gcdl" p9:Process.AssociatedIdentifier="183023" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183031" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH RX Sample Select.gcdl" p9:Process.AssociatedIdentifier="183029" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183037" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Input FIFO Select.gcdl" p9:Process.AssociatedIdentifier="183035" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183043" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Sync Build Configuration.gcdl" p9:Process.AssociatedIdentifier="183041" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183049" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX PXSCH Host Interface.gcdl" p9:Process.AssociatedIdentifier="183047" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183055" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Sync Write Status Registers.gcdl" p9:Process.AssociatedIdentifier="183053" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183061" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL IQ Sample Buffer.gcdl" p9:Process.AssociatedIdentifier="183059" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183067" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Get PDSCH Dynamic Configuration.gcdl" p9:Process.AssociatedIdentifier="183065" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183073" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LEDs.gvi" p9:Process.AssociatedIdentifier="183071" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183078" Source="{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource" p9:Process.AliasName="niInstr Register Bus v0.grsc" p9:Process.AssociatedIdentifier="183077" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183088" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 1.15 TS.gcdl" p9:Process.AssociatedIdentifier="183086" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183094" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX TDD5 Select Subframe.gcdl" p9:Process.AssociatedIdentifier="183092" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183100" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX TDD5 Select Subframe.gcdl" p9:Process.AssociatedIdentifier="183098" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183106" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH Scrambler Interleaver Modulator.gcdl" p9:Process.AssociatedIdentifier="183104" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183112" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH DCI Encoder.gcdl" p9:Process.AssociatedIdentifier="183110" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183118" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Mux.gcdl" p9:Process.AssociatedIdentifier="183116" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183125" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Deserializer Scrambler Modulator.gcdl" p9:Process.AssociatedIdentifier="183123" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183131" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH RB Allocation Delay.gcdl" p9:Process.AssociatedIdentifier="183129" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183137" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Trigger Delay 10x.gcdl" p9:Process.AssociatedIdentifier="183135" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183144" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Channel Encoder.gcdl" p9:Process.AssociatedIdentifier="183142" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183157" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="read completion to typedef.gcdl" p9:Process.AssociatedIdentifier="183155" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183163" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="trigger event to U8.gcdl" p9:Process.AssociatedIdentifier="183161" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183173" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Symbol Start Generator.gcdl" p9:Process.AssociatedIdentifier="183171" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183179" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX1.15 to U32.gcdl" p9:Process.AssociatedIdentifier="183177" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183185" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Mini MAC TX.gcdl" p9:Process.AssociatedIdentifier="183183" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183191" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Input Stream Control.gcdl" p9:Process.AssociatedIdentifier="183189" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183198" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DDC (Multi-Channel).gcdl" p9:Process.AssociatedIdentifier="183196" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183204" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Align Trigger Signal.gcdl" p9:Process.AssociatedIdentifier="183202" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183210" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Check ADC Value Clipping.gcdl" p9:Process.AssociatedIdentifier="183208" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183216" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="IQ data to typedef.gcdl" p9:Process.AssociatedIdentifier="183214" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183222" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Create TX Frame Start Trigger.gcdl" p9:Process.AssociatedIdentifier="183220" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183232" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Autocorrelation.gcdl" p9:Process.AssociatedIdentifier="183230" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183238" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decimate 16.gcdl" p9:Process.AssociatedIdentifier="183236" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183244" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Cross Correlation.gcdl" p9:Process.AssociatedIdentifier="183242" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183250" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Detection Cross Correlation.gcdl" p9:Process.AssociatedIdentifier="183248" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183256" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO Estimation.gcdl" p9:Process.AssociatedIdentifier="183254" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183262" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Align Frame.gcdl" p9:Process.AssociatedIdentifier="183260" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183268" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Validation TDD.gcdl" p9:Process.AssociatedIdentifier="183266" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183274" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Adjust Timing.gcdl" p9:Process.AssociatedIdentifier="183272" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183280" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CFO Compensation Frequency Shift.gcdl" p9:Process.AssociatedIdentifier="183278" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183286" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Detection Autocorrelation.gcdl" p9:Process.AssociatedIdentifier="183284" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183292" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Power Measurement.gcdl" p9:Process.AssociatedIdentifier="183290" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183298" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CP Removal.gcdl" p9:Process.AssociatedIdentifier="183296" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183304" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Generate Symbol Start.gcdl" p9:Process.AssociatedIdentifier="183302" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183310" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Overwrite Timing By Trigger.gcdl" p9:Process.AssociatedIdentifier="183308" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183316" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Sync Reset Generation.gcdl" p9:Process.AssociatedIdentifier="183314" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183322" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Index Generator up to Subframe.gcdl" p9:Process.AssociatedIdentifier="183320" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183328" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Output Stream Control.gcdl" p9:Process.AssociatedIdentifier="183326" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183334" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DUC (Multi-Channel).gcdl" p9:Process.AssociatedIdentifier="183332" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183341" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Index Generator.gcdl" p9:Process.AssociatedIdentifier="183339" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183347" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE U64 To DL TTI Configuration.gcdl" p9:Process.AssociatedIdentifier="183345" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183353" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH PDSCH Trigger.gcdl" p9:Process.AssociatedIdentifier="183351" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183359" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI PSS PRB Masking.gcdl" p9:Process.AssociatedIdentifier="183357" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183365" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Mark Valid.gcdl" p9:Process.AssociatedIdentifier="183363" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183371" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH DCI Decoder.gcdl" p9:Process.AssociatedIdentifier="183369" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183377" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH DCI Interpreter.gcdl" p9:Process.AssociatedIdentifier="183375" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183383" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH LLR Demap Descrambler.gcdl" p9:Process.AssociatedIdentifier="183381" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183389" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xilinx IFFT.gcdl" p9:Process.AssociatedIdentifier="183387" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183395" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX PSS.gcdl" p9:Process.AssociatedIdentifier="183393" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183401" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX Resource Mapper.gcdl" p9:Process.AssociatedIdentifier="183399" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183407" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Insertion.gcdl" p9:Process.AssociatedIdentifier="183405" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183413" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CP Insertion.gcdl" p9:Process.AssociatedIdentifier="183411" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183419" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate CP Length.gcdl" p9:Process.AssociatedIdentifier="183417" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183425" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PSS Cell ID modulo 3.gcdl" p9:Process.AssociatedIdentifier="183423" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183431" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX2.14 to U32.gcdl" p9:Process.AssociatedIdentifier="183429" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183437" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="U32 to CFX2.14.gcdl" p9:Process.AssociatedIdentifier="183435" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183443" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="FIFO Overflow Counter.gcdl" p9:Process.AssociatedIdentifier="183441" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183449" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="FIFO Underflow Counter.gcdl" p9:Process.AssociatedIdentifier="183447" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183455" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Cell ID modulo 6.gcdl" p9:Process.AssociatedIdentifier="183453" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183461" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Generation.gcdl" p9:Process.AssociatedIdentifier="183459" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183467" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xilinx FFT.gcdl" p9:Process.AssociatedIdentifier="183465" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183473" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL Resource Demapper.gcdl" p9:Process.AssociatedIdentifier="183471" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183479" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Equalizer.gcdl" p9:Process.AssociatedIdentifier="183477" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183485" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation CRS.gcdl" p9:Process.AssociatedIdentifier="183483" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183491" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation UERS.gcdl" p9:Process.AssociatedIdentifier="183489" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183497" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH LLR Demapper Descrambler.gcdl" p9:Process.AssociatedIdentifier="183495" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183503" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder.gcdl" p9:Process.AssociatedIdentifier="183501" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183509" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Throttle Control.gcdl" p9:Process.AssociatedIdentifier="183507" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183515" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="U32 to CFX1.15.gcdl" p9:Process.AssociatedIdentifier="183513" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183521" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U8.gcdl" p9:Process.AssociatedIdentifier="183519" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183527" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LED color to U8.gcdl" p9:Process.AssociatedIdentifier="183525" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183533" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder Status to U64.gcdl" p9:Process.AssociatedIdentifier="183531" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183539" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U8 T2H.gcdl" p9:Process.AssociatedIdentifier="183537" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183545" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 2.14 T2H.gcdl" p9:Process.AssociatedIdentifier="183543" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183551" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Resource Demapper PDSCH.gcdl" p9:Process.AssociatedIdentifier="183549" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183557" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH FIFO Control.gcdl" p9:Process.AssociatedIdentifier="183555" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183563" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH RX Configuration to PXSCH Params.gcdl" p9:Process.AssociatedIdentifier="183561" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183569" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Extract PDSCH Sample.gcdl" p9:Process.AssociatedIdentifier="183567" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183576" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Builder DCI 1x.gcdl" p9:Process.AssociatedIdentifier="183574" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183582" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Serializer Vector to Bit.gcdl" p9:Process.AssociatedIdentifier="183580" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183588" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Encoder Attach CRC.gcdl" p9:Process.AssociatedIdentifier="183586" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183594" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Encoder Tail Biting Initialization.gcdl" p9:Process.AssociatedIdentifier="183592" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183600" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Convolutional Encoder.gcdl" p9:Process.AssociatedIdentifier="183598" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183606" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Encoder Tail Biting.gcdl" p9:Process.AssociatedIdentifier="183604" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183612" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Reserializer 3 to 2.gcdl" p9:Process.AssociatedIdentifier="183610" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183618" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U32.gcdl" p9:Process.AssociatedIdentifier="183616" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183626" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Add and CB Segmentation.gcdl" p9:Process.AssociatedIdentifier="183624" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183632" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher.gcdl" p9:Process.AssociatedIdentifier="183630" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183638" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder Top.gcdl" p9:Process.AssociatedIdentifier="183636" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183644" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH Scrambler.gcdl" p9:Process.AssociatedIdentifier="183642" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183650" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver 4 X U3.gcdl" p9:Process.AssociatedIdentifier="183648" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183662" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Synchronous Latch Dominant Set.gcdl" p9:Process.AssociatedIdentifier="183660" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183668" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Scrambler.gcdl" p9:Process.AssociatedIdentifier="183666" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183674" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Modulation.gcdl" p9:Process.AssociatedIdentifier="183672" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183680" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Deserializer Bit to Symbol.gcdl" p9:Process.AssociatedIdentifier="183678" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183707" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U16.gcdl" p9:Process.AssociatedIdentifier="183705" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183713" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="I32 Modulo N Iterative.gcdl" p9:Process.AssociatedIdentifier="183711" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183719" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Core Stream Controller.gcdl" p9:Process.AssociatedIdentifier="183717" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183731" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DDC (Single Channel).gcdl" p9:Process.AssociatedIdentifier="183729" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183737" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 0.gcdl" p9:Process.AssociatedIdentifier="183735" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183743" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 2.gcdl" p9:Process.AssociatedIdentifier="183741" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183749" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 1.gcdl" p9:Process.AssociatedIdentifier="183747" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183755" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Demux.gcdl" p9:Process.AssociatedIdentifier="183753" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183761" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer 2 to 3.gcdl" p9:Process.AssociatedIdentifier="183759" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183767" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Decoder Viterbi Core.gcdl" p9:Process.AssociatedIdentifier="183765" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183773" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer Boolean to Array.gcdl" p9:Process.AssociatedIdentifier="183771" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183779" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Decoder CRC Check.gcdl" p9:Process.AssociatedIdentifier="183777" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183785" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 16 Bit.gcdl" p9:Process.AssociatedIdentifier="183783" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183791" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 31 Bit.gcdl" p9:Process.AssociatedIdentifier="183789" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183797" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Delay Input.gcdl" p9:Process.AssociatedIdentifier="183795" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183803" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scale IQ 16.1 to 16.2.gcdl" p9:Process.AssociatedIdentifier="183801" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183810" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Calculate Cinit.gcdl" p9:Process.AssociatedIdentifier="183808" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183816" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimator.gcdl" p9:Process.AssociatedIdentifier="183814" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183822" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation CRS.gcdl" p9:Process.AssociatedIdentifier="183820" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183828" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Frequency Tracking.gcdl" p9:Process.AssociatedIdentifier="183826" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183834" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE LLR Demapper.gcdl" p9:Process.AssociatedIdentifier="183832" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183840" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Softbit.gcdl" p9:Process.AssociatedIdentifier="183838" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183846" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder Core.gcdl" p9:Process.AssociatedIdentifier="183844" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183852" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Softbit Serializer.gcdl" p9:Process.AssociatedIdentifier="183850" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183858" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Bits to Array.gcdl" p9:Process.AssociatedIdentifier="183856" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183864" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation Calculate Inverse Magnitude.gcdl" p9:Process.AssociatedIdentifier="183862" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183870" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate R Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="183868" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183876" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate H Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="183874" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183882" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Conjugate H R Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="183880" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183889" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Shift Right Round Saturate.gcdl" p9:Process.AssociatedIdentifier="183887" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183895" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping DL.gcdl" p9:Process.AssociatedIdentifier="183893" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183901" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Deinterleaver 4 X U16.gcdl" p9:Process.AssociatedIdentifier="183899" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183907" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DUC (Single Channel).gcdl" p9:Process.AssociatedIdentifier="183905" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183913" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Validator.gcdl" p9:Process.AssociatedIdentifier="183911" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183919" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Message to U32.gcdl" p9:Process.AssociatedIdentifier="183917" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183925" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Interpreter DCI1x.gcdl" p9:Process.AssociatedIdentifier="183923" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183931" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH Encoder to Decoder Params.gcdl" p9:Process.AssociatedIdentifier="183929" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183937" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Mean OFDM Symbol Power.gcdl" p9:Process.AssociatedIdentifier="183935" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183943" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Maximum Power per Slot.gcdl" p9:Process.AssociatedIdentifier="183941" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183949" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Maximum Power per RF.gcdl" p9:Process.AssociatedIdentifier="183947" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183955" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation UERS.gcdl" p9:Process.AssociatedIdentifier="183953" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183961" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Subframe Accumulator.gcdl" p9:Process.AssociatedIdentifier="183959" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183967" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Channel Estimation Alignment Buffer.gcdl" p9:Process.AssociatedIdentifier="183965" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183973" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 24 Bit.gcdl" p9:Process.AssociatedIdentifier="183971" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183979" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Removal.gcdl" p9:Process.AssociatedIdentifier="183977" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183985" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL Channel Pattern Generator.gcdl" p9:Process.AssociatedIdentifier="183983" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183992" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate CRC16.gcdl" p9:Process.AssociatedIdentifier="183990" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="183998" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Constants.gcdl" p9:Process.AssociatedIdentifier="183996" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184004" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC24 Adder.gcdl" p9:Process.AssociatedIdentifier="184002" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184010" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Linear Address Generator.gcdl" p9:Process.AssociatedIdentifier="184008" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184016" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Interleaved Address Generator.gcdl" p9:Process.AssociatedIdentifier="184014" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184022" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer.gcdl" p9:Process.AssociatedIdentifier="184020" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184028" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher State Machine.gcdl" p9:Process.AssociatedIdentifier="184026" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184034" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Toggle.gcdl" p9:Process.AssociatedIdentifier="184032" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184040" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver U16.gcdl" p9:Process.AssociatedIdentifier="184038" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184046" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder.gcdl" p9:Process.AssociatedIdentifier="184044" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184052" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Read Stream Generator.gcdl" p9:Process.AssociatedIdentifier="184050" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184058" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Buffer.gcdl" p9:Process.AssociatedIdentifier="184056" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184064" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Write Stream Generator.gcdl" p9:Process.AssociatedIdentifier="184062" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184070" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Store Termination Bits.gcdl" p9:Process.AssociatedIdentifier="184068" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184076" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Map Termination Bits To Streams.gcdl" p9:Process.AssociatedIdentifier="184074" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184089" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Modulation.gcdl" p9:Process.AssociatedIdentifier="184087" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184112" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="IQ data from typedef.gcdl" p9:Process.AssociatedIdentifier="184110" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184118" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="impairments from typedef.gcdl" p9:Process.AssociatedIdentifier="184116" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184124" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Offset Correction.gcdl" p9:Process.AssociatedIdentifier="184122" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184130" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Latch U16 with Reset.gcdl" p9:Process.AssociatedIdentifier="184128" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184136" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi.gcdl" p9:Process.AssociatedIdentifier="184134" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184142" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Latch U8 with Reset.gcdl" p9:Process.AssociatedIdentifier="184140" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184148" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer Boolean to U16.gcdl" p9:Process.AssociatedIdentifier="184146" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184158" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LLR Demapper.gcdl" p9:Process.AssociatedIdentifier="184156" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184164" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x35 Complex Multiplication.gcdl" p9:Process.AssociatedIdentifier="184162" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184170" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE C10.15 Multiplication.gcdl" p9:Process.AssociatedIdentifier="184168" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184176" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Negate Saturate.gcdl" p9:Process.AssociatedIdentifier="184174" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184182" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation Calculation.gcdl" p9:Process.AssociatedIdentifier="184180" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184188" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher.gcdl" p9:Process.AssociatedIdentifier="184186" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184194" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder.gcdl" p9:Process.AssociatedIdentifier="184192" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184200" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Check Top.gcdl" p9:Process.AssociatedIdentifier="184198" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184206" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Channel Decoder Output Buffer.gcdl" p9:Process.AssociatedIdentifier="184204" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184212" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Deinterleaver U64.gcdl" p9:Process.AssociatedIdentifier="184210" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184218" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Reciprocal Square Root.gcdl" p9:Process.AssociatedIdentifier="184216" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184224" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS.gcdl" p9:Process.AssociatedIdentifier="184222" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184230" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS AP 7.gcdl" p9:Process.AssociatedIdentifier="184228" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184236" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS AP 9.gcdl" p9:Process.AssociatedIdentifier="184234" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184242" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD PSS.gcdl" p9:Process.AssociatedIdentifier="184240" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184248" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD Zero.gcdl" p9:Process.AssociatedIdentifier="184246" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184254" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 Zero.gcdl" p9:Process.AssociatedIdentifier="184252" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184260" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 PSS.gcdl" p9:Process.AssociatedIdentifier="184258" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184266" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 Guard.gcdl" p9:Process.AssociatedIdentifier="184264" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184272" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL.gcdl" p9:Process.AssociatedIdentifier="184270" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184281" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="gain from typedef.gcdl" p9:Process.AssociatedIdentifier="184279" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184288" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer Page.gcdl" p9:Process.AssociatedIdentifier="184286" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184294" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Interleaved Address Computation.gcdl" p9:Process.AssociatedIdentifier="184292" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184300" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" p9:Process.AssociatedIdentifier="184298" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184306" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Calculation.gcdl" p9:Process.AssociatedIdentifier="184304" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184312" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Number of Rows.gcdl" p9:Process.AssociatedIdentifier="184310" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184318" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Write Address.gcdl" p9:Process.AssociatedIdentifier="184316" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184324" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Read Address.gcdl" p9:Process.AssociatedIdentifier="184322" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184331" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder Filter.gcdl" p9:Process.AssociatedIdentifier="184329" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184337" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear QPP Interleaver.gcdl" p9:Process.AssociatedIdentifier="184335" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184344" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="16-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="184342" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184350" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="64-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="184348" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184356" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="184354" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184362" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="BPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="184360" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184368" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="256-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="184366" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184374" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Path Metric Computation.gcdl" p9:Process.AssociatedIdentifier="184372" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184380" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Traceback Memory.gcdl" p9:Process.AssociatedIdentifier="184378" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184386" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State.gcdl" p9:Process.AssociatedIdentifier="184384" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184392" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Traceback Calculation.gcdl" p9:Process.AssociatedIdentifier="184390" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184398" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Bit Reordering.gcdl" p9:Process.AssociatedIdentifier="184396" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184404" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Combine Traceback Output.gcdl" p9:Process.AssociatedIdentifier="184402" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184410" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi LTE Branch Metric Computation.gcdl" p9:Process.AssociatedIdentifier="184408" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184416" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi 802.11 Branch Metric Computation.gcdl" p9:Process.AssociatedIdentifier="184414" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184422" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x35 +-AxB +-CxD.gcdl" p9:Process.AssociatedIdentifier="184420" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184428" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher State Machine.gcdl" p9:Process.AssociatedIdentifier="184426" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184434" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher Circular Buffer.gcdl" p9:Process.AssociatedIdentifier="184432" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184440" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x16 Linear Interpolation.gcdl" p9:Process.AssociatedIdentifier="184438" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184446" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer.gcdl" p9:Process.AssociatedIdentifier="184444" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184452" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Termination Bit Extractor.gcdl" p9:Process.AssociatedIdentifier="184450" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184458" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Decoder.gcdl" p9:Process.AssociatedIdentifier="184456" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184464" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory.gcdl" p9:Process.AssociatedIdentifier="184462" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184470" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Calculate Initial Beta.gcdl" p9:Process.AssociatedIdentifier="184468" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184476" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Buffer.gcdl" p9:Process.AssociatedIdentifier="184474" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184482" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Buffer.gcdl" p9:Process.AssociatedIdentifier="184480" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184488" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder BCJR State Machine.gcdl" p9:Process.AssociatedIdentifier="184486" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184494" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Termination Bit Memory.gcdl" p9:Process.AssociatedIdentifier="184492" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184500" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Input State Machine.gcdl" p9:Process.AssociatedIdentifier="184498" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184506" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Output State Machine.gcdl" p9:Process.AssociatedIdentifier="184504" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184512" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Decoder Output Reordering.gcdl" p9:Process.AssociatedIdentifier="184510" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184518" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Positions From Cell ID.gcdl" p9:Process.AssociatedIdentifier="184516" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184524" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U32.gcdl" p9:Process.AssociatedIdentifier="184522" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184530" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Reciprocal Square Root Newtons Method.gcdl" p9:Process.AssociatedIdentifier="184528" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184536" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Left Barrel Shift U32.gcdl" p9:Process.AssociatedIdentifier="184534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184542" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Softbit Calculation One Level.gcdl" p9:Process.AssociatedIdentifier="184540" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184565" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="184563" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184571" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Compute.gcdl" p9:Process.AssociatedIdentifier="184569" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184577" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Row Index Interleaver.gcdl" p9:Process.AssociatedIdentifier="184575" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184583" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Get Code Block Size Table Index.gcdl" p9:Process.AssociatedIdentifier="184581" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184589" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation Core.gcdl" p9:Process.AssociatedIdentifier="184587" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184595" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decompress Linear QPP Interleaver Constants.gcdl" p9:Process.AssociatedIdentifier="184593" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184603" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 2x.gcdl" p9:Process.AssociatedIdentifier="184601" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184609" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 32x.gcdl" p9:Process.AssociatedIdentifier="184607" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184615" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Add Compare Select 8x.gcdl" p9:Process.AssociatedIdentifier="184613" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184621" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi LTE Constants.gcdl" p9:Process.AssociatedIdentifier="184619" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184627" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi 802.11 Constants.gcdl" p9:Process.AssociatedIdentifier="184625" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184633" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" p9:Process.AssociatedIdentifier="184631" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184639" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="184637" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184645" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit and A Priori Read Address Generator.gcdl" p9:Process.AssociatedIdentifier="184643" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184651" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Subsegment Decoder.gcdl" p9:Process.AssociatedIdentifier="184649" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184657" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="184655" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184663" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Gamma Computation without A Priori.gcdl" p9:Process.AssociatedIdentifier="184661" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184669" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Constants.gcdl" p9:Process.AssociatedIdentifier="184667" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184675" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Computation wo Normalization.gcdl" p9:Process.AssociatedIdentifier="184673" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184681" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Memory.gcdl" p9:Process.AssociatedIdentifier="184679" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184687" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Read Address Generator.gcdl" p9:Process.AssociatedIdentifier="184685" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184693" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Beta.gcdl" p9:Process.AssociatedIdentifier="184691" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184699" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Alpha.gcdl" p9:Process.AssociatedIdentifier="184697" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184705" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Window Parameter Calculation.gcdl" p9:Process.AssociatedIdentifier="184703" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184711" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Windowed QPP Interleaver.gcdl" p9:Process.AssociatedIdentifier="184709" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184717" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Crossbar.gcdl" p9:Process.AssociatedIdentifier="184715" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184723" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Crossbar.gcdl" p9:Process.AssociatedIdentifier="184721" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184729" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Hard Decision.gcdl" p9:Process.AssociatedIdentifier="184727" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184735" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U16.gcdl" p9:Process.AssociatedIdentifier="184733" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184752" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE (A+B) modulo K.gcdl" p9:Process.AssociatedIdentifier="184750" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184758" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 16x.gcdl" p9:Process.AssociatedIdentifier="184756" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184764" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Add Compare Select.gcdl" p9:Process.AssociatedIdentifier="184762" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184770" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Memory Page.gcdl" p9:Process.AssociatedIdentifier="184768" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184776" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Gamma Computation.gcdl" p9:Process.AssociatedIdentifier="184774" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184782" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Computation.gcdl" p9:Process.AssociatedIdentifier="184780" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184788" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LIFO Address Generator.gcdl" p9:Process.AssociatedIdentifier="184786" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184794" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LIFO.gcdl" p9:Process.AssociatedIdentifier="184792" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184800" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Timing Generator.gcdl" p9:Process.AssociatedIdentifier="184798" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184806" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Alpha Computation.gcdl" p9:Process.AssociatedIdentifier="184804" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184812" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LLR Computation.gcdl" p9:Process.AssociatedIdentifier="184810" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184818" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta State Computation.gcdl" p9:Process.AssociatedIdentifier="184816" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184824" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Alpha Iteration.gcdl" p9:Process.AssociatedIdentifier="184822" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184830" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Beta Page.gcdl" p9:Process.AssociatedIdentifier="184828" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184836" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation (Step Size=1).gcdl" p9:Process.AssociatedIdentifier="184834" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184842" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation (Step Size=-32).gcdl" p9:Process.AssociatedIdentifier="184840" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184848" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decompress Windowed QPP Interleaver Constants.gcdl" p9:Process.AssociatedIdentifier="184846" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184854" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U8.gcdl" p9:Process.AssociatedIdentifier="184852" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184862" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 8x.gcdl" p9:Process.AssociatedIdentifier="184860" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184868" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer BRAM.gcdl" p9:Process.AssociatedIdentifier="184866" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184874" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LLR State Computation.gcdl" p9:Process.AssociatedIdentifier="184872" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184880" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Max Star.gcdl" p9:Process.AssociatedIdentifier="184878" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184886" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Alpha State Computation.gcdl" p9:Process.AssociatedIdentifier="184884" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184892" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U4.gcdl" p9:Process.AssociatedIdentifier="184890" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184906" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 4x.gcdl" p9:Process.AssociatedIdentifier="184904" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="184912" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U2.gcdl" p9:Process.AssociatedIdentifier="184910" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="187134" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Transport Block Size from PRB Allocation.gvi" p9:Process.AssociatedIdentifier="187128" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="187138" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="187130" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="187142" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check UERS MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="187132" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="187148" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP UL TX Config Request.gvi" p9:Process.AssociatedIdentifier="187146" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="189209" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Handle DL TX Confirm.gvi" p9:Process.AssociatedIdentifier="189207" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="189217" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Dequeue Requests.gvi" p9:Process.AssociatedIdentifier="189215" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="189223" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Enque Requests.gvi" p9:Process.AssociatedIdentifier="189221" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191286" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL RX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="191284" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191292" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL RX Constellation FIFO Write.gcdl" p9:Process.AssociatedIdentifier="191290" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191298" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PUSCH RX Sample Select.gcdl" p9:Process.AssociatedIdentifier="191296" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191304" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL RX Input FIFO Read.gcdl" p9:Process.AssociatedIdentifier="191302" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191310" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate PUSCH Configuration.gcdl" p9:Process.AssociatedIdentifier="191308" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191316" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX FIFO Write.gcdl" p9:Process.AssociatedIdentifier="191314" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191322" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Store Time and Frequency Offset.gcdl" p9:Process.AssociatedIdentifier="191320" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191328" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="191326" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191334" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PUSCH TX Configuration Calculation.gcdl" p9:Process.AssociatedIdentifier="191332" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191340" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TTI Handling.gcdl" p9:Process.AssociatedIdentifier="191338" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191346" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Dynamic UL Configuration Delay.gcdl" p9:Process.AssociatedIdentifier="191344" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191353" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL Resource Demapper.gcdl" p9:Process.AssociatedIdentifier="191351" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191359" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation DMRS.gcdl" p9:Process.AssociatedIdentifier="191357" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191365" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI1 to PUSCH Parameters.gcdl" p9:Process.AssociatedIdentifier="191363" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191371" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE U64 To UL TTI Configuration.gcdl" p9:Process.AssociatedIdentifier="191369" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191377" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX Resource Mapper.gcdl" p9:Process.AssociatedIdentifier="191375" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191383" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX SRS.gcdl" p9:Process.AssociatedIdentifier="191381" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191389" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX DMRS.gcdl" p9:Process.AssociatedIdentifier="191387" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191395" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Frequency Offset Correction.gcdl" p9:Process.AssociatedIdentifier="191393" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191401" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI1 to PUSCH Encoder Parameters.gcdl" p9:Process.AssociatedIdentifier="191399" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191409" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DMRS Channel Estimation Alignment Buffer.gcdl" p9:Process.AssociatedIdentifier="191407" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191415" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL Channel Pattern Generator.gcdl" p9:Process.AssociatedIdentifier="191413" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191421" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" p9:Process.AssociatedIdentifier="191419" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191427" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping FDD UL.gcdl" p9:Process.AssociatedIdentifier="191425" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191433" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD SRS.gcdl" p9:Process.AssociatedIdentifier="191431" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191439" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD DMRS.gcdl" p9:Process.AssociatedIdentifier="191437" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191445" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 SRS.gcdl" p9:Process.AssociatedIdentifier="191443" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191451" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 DMRS.gcdl" p9:Process.AssociatedIdentifier="191449" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="191457" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL.gcdl" p9:Process.AssociatedIdentifier="191455" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="193615" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Compute Feedback Information.gvi" p9:Process.AssociatedIdentifier="193613" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="193621" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Feedback Information.gvi" p9:Process.AssociatedIdentifier="193619" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="198827" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Host UE.gvi" p9:Process.AssociatedIdentifier="195775" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="203758" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get System Model Name.gvi" p9:Process.AssociatedIdentifier="203756" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="208063" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Subframe for Transmit.gvi" p9:Process.AssociatedIdentifier="208061" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="210232" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Get Transport Session.gvi" p9:Process.AssociatedIdentifier="210230" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="212391" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Clean Up.gvi" p9:Process.AssociatedIdentifier="212389" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="214558" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Right Trim String.gvi" p9:Process.AssociatedIdentifier="214556" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="214565" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Left Trim String.gvi" p9:Process.AssociatedIdentifier="214563" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="214571" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Trim String.gvi" p9:Process.AssociatedIdentifier="214569" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="223281" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RT Parameters.gvi" p9:Process.AssociatedIdentifier="223279" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="225460" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Read Device Bandwidth.gvi" p9:Process.AssociatedIdentifier="225458" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="227666" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Generate Error Report.gvi" p9:Process.AssociatedIdentifier="227664" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="229846" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read External MAC Output.gvi" p9:Process.AssociatedIdentifier="229844" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232025" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get Socket Option.gvi" p9:Process.AssociatedIdentifier="232024" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232030" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="mkfifo.gvi" p9:Process.AssociatedIdentifier="232029" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232036" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="U32 to CFX3.13.gcdl" p9:Process.AssociatedIdentifier="232034" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232043" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX10.15 to U64.gcdl" p9:Process.AssociatedIdentifier="232040" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232049" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX4.21 to U64.gcdl" p9:Process.AssociatedIdentifier="232047" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232055" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Softbit to Signed Magnitude.gcdl" p9:Process.AssociatedIdentifier="232053" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232061" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U8 with Enable.gcdl" p9:Process.AssociatedIdentifier="232059" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232067" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Latch U32 with Reset.gcdl" p9:Process.AssociatedIdentifier="232065" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232073" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Counter U32 Dominant Increment.gcdl" p9:Process.AssociatedIdentifier="232071" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232079" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Counter U16 Dominant Increment.gcdl" p9:Process.AssociatedIdentifier="232077" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232085" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Counter U8 Dominant Increment.gcdl" p9:Process.AssociatedIdentifier="232083" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232091" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="18x25 +-AxB +-CxD.gcdl" p9:Process.AssociatedIdentifier="232089" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232097" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="18x25 Complex Multiplication.gcdl" p9:Process.AssociatedIdentifier="232095" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232103" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX3.13 to U32.gcdl" p9:Process.AssociatedIdentifier="232101" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232109" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX0.16 to U32.gcdl" p9:Process.AssociatedIdentifier="232107" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232115" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Counter U16 With Init.gcdl" p9:Process.AssociatedIdentifier="232113" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232120" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Random Unsigned.gvi" p9:Process.AssociatedIdentifier="232119" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232128" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Decoder Softbit to Signed Magnitude.gcdl" p9:Process.AssociatedIdentifier="232126" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232134" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U32 with Enable.gcdl" p9:Process.AssociatedIdentifier="232132" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="232140" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U16 with Enable.gcdl" p9:Process.AssociatedIdentifier="232138" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="236638" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Remove Timed Loop Abort Error.gvi" p9:Process.AssociatedIdentifier="236636" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="247584" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Counter U16 Dominant Increment.gvi" p9:Process.AssociatedIdentifier="247578" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="247588" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Counter U32 Dominant Increment.gvi" p9:Process.AssociatedIdentifier="247580" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="247592" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Counter U8 Dominant Increment.gvi" p9:Process.AssociatedIdentifier="247582" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="249839" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Host eNodeB.gvi" p9:Process.AssociatedIdentifier="249978" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="252229" Source="{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974" p9:Process.DiscoveryUserAlias="DRE-ELBE-CU08" xmlns:p9="http://www.ni.com/SystemDesigner/Discovery" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" p9:Process.AliasName="Real-Time Controller UE" p9:Process.AssociatedIdentifier="252579" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" p9:Process.DiscoveryUserAlias="RIO1" p9:Process.HardwareAlias="RIO1" p10:Process.AliasName="FPGA Target UE" p10:Process.AssociatedIdentifier="252580" xmlns:p10="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p9="http://www.ni.com/SystemDesigner/Discovery" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo" p9:Process.AssociatedIdentifier="252581" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF Control Command Reset" p9:Process.AssociatedIdentifier="252582" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Reset" p9:Process.AssociatedIdentifier="252583" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Locked" p9:Process.AssociatedIdentifier="252584" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DAC FIFO Reset" p9:Process.AssociatedIdentifier="252585" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Reset" p9:Process.AssociatedIdentifier="252586" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Locked" p9:Process.AssociatedIdentifier="252587" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="252588" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="252589" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="252590" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" p9:Process.AssociatedIdentifier="252591" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="252592" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="252593" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="252594" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="252595" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="252596" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="252597" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="252598" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="252599" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="252600" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data In" p9:Process.AssociatedIdentifier="252601" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Last" p9:Process.AssociatedIdentifier="252602" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data Valid" p9:Process.AssociatedIdentifier="252603" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Ready for Input" p9:Process.AssociatedIdentifier="252604" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Out" p9:Process.AssociatedIdentifier="252605" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Last" p9:Process.AssociatedIdentifier="252606" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Valid" p9:Process.AssociatedIdentifier="252607" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Ready for Output" p9:Process.AssociatedIdentifier="252608" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="252609" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="252610" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="252611" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" p9:Process.AssociatedIdentifier="252612" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="252613" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="252614" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="252615" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" p9:Process.AssociatedIdentifier="252616" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" p9:Process.AssociatedIdentifier="252617" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" p9:Process.AssociatedIdentifier="252618" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" p9:Process.AssociatedIdentifier="252619" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" p9:Process.AssociatedIdentifier="252620" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" p9:Process.AssociatedIdentifier="252621" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data In" p9:Process.AssociatedIdentifier="252622" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Last" p9:Process.AssociatedIdentifier="252623" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data Valid" p9:Process.AssociatedIdentifier="252624" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Ready for Input" p9:Process.AssociatedIdentifier="252625" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Out" p9:Process.AssociatedIdentifier="252626" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Last" p9:Process.AssociatedIdentifier="252627" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Valid" p9:Process.AssociatedIdentifier="252628" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Ready for Output" p9:Process.AssociatedIdentifier="252629" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DRAM Ready" p9:Process.AssociatedIdentifier="252630" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data In" p9:Process.AssociatedIdentifier="252631" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data Out" p9:Process.AssociatedIdentifier="252632" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Address" p9:Process.AssociatedIdentifier="252633" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Select" p9:Process.AssociatedIdentifier="252634" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Write Enable" p9:Process.AssociatedIdentifier="252635" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Cycle Enable" p9:Process.AssociatedIdentifier="252636" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Strobe" p9:Process.AssociatedIdentifier="252637" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Acknowledge" p9:Process.AssociatedIdentifier="252638" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Reset" p9:Process.AssociatedIdentifier="252639" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Clock Chip Locked" p9:Process.AssociatedIdentifier="252640" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Reference Clock" p9:Process.AssociatedIdentifier="252641" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Locked" p9:Process.AssociatedIdentifier="252642" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS PPS" p9:Process.AssociatedIdentifier="252643" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In" p9:Process.AssociatedIdentifier="252644" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Valid" p9:Process.AssociatedIdentifier="252645" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Ready For Input" p9:Process.AssociatedIdentifier="252646" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out" p9:Process.AssociatedIdentifier="252647" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Valid" p9:Process.AssociatedIdentifier="252648" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Ready For Output" p9:Process.AssociatedIdentifier="252649" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA" p9:Process.AssociatedIdentifier="252650" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Valid" p9:Process.AssociatedIdentifier="252651" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Ready For Input" p9:Process.AssociatedIdentifier="252652" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig In" p9:Process.AssociatedIdentifier="252653" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig Out" p9:Process.AssociatedIdentifier="252654" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/TX1 RX1" p9:Process.AssociatedIdentifier="252655" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/RX2" p9:Process.AssociatedIdentifier="252656" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/REF" p9:Process.AssociatedIdentifier="252657" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/PPS" p9:Process.AssociatedIdentifier="252658" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/GPS" p9:Process.AssociatedIdentifier="252659" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/LINK" p9:Process.AssociatedIdentifier="252660" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/TX1 RX1" p9:Process.AssociatedIdentifier="252661" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/RX2" p9:Process.AssociatedIdentifier="252662" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 0" p9:Process.AssociatedIdentifier="252663" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 1" p9:Process.AssociatedIdentifier="252664" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 2" p9:Process.AssociatedIdentifier="252665" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 3" p9:Process.AssociatedIdentifier="252666" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 4" p9:Process.AssociatedIdentifier="252667" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 5" p9:Process.AssociatedIdentifier="252668" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 6" p9:Process.AssociatedIdentifier="252669" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 7" p9:Process.AssociatedIdentifier="252670" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 8" p9:Process.AssociatedIdentifier="252671" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 9" p9:Process.AssociatedIdentifier="252672" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 10" p9:Process.AssociatedIdentifier="252673" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 11" p9:Process.AssociatedIdentifier="252674" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ReliableClkIn" p9:Process.AssociatedIdentifier="252675" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BusClk" p9:Process.AssociatedIdentifier="252676" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DmaClk" p9:Process.AssociatedIdentifier="252677" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RioClk40" p9:Process.AssociatedIdentifier="252678" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk" p9:Process.AssociatedIdentifier="252679" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk2x" p9:Process.AssociatedIdentifier="252680" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk3x" p9:Process.AssociatedIdentifier="252681" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramUserClk" p9:Process.AssociatedIdentifier="252682" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/Dram0ClkUser" p9:Process.AssociatedIdentifier="252683" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/SCL" p9:Process.AssociatedIdentifier="252684" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ImplicitHardwareSubtarget" p9:Process.AssociatedIdentifier="252685" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_p" p9:Process.AssociatedIdentifier="252686" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_n" p9:Process.AssociatedIdentifier="252687" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_p" p9:Process.AssociatedIdentifier="252688" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_n" p9:Process.AssociatedIdentifier="252689" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_p" p9:Process.AssociatedIdentifier="252690" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_n" p9:Process.AssociatedIdentifier="252691" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_p" p9:Process.AssociatedIdentifier="252692" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_n" p9:Process.AssociatedIdentifier="252693" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Fault" p9:Process.AssociatedIdentifier="252694" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Disable" p9:Process.AssociatedIdentifier="252695" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS0" p9:Process.AssociatedIdentifier="252696" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS1" p9:Process.AssociatedIdentifier="252697" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Mod_ABS" p9:Process.AssociatedIdentifier="252698" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SCL" p9:Process.AssociatedIdentifier="252699" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SDA" p9:Process.AssociatedIdentifier="252700" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Rx_LOS" p9:Process.AssociatedIdentifier="252701" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Fault" p9:Process.AssociatedIdentifier="252702" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Disable" p9:Process.AssociatedIdentifier="252703" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS0" p9:Process.AssociatedIdentifier="252704" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS1" p9:Process.AssociatedIdentifier="252705" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Mod_ABS" p9:Process.AssociatedIdentifier="252706" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SCL" p9:Process.AssociatedIdentifier="252707" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SDA" p9:Process.AssociatedIdentifier="252708" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Rx_LOS" p9:Process.AssociatedIdentifier="252709" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_p" p9:Process.AssociatedIdentifier="252710" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_n" p9:Process.AssociatedIdentifier="252711" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_p" p9:Process.AssociatedIdentifier="252712" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_n" p9:Process.AssociatedIdentifier="252713" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_p" p9:Process.AssociatedIdentifier="252714" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_n" p9:Process.AssociatedIdentifier="252715" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_p" p9:Process.AssociatedIdentifier="252716" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_n" p9:Process.AssociatedIdentifier="252717" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Present" p9:Process.AssociatedIdentifier="252718" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Present" p9:Process.AssociatedIdentifier="252719" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Active" p9:Process.AssociatedIdentifier="252720" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Active" p9:Process.AssociatedIdentifier="252721" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/SocketClk40" p9:Process.AssociatedIdentifier="252722" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0" p9:Process.AssociatedIdentifier="252723" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoFull" p9:Process.AssociatedIdentifier="252724" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoFull" p9:Process.AssociatedIdentifier="252725" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdDataValid" p9:Process.AssociatedIdentifier="252726" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoWrEn" p9:Process.AssociatedIdentifier="252727" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoWrEn" p9:Process.AssociatedIdentifier="252728" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoAddr" p9:Process.AssociatedIdentifier="252729" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoCmd" p9:Process.AssociatedIdentifier="252730" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdFifoDataOut" p9:Process.AssociatedIdentifier="252731" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoDataIn" p9:Process.AssociatedIdentifier="252732" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoMaskData" p9:Process.AssociatedIdentifier="252733" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0PhyInitDone" p9:Process.AssociatedIdentifier="252734" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/Dram0ClkUser" p9:Process.AliasName="Dram0ClkUser_2" p9:Process.AssociatedIdentifier="252735" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253587" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Unbundle Session.gvi" p9:Process.AssociatedIdentifier="253513" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253591" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Write Pipe.gvi" p9:Process.AssociatedIdentifier="253515" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253595" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Read Pipe.gvi" p9:Process.AssociatedIdentifier="253516" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253599" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Write.gvi" p9:Process.AssociatedIdentifier="253517" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253603" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Read.gvi" p9:Process.AssociatedIdentifier="253518" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253607" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Generate Error Report.gvi" p9:Process.AssociatedIdentifier="253519" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253611" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Collect DL Status Info.gvi" p9:Process.AssociatedIdentifier="253520" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253615" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read PDSCH Decoder Status.gvi" p9:Process.AssociatedIdentifier="253521" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253619" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Apply AGC Output.gvi" p9:Process.AssociatedIdentifier="253522" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253623" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read TX BB Power.gvi" p9:Process.AssociatedIdentifier="253523" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253627" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Power Calibration Offset.gvi" p9:Process.AssociatedIdentifier="253524" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253631" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read DL BB Power and sync status.gvi" p9:Process.AssociatedIdentifier="253525" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253635" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Get ADC and IFFT Status.gvi" p9:Process.AssociatedIdentifier="253526" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253639" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Control Power Gain.gvi" p9:Process.AssociatedIdentifier="253527" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253643" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate DL Throughput and BLER.gvi" p9:Process.AssociatedIdentifier="253528" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253647" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read External MAC Output.gvi" p9:Process.AssociatedIdentifier="253529" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253651" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Configure RF Timing Offset.gvi" p9:Process.AssociatedIdentifier="253530" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253655" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read RX and TX Spectrum.gvi" p9:Process.AssociatedIdentifier="253531" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253659" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read Channel Estimates.gvi" p9:Process.AssociatedIdentifier="253532" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253663" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read Constellation Data.gvi" p9:Process.AssociatedIdentifier="253533" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253667" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read PDCCH Data.gvi" p9:Process.AssociatedIdentifier="253534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253671" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send UDP Data.gvi" p9:Process.AssociatedIdentifier="253537" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253675" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Timing Indication.gvi" p9:Process.AssociatedIdentifier="253538" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253679" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive UDP Data.gvi" p9:Process.AssociatedIdentifier="253539" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253683" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Remove Timed Loop Abort Error.gvi" p9:Process.AssociatedIdentifier="253540" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253687" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC PDU Disassembly.gvi" p9:Process.AssociatedIdentifier="253541" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253691" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive RX Indication.gvi" p9:Process.AssociatedIdentifier="253542" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253695" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Handle DL TX Confirm.gvi" p9:Process.AssociatedIdentifier="253543" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253699" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode General Message Header.gvi" p9:Process.AssociatedIdentifier="253544" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253703" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receice PDSCH Decoding Status.gvi" p9:Process.AssociatedIdentifier="253545" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253707" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL RX Indication.gvi" p9:Process.AssociatedIdentifier="253546" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253711" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive PDSCH MAC PDU.gvi" p9:Process.AssociatedIdentifier="253547" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253715" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PDSCH Channel Decoder Status from U32.gvi" p9:Process.AssociatedIdentifier="253548" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253719" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get and Hold Maximum.gvi" p9:Process.AssociatedIdentifier="253549" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253723" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL Tx Payload.gvi" p9:Process.AssociatedIdentifier="253550" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253727" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL TX Configuration.gvi" p9:Process.AssociatedIdentifier="253551" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253731" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY TX Request Confirm Handler.gvi" p9:Process.AssociatedIdentifier="253552" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253735" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Read From Transport.gvi" p9:Process.AssociatedIdentifier="253553" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253739" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MCS Regulation.gvi" p9:Process.AssociatedIdentifier="253554" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253743" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Enque Requests.gvi" p9:Process.AssociatedIdentifier="253555" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253747" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC PDU Assembly.gvi" p9:Process.AssociatedIdentifier="253556" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253751" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Prepare Tx Config.gvi" p9:Process.AssociatedIdentifier="253557" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253755" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY TX Request Confirm Abstraction.gvi" p9:Process.AssociatedIdentifier="253559" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253759" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Subframe for Transmit.gvi" p9:Process.AssociatedIdentifier="253560" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253763" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive Timing Indication.gvi" p9:Process.AssociatedIdentifier="253561" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253767" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport.gvi" p9:Process.AssociatedIdentifier="253562" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253771" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic DL RX Configuration.gvi" p9:Process.AssociatedIdentifier="253563" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253775" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Timing Indication RT.gvi" p9:Process.AssociatedIdentifier="253564" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253779" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Counter U16 Dominant Increment.gvi" p9:Process.AssociatedIdentifier="253565" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253783" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Get Transport Session.gvi" p9:Process.AssociatedIdentifier="253567" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253787" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Send To Transport.gvi" p9:Process.AssociatedIdentifier="253568" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253791" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get Time.gvi" p9:Process.AssociatedIdentifier="253569" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253795" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP Timing Indication.gvi" p9:Process.AssociatedIdentifier="253570" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253799" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE TTI Counter to SFN and TTI.gvi" p9:Process.AssociatedIdentifier="253571" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253803" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL Host Cleanup.gvi" p9:Process.AssociatedIdentifier="253572" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253807" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL Host Initialization.gvi" p9:Process.AssociatedIdentifier="253573" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253811" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Stop On Error.gvi" p9:Process.AssociatedIdentifier="253574" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253815" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Stop.gvi" p9:Process.AssociatedIdentifier="253575" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253819" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Determine Configuration Trigger.gvi" p9:Process.AssociatedIdentifier="253576" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253823" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL Loopback.gvi" p9:Process.AssociatedIdentifier="253577" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253827" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL RX Baseband.gvi" p9:Process.AssociatedIdentifier="253578" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253831" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RX.gvi" p9:Process.AssociatedIdentifier="253579" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253835" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable DL RX.gvi" p9:Process.AssociatedIdentifier="253580" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253839" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check Stop.gvi" p9:Process.AssociatedIdentifier="253581" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253843" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup TX.gvi" p9:Process.AssociatedIdentifier="253582" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253847" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL TX Baseband.gvi" p9:Process.AssociatedIdentifier="253583" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253851" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check UDP Port In Use.gvi" p9:Process.AssociatedIdentifier="253584" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253855" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup DL TX Set Active.gvi" p9:Process.AssociatedIdentifier="253585" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253859" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable DL TX.gvi" p9:Process.AssociatedIdentifier="253586" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253872" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="write.gvi" p9:Process.AssociatedIdentifier="253871" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253877" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="read.gvi" p9:Process.AssociatedIdentifier="253876" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253882" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="timerfd_settime.gvi" p9:Process.AssociatedIdentifier="253881" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253887" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_wait.gvi" p9:Process.AssociatedIdentifier="253886" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253899" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Convert Errno to LabVIEW Error.gvi" p9:Process.AssociatedIdentifier="253898" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253904" Source="{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary]Process.DllLibrary" p9:Process.AliasName="system calls.sli" p9:Process.AssociatedIdentifier="253903" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="253966" Source="{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource" p9:Process.AliasName="LTE AFW Resources.grsc" p9:Process.AssociatedIdentifier="253970" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256803" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE USRP Calculate Level From Gain.gvi" p9:Process.AssociatedIdentifier="256802" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256809" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate RX Power Spectrum.gvi" p9:Process.AssociatedIdentifier="256808" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256814" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate TX Power Spectrum.gvi" p9:Process.AssociatedIdentifier="256813" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256819" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read RX Data.gvi" p9:Process.AssociatedIdentifier="256818" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256824" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Read TX Data.gvi" p9:Process.AssociatedIdentifier="256823" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256829" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Channel Estimates.gvi" p9:Process.AssociatedIdentifier="256828" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256834" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate SNR.gvi" p9:Process.AssociatedIdentifier="256833" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256839" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE U64 to Channel Estimates.gvi" p9:Process.AssociatedIdentifier="256838" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256844" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE U32 to CDB.gvi" p9:Process.AssociatedIdentifier="256843" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256849" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Extract Received DCI.gvi" p9:Process.AssociatedIdentifier="256848" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256854" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Extract Packet.gvi" p9:Process.AssociatedIdentifier="256853" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256859" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Extract Payload.gvi" p9:Process.AssociatedIdentifier="256858" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256865" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Message ID Location Field.gvi" p9:Process.AssociatedIdentifier="256864" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256870" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Message Header.gvi" p9:Process.AssociatedIdentifier="256869" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256875" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Message ID.gvi" p9:Process.AssociatedIdentifier="256874" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256880" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL RX Indication.gvi" p9:Process.AssociatedIdentifier="256879" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256885" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP UL RX Indication.gvi" p9:Process.AssociatedIdentifier="256884" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256891" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Map Message Location Field.gvi" p9:Process.AssociatedIdentifier="256890" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256898" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL TX Confirm Count.gvi" p9:Process.AssociatedIdentifier="256897" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256903" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Dequeue Requests.gvi" p9:Process.AssociatedIdentifier="256902" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256908" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE PHY Receive PHY Confirm.gvi" p9:Process.AssociatedIdentifier="256907" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256914" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Message Body Length.gvi" p9:Process.AssociatedIdentifier="256913" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256919" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode General Message Header.gvi" p9:Process.AssociatedIdentifier="256918" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256924" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="256923" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256929" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode Sub Message Header.gvi" p9:Process.AssociatedIdentifier="256928" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256934" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SFN TTI Index.gvi" p9:Process.AssociatedIdentifier="256933" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256939" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL TX Config Request.gvi" p9:Process.AssociatedIdentifier="256938" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256944" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="256943" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256949" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP Map Config.gvi" p9:Process.AssociatedIdentifier="256948" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256954" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP UL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="256953" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256959" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP Confirm Message.gvi" p9:Process.AssociatedIdentifier="256958" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256972" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL TX Config Request.gvi" p9:Process.AssociatedIdentifier="256971" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256977" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="256976" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256982" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP UL TX Payload Request.gvi" p9:Process.AssociatedIdentifier="256981" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256990" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL TTI Configuration To U64.gvi" p9:Process.AssociatedIdentifier="256989" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="256995" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Clean Up.gvi" p9:Process.AssociatedIdentifier="256994" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257002" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RF.gvi" p9:Process.AssociatedIdentifier="257001" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257007" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Abort Receive Stream.gvi" p9:Process.AssociatedIdentifier="257006" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257012" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable Frontend.gvi" p9:Process.AssociatedIdentifier="257011" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257017" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Compute TX Trigger Offset.gvi" p9:Process.AssociatedIdentifier="257016" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257024" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Compute Feedback Information.gvi" p9:Process.AssociatedIdentifier="257023" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257029" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Disable UL TX.gvi" p9:Process.AssociatedIdentifier="257028" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257034" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE MAC Prepare UL Tx Config.gvi" p9:Process.AssociatedIdentifier="257033" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257039" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Receive Feedback Information.gvi" p9:Process.AssociatedIdentifier="257038" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257044" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic UL Configuration.gvi" p9:Process.AssociatedIdentifier="257043" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257049" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Dynamic UL Tx Payload.gvi" p9:Process.AssociatedIdentifier="257048" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257054" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Send Feedback Information.gvi" p9:Process.AssociatedIdentifier="257053" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257059" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup UL TX Baseband.gvi" p9:Process.AssociatedIdentifier="257058" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257064" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup UL TX Set Active.gvi" p9:Process.AssociatedIdentifier="257063" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257069" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UE Host Cleanup.gvi" p9:Process.AssociatedIdentifier="257068" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257074" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UE Host Initialization.gvi" p9:Process.AssociatedIdentifier="257073" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257163" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Search U8 array.gvi" p9:Process.AssociatedIdentifier="257162" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257169" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Check Header and CRC.gvi" p9:Process.AssociatedIdentifier="257168" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257174" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="DTP Header.gvi" p9:Process.AssociatedIdentifier="257173" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257180" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DL RX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="257179" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257185" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UL TX FIFO Initialization.gvi" p9:Process.AssociatedIdentifier="257184" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257190" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Set Socket Option.gvi" p9:Process.AssociatedIdentifier="257189" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257196" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Stop Notifier.gvi" p9:Process.AssociatedIdentifier="257195" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257201" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check USRP Data Clock Rate and Bandwidth.gvi" p9:Process.AssociatedIdentifier="257200" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257206" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Setup RT Parameters.gvi" p9:Process.AssociatedIdentifier="257205" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257211" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Read Device Bandwidth.gvi" p9:Process.AssociatedIdentifier="257210" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257219" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Init.gvi" p9:Process.AssociatedIdentifier="257218" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257224" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Get System Model Name.gvi" p9:Process.AssociatedIdentifier="257223" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257256" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Create Sessions.gvi" p9:Process.AssociatedIdentifier="257255" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257261" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Open Readers.gvi" p9:Process.AssociatedIdentifier="257260" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257266" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Trim String.gvi" p9:Process.AssociatedIdentifier="257265" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257271" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Open Writers.gvi" p9:Process.AssociatedIdentifier="257270" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257309" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Right Trim String.gvi" p9:Process.AssociatedIdentifier="257308" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257314" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Left Trim String.gvi" p9:Process.AssociatedIdentifier="257313" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257320" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Open Pipe Reader.gvi" p9:Process.AssociatedIdentifier="257319" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257325" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Constants.gvi" p9:Process.AssociatedIdentifier="257324" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257332" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Open Pipe Writer.gvi" p9:Process.AssociatedIdentifier="257331" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257337" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create FIFO.gvi" p9:Process.AssociatedIdentifier="257336" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257355" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="open.gvi" p9:Process.AssociatedIdentifier="257354" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257360" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_create.gvi" p9:Process.AssociatedIdentifier="257359" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257365" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="timerfd_create.gvi" p9:Process.AssociatedIdentifier="257364" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257370" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="epoll_ctl.gvi" p9:Process.AssociatedIdentifier="257369" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257375" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Set Pipe Size.gvi" p9:Process.AssociatedIdentifier="257374" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257381" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="unlink.gvi" p9:Process.AssociatedIdentifier="257380" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257386" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Clear Errno.gvi" p9:Process.AssociatedIdentifier="257385" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257485" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="257484" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257490" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode Sub Message Header.gvi" p9:Process.AssociatedIdentifier="257489" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257495" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL TX Confirm Messages.gvi" p9:Process.AssociatedIdentifier="257494" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257500" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="257499" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257505" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP ULSCH MAC PDU RX.gvi" p9:Process.AssociatedIdentifier="257504" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257510" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE UL TTI Configuration To U64.gvi" p9:Process.AssociatedIdentifier="257509" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257515" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Transport Delete.gvi" p9:Process.AssociatedIdentifier="257514" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257520" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH MAC PDU RX.gvi" p9:Process.AssociatedIdentifier="257519" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257525" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="257524" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257530" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="257529" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257535" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="257534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257540" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="257539" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257545" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="257544" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257550" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="257549" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257555" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Initiate Stream.gvi" p9:Process.AssociatedIdentifier="257554" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257560" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Level).gvi" p9:Process.AssociatedIdentifier="257559" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257565" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Gain).gvi" p9:Process.AssociatedIdentifier="257564" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257570" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE DCI Interpreter DCI1x.gvi" p9:Process.AssociatedIdentifier="257569" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257576" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DCI Config DL Grant.gvi" p9:Process.AssociatedIdentifier="257575" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257581" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DLSCH Config.gvi" p9:Process.AssociatedIdentifier="257580" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257586" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Encode PHY SAP DCI Config UL Grant.gvi" p9:Process.AssociatedIdentifier="257585" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257591" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP DLSCH MAC PDU TX.gvi" p9:Process.AssociatedIdentifier="257590" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257596" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check DL MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="257595" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257601" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Decode PHY SAP ULSCH MAC PDU TX.gvi" p9:Process.AssociatedIdentifier="257600" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257606" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Subframe SNR.gvi" p9:Process.AssociatedIdentifier="257605" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257611" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SAP Sub Header.gvi" p9:Process.AssociatedIdentifier="257610" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257616" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Transport Block Size from PRB Allocation.gvi" p9:Process.AssociatedIdentifier="257615" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257621" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Delete FIFO.gvi" p9:Process.AssociatedIdentifier="257620" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257627" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Close Pipe Writer.gvi" p9:Process.AssociatedIdentifier="257626" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257632" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Close Pipe Reader.gvi" p9:Process.AssociatedIdentifier="257631" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257637" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check MCS.gvi" p9:Process.AssociatedIdentifier="257636" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257642" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check CCE Offset.gvi" p9:Process.AssociatedIdentifier="257641" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257647" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Signal (Common).gvi" p9:Process.AssociatedIdentifier="257646" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257656" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check UERS MAC PDU Size.gvi" p9:Process.AssociatedIdentifier="257655" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257661" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Transport Block Size.gvi" p9:Process.AssociatedIdentifier="257660" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257666" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Map Raw SNR to Unbiased Estimates.gvi" p9:Process.AssociatedIdentifier="257665" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257671" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Calculate Signal and Noise Power.gvi" p9:Process.AssociatedIdentifier="257670" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257676" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check SFN TTI Index Range.gvi" p9:Process.AssociatedIdentifier="257675" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257681" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Number Sub Messages.gvi" p9:Process.AssociatedIdentifier="257680" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257686" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LTE Check Confirm Mode.gvi" p9:Process.AssociatedIdentifier="257685" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257691" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="close.gvi" p9:Process.AssociatedIdentifier="257690" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257701" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Calculate Sample Rate.gvi" p9:Process.AssociatedIdentifier="257700" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257706" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Frequency.gvi" p9:Process.AssociatedIdentifier="257705" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="257731" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Configure Frequency Shift.gvi" p9:Process.AssociatedIdentifier="257730" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="258016" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Abort Stream.gvi" p9:Process.AssociatedIdentifier="258015" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="258022" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Check Stream Status.gvi" p9:Process.AssociatedIdentifier="258021" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264439" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Registers.gcdl" p9:Process.AssociatedIdentifier="264437" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264445" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="read completion from typedef.gcdl" p9:Process.AssociatedIdentifier="264443" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264451" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="reg.host read.data to typedef.gcdl" p9:Process.AssociatedIdentifier="264449" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264457" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="register instruction to typedef.gcdl" p9:Process.AssociatedIdentifier="264455" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264464" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="Create Resources.gvi" p9:Process.AssociatedIdentifier="264462" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264470" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Sync Top.gcdl" p9:Process.AssociatedIdentifier="264468" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264476" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 1.15 T2H.gcdl" p9:Process.AssociatedIdentifier="264474" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264482" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="264480" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264488" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimates to U64.gcdl" p9:Process.AssociatedIdentifier="264486" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264494" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH RX Top.gcdl" p9:Process.AssociatedIdentifier="264492" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264500" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U64 T2H.gcdl" p9:Process.AssociatedIdentifier="264498" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264506" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U32 T2H.gcdl" p9:Process.AssociatedIdentifier="264504" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264512" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Constellation FIFO Write.gcdl" p9:Process.AssociatedIdentifier="264510" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264518" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH RX Bit Processing.gcdl" p9:Process.AssociatedIdentifier="264516" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264524" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH RX Sample Select.gcdl" p9:Process.AssociatedIdentifier="264522" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264530" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Sync Build Configuration.gcdl" p9:Process.AssociatedIdentifier="264528" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264536" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX PXSCH Host Interface.gcdl" p9:Process.AssociatedIdentifier="264534" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264542" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Sync Write Status Registers.gcdl" p9:Process.AssociatedIdentifier="264540" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264548" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="U32 to CFX1.15.gcdl" p9:Process.AssociatedIdentifier="264546" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264554" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Get PDSCH Dynamic Configuration.gcdl" p9:Process.AssociatedIdentifier="264552" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264560" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL IQ Sample Buffer.gcdl" p9:Process.AssociatedIdentifier="264558" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264566" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH TX Bit Processing.gcdl" p9:Process.AssociatedIdentifier="264564" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264572" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Store Time and Frequency Offset.gcdl" p9:Process.AssociatedIdentifier="264570" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264578" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX IQ Processing.gcdl" p9:Process.AssociatedIdentifier="264576" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264584" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Trigger.gcdl" p9:Process.AssociatedIdentifier="264582" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264590" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE MAC TX.gcdl" p9:Process.AssociatedIdentifier="264588" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264596" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PUSCH TX Configuration Calculation.gcdl" p9:Process.AssociatedIdentifier="264594" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264602" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX FIFO Write.gcdl" p9:Process.AssociatedIdentifier="264600" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264608" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U32.gcdl" p9:Process.AssociatedIdentifier="264606" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264614" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TTI Handling.gcdl" p9:Process.AssociatedIdentifier="264612" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264620" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Dynamic UL Configuration Delay.gcdl" p9:Process.AssociatedIdentifier="264618" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264626" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RF TX Trigger Generator.gcdl" p9:Process.AssociatedIdentifier="264624" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264632" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE USRP Stream TX Top.gcdl" p9:Process.AssociatedIdentifier="264630" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264638" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE USRP Stream RX Top.gcdl" p9:Process.AssociatedIdentifier="264636" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264648" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="LEDs.gvi" p9:Process.AssociatedIdentifier="264646" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264653" Source="{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource]Process.GResource" p9:Process.AliasName="niInstr Register Bus v0.grsc" p9:Process.AssociatedIdentifier="264652" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264673" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Autocorrelation.gcdl" p9:Process.AssociatedIdentifier="264671" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264679" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decimate 16.gcdl" p9:Process.AssociatedIdentifier="264677" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264685" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Cross Correlation.gcdl" p9:Process.AssociatedIdentifier="264683" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264691" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Detection Cross Correlation.gcdl" p9:Process.AssociatedIdentifier="264689" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264697" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO Estimation.gcdl" p9:Process.AssociatedIdentifier="264695" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264703" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Align Frame.gcdl" p9:Process.AssociatedIdentifier="264701" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264709" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Validation TDD.gcdl" p9:Process.AssociatedIdentifier="264707" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264715" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Adjust Timing.gcdl" p9:Process.AssociatedIdentifier="264713" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264721" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CFO Compensation Frequency Shift.gcdl" p9:Process.AssociatedIdentifier="264719" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264727" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Peak Detection Autocorrelation.gcdl" p9:Process.AssociatedIdentifier="264725" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264733" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Power Measurement.gcdl" p9:Process.AssociatedIdentifier="264731" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264739" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CP Removal.gcdl" p9:Process.AssociatedIdentifier="264737" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264745" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Generate Symbol Start.gcdl" p9:Process.AssociatedIdentifier="264743" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264751" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Overwrite Timing By Trigger.gcdl" p9:Process.AssociatedIdentifier="264749" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264757" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Sync Reset Generation.gcdl" p9:Process.AssociatedIdentifier="264755" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264763" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 2.14 T2H.gcdl" p9:Process.AssociatedIdentifier="264761" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264769" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH LLR Demapper Descrambler.gcdl" p9:Process.AssociatedIdentifier="264767" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264775" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder.gcdl" p9:Process.AssociatedIdentifier="264773" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264781" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xilinx FFT.gcdl" p9:Process.AssociatedIdentifier="264779" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264787" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL Resource Demapper.gcdl" p9:Process.AssociatedIdentifier="264785" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264793" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Equalizer.gcdl" p9:Process.AssociatedIdentifier="264791" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264799" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation CRS.gcdl" p9:Process.AssociatedIdentifier="264797" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264805" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation UERS.gcdl" p9:Process.AssociatedIdentifier="264803" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264811" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Cell ID modulo 6.gcdl" p9:Process.AssociatedIdentifier="264809" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264818" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder Status to U64.gcdl" p9:Process.AssociatedIdentifier="264816" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264824" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write U8 T2H.gcdl" p9:Process.AssociatedIdentifier="264822" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264830" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Resource Demapper PDSCH.gcdl" p9:Process.AssociatedIdentifier="264828" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264836" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH FIFO Control.gcdl" p9:Process.AssociatedIdentifier="264834" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264842" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH RX Configuration to PXSCH Params.gcdl" p9:Process.AssociatedIdentifier="264840" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264848" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL RX Extract PDSCH Sample.gcdl" p9:Process.AssociatedIdentifier="264846" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264854" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX1.15 to U32.gcdl" p9:Process.AssociatedIdentifier="264852" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264860" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Throttle Control.gcdl" p9:Process.AssociatedIdentifier="264858" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264866" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FIFO Write CFX 1.15 TS.gcdl" p9:Process.AssociatedIdentifier="264864" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264873" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Symbol Start Generator.gcdl" p9:Process.AssociatedIdentifier="264871" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264879" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH DCI Decoder.gcdl" p9:Process.AssociatedIdentifier="264877" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264885" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH DCI Interpreter.gcdl" p9:Process.AssociatedIdentifier="264883" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264891" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH LLR Demap Descrambler.gcdl" p9:Process.AssociatedIdentifier="264889" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264897" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Deserializer Scrambler Modulator.gcdl" p9:Process.AssociatedIdentifier="264895" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264903" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH RB Allocation Delay.gcdl" p9:Process.AssociatedIdentifier="264901" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264909" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Trigger Delay 10x.gcdl" p9:Process.AssociatedIdentifier="264907" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264915" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Channel Encoder.gcdl" p9:Process.AssociatedIdentifier="264913" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264921" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Insertion.gcdl" p9:Process.AssociatedIdentifier="264919" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264927" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX Resource Mapper.gcdl" p9:Process.AssociatedIdentifier="264925" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264933" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX SRS.gcdl" p9:Process.AssociatedIdentifier="264931" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264939" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX DMRS.gcdl" p9:Process.AssociatedIdentifier="264937" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264945" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xilinx IFFT.gcdl" p9:Process.AssociatedIdentifier="264943" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264951" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CP Insertion.gcdl" p9:Process.AssociatedIdentifier="264949" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264957" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate CP Length.gcdl" p9:Process.AssociatedIdentifier="264955" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264963" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Frequency Offset Correction.gcdl" p9:Process.AssociatedIdentifier="264961" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264969" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="CFX2.14 to U32.gcdl" p9:Process.AssociatedIdentifier="264967" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264975" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="U32 to CFX2.14.gcdl" p9:Process.AssociatedIdentifier="264973" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264981" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL TX TDD5 Select Subframe.gcdl" p9:Process.AssociatedIdentifier="264979" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264987" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL TX TDD5 Select Subframe.gcdl" p9:Process.AssociatedIdentifier="264985" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264993" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI1 to PUSCH Encoder Parameters.gcdl" p9:Process.AssociatedIdentifier="264991" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="264999" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Create TX Frame Start Trigger.gcdl" p9:Process.AssociatedIdentifier="264997" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265005" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Index Generator.gcdl" p9:Process.AssociatedIdentifier="265003" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265011" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDCCH PDSCH Trigger.gcdl" p9:Process.AssociatedIdentifier="265009" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265017" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE U64 To UL TTI Configuration.gcdl" p9:Process.AssociatedIdentifier="265015" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265023" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Mark Valid.gcdl" p9:Process.AssociatedIdentifier="265021" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265029" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE U64 To DL TTI Configuration.gcdl" p9:Process.AssociatedIdentifier="265027" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265035" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U8.gcdl" p9:Process.AssociatedIdentifier="265033" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265041" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LED color to U8.gcdl" p9:Process.AssociatedIdentifier="265039" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265047" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Output Stream Control.gcdl" p9:Process.AssociatedIdentifier="265045" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265053" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DUC (Multi-Channel).gcdl" p9:Process.AssociatedIdentifier="265051" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265060" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="IQ data to typedef.gcdl" p9:Process.AssociatedIdentifier="265058" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265066" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Mini MAC TX.gcdl" p9:Process.AssociatedIdentifier="265064" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265073" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Input Stream Control.gcdl" p9:Process.AssociatedIdentifier="265071" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265080" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DDC (Multi-Channel).gcdl" p9:Process.AssociatedIdentifier="265078" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265086" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Align Trigger Signal.gcdl" p9:Process.AssociatedIdentifier="265084" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265092" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Check ADC Value Clipping.gcdl" p9:Process.AssociatedIdentifier="265090" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265104" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="read completion to typedef.gcdl" p9:Process.AssociatedIdentifier="265102" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265110" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="trigger event to U8.gcdl" p9:Process.AssociatedIdentifier="265108" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265119" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 16 Bit.gcdl" p9:Process.AssociatedIdentifier="265117" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265125" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 31 Bit.gcdl" p9:Process.AssociatedIdentifier="265123" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265131" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Delay Input.gcdl" p9:Process.AssociatedIdentifier="265129" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265137" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PSS Cell ID modulo 3.gcdl" p9:Process.AssociatedIdentifier="265135" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265143" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 0.gcdl" p9:Process.AssociatedIdentifier="265141" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265149" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 2.gcdl" p9:Process.AssociatedIdentifier="265147" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265155" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE IFO 1.gcdl" p9:Process.AssociatedIdentifier="265153" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265161" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Magnitude 24 Bit.gcdl" p9:Process.AssociatedIdentifier="265159" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265167" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U16.gcdl" p9:Process.AssociatedIdentifier="265165" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265174" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Indexer U32.gcdl" p9:Process.AssociatedIdentifier="265172" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265181" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Mean OFDM Symbol Power.gcdl" p9:Process.AssociatedIdentifier="265179" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265187" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Maximum Power per Slot.gcdl" p9:Process.AssociatedIdentifier="265185" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265193" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Maximum Power per RF.gcdl" p9:Process.AssociatedIdentifier="265191" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265199" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE LLR Demapper.gcdl" p9:Process.AssociatedIdentifier="265197" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265205" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Softbit.gcdl" p9:Process.AssociatedIdentifier="265203" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265211" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Cinit to X1 X2.gcdl" p9:Process.AssociatedIdentifier="265209" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265217" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Channel Decoder Core.gcdl" p9:Process.AssociatedIdentifier="265215" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265223" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Softbit Serializer.gcdl" p9:Process.AssociatedIdentifier="265221" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265229" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Bits to Array.gcdl" p9:Process.AssociatedIdentifier="265227" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265235" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimation Calculate Inverse Magnitude.gcdl" p9:Process.AssociatedIdentifier="265233" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265241" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate R Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="265239" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265247" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate H Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="265245" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265253" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Conjugate H R Div Magnitude H.gcdl" p9:Process.AssociatedIdentifier="265251" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265259" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Removal.gcdl" p9:Process.AssociatedIdentifier="265257" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265265" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL Channel Pattern Generator.gcdl" p9:Process.AssociatedIdentifier="265263" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265271" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Channel Estimator.gcdl" p9:Process.AssociatedIdentifier="265269" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265277" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation CRS.gcdl" p9:Process.AssociatedIdentifier="265275" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265283" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Frequency Tracking.gcdl" p9:Process.AssociatedIdentifier="265281" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265289" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Generation.gcdl" p9:Process.AssociatedIdentifier="265287" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265295" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation UERS.gcdl" p9:Process.AssociatedIdentifier="265293" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265301" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Subframe Accumulator.gcdl" p9:Process.AssociatedIdentifier="265299" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265307" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Channel Estimation Alignment Buffer.gcdl" p9:Process.AssociatedIdentifier="265305" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265313" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Generation.gcdl" p9:Process.AssociatedIdentifier="265311" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265319" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U16.gcdl" p9:Process.AssociatedIdentifier="265317" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265325" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Demux.gcdl" p9:Process.AssociatedIdentifier="265323" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265331" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer 2 to 3.gcdl" p9:Process.AssociatedIdentifier="265329" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265337" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Decoder Viterbi Core.gcdl" p9:Process.AssociatedIdentifier="265335" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265343" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer Boolean to Array.gcdl" p9:Process.AssociatedIdentifier="265341" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265349" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Decoder CRC Check.gcdl" p9:Process.AssociatedIdentifier="265347" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265355" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Deinterleaver 4 X U16.gcdl" p9:Process.AssociatedIdentifier="265353" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265361" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Validator.gcdl" p9:Process.AssociatedIdentifier="265359" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265367" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Message to U32.gcdl" p9:Process.AssociatedIdentifier="265365" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265373" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Interpreter DCI1x.gcdl" p9:Process.AssociatedIdentifier="265371" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265379" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI1 to PDSCH Encoder Parameters.gcdl" p9:Process.AssociatedIdentifier="265377" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265385" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PDSCH Encoder to Decoder Params.gcdl" p9:Process.AssociatedIdentifier="265383" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265391" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Scrambler.gcdl" p9:Process.AssociatedIdentifier="265389" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265397" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Modulation.gcdl" p9:Process.AssociatedIdentifier="265395" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265403" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PXSCH Deserializer Bit to Symbol.gcdl" p9:Process.AssociatedIdentifier="265401" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265409" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" p9:Process.AssociatedIdentifier="265407" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265415" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping FDD UL.gcdl" p9:Process.AssociatedIdentifier="265413" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265421" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Shift Right Round Saturate.gcdl" p9:Process.AssociatedIdentifier="265419" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265427" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Add and CB Segmentation.gcdl" p9:Process.AssociatedIdentifier="265425" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265433" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher.gcdl" p9:Process.AssociatedIdentifier="265431" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265439" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder Top.gcdl" p9:Process.AssociatedIdentifier="265437" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265445" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Parameter Computation.gcdl" p9:Process.AssociatedIdentifier="265443" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265451" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="I32 Modulo N Iterative.gcdl" p9:Process.AssociatedIdentifier="265449" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265457" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Resource Block Allocation Type1 to PRB.gcdl" p9:Process.AssociatedIdentifier="265455" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265463" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Transport Block Size.gcdl" p9:Process.AssociatedIdentifier="265461" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265469" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Core Stream Controller.gcdl" p9:Process.AssociatedIdentifier="265467" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265478" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DUC (Single Channel).gcdl" p9:Process.AssociatedIdentifier="265476" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265485" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="DDC (Single Channel).gcdl" p9:Process.AssociatedIdentifier="265483" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265514" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Synchronous Latch Dominant Set.gcdl" p9:Process.AssociatedIdentifier="265512" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265651" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LLR Demapper.gcdl" p9:Process.AssociatedIdentifier="265649" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265661" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Xor Array Elements U32.gcdl" p9:Process.AssociatedIdentifier="265659" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265667" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Pulse to Strobe U8.gcdl" p9:Process.AssociatedIdentifier="265665" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265673" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Process X1.gcdl" p9:Process.AssociatedIdentifier="265671" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265679" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler Process X2.gcdl" p9:Process.AssociatedIdentifier="265677" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265685" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Negate Saturate.gcdl" p9:Process.AssociatedIdentifier="265683" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265691" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher.gcdl" p9:Process.AssociatedIdentifier="265689" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265697" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder.gcdl" p9:Process.AssociatedIdentifier="265695" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265703" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Check Top.gcdl" p9:Process.AssociatedIdentifier="265701" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265709" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE PxSCH Channel Decoder Output Buffer.gcdl" p9:Process.AssociatedIdentifier="265707" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265715" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher State Machine.gcdl" p9:Process.AssociatedIdentifier="265714" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265721" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE RX Rate Matcher Circular Buffer.gcdl" p9:Process.AssociatedIdentifier="265720" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265727" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Linear Address Generator.gcdl" p9:Process.AssociatedIdentifier="265726" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265733" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Interleaved Address Generator.gcdl" p9:Process.AssociatedIdentifier="265732" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265739" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer.gcdl" p9:Process.AssociatedIdentifier="265738" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265745" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Termination Bit Extractor.gcdl" p9:Process.AssociatedIdentifier="265744" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265751" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Decoder.gcdl" p9:Process.AssociatedIdentifier="265750" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265757" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory.gcdl" p9:Process.AssociatedIdentifier="265756" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265763" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Calculate Initial Beta.gcdl" p9:Process.AssociatedIdentifier="265762" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265769" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Buffer.gcdl" p9:Process.AssociatedIdentifier="265768" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265775" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Buffer.gcdl" p9:Process.AssociatedIdentifier="265774" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265781" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder BCJR State Machine.gcdl" p9:Process.AssociatedIdentifier="265780" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265787" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Termination Bit Memory.gcdl" p9:Process.AssociatedIdentifier="265786" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265793" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Input State Machine.gcdl" p9:Process.AssociatedIdentifier="265792" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265799" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Decoder Output State Machine.gcdl" p9:Process.AssociatedIdentifier="265798" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265805" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Decoder Output Reordering.gcdl" p9:Process.AssociatedIdentifier="265804" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265811" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Constants.gcdl" p9:Process.AssociatedIdentifier="265810" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265817" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Calculation.gcdl" p9:Process.AssociatedIdentifier="265816" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265823" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" p9:Process.AssociatedIdentifier="265822" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265829" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="265828" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265835" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit and A Priori Read Address Generator.gcdl" p9:Process.AssociatedIdentifier="265834" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265841" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Gamma Computation without A Priori.gcdl" p9:Process.AssociatedIdentifier="265840" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265847" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Constants.gcdl" p9:Process.AssociatedIdentifier="265846" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265853" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Computation wo Normalization.gcdl" p9:Process.AssociatedIdentifier="265852" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265859" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Subsegment Decoder.gcdl" p9:Process.AssociatedIdentifier="265858" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265865" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Memory.gcdl" p9:Process.AssociatedIdentifier="265864" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265871" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Reordering Read Address Generator.gcdl" p9:Process.AssociatedIdentifier="265870" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265877" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Beta.gcdl" p9:Process.AssociatedIdentifier="265876" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265883" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Alpha.gcdl" p9:Process.AssociatedIdentifier="265882" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265889" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Window Parameter Calculation.gcdl" p9:Process.AssociatedIdentifier="265888" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265895" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="265894" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265901" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Constants.gcdl" p9:Process.AssociatedIdentifier="265900" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265907" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Interleaved Address Computation.gcdl" p9:Process.AssociatedIdentifier="265906" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265913" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" p9:Process.AssociatedIdentifier="265912" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265919" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Windowed QPP Interleaver.gcdl" p9:Process.AssociatedIdentifier="265918" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265925" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR A Priori Crossbar.gcdl" p9:Process.AssociatedIdentifier="265924" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265931" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Bit Crossbar.gcdl" p9:Process.AssociatedIdentifier="265930" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265937" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Hard Decision.gcdl" p9:Process.AssociatedIdentifier="265936" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265944" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC Compute.gcdl" p9:Process.AssociatedIdentifier="265943" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265950" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer Memory Page.gcdl" p9:Process.AssociatedIdentifier="265949" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265956" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear QPP Interleaver.gcdl" p9:Process.AssociatedIdentifier="265955" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265962" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta State Computation.gcdl" p9:Process.AssociatedIdentifier="265961" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265968" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Gamma Computation.gcdl" p9:Process.AssociatedIdentifier="265967" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265974" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Computation.gcdl" p9:Process.AssociatedIdentifier="265973" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265980" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LIFO Address Generator.gcdl" p9:Process.AssociatedIdentifier="265979" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265986" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LIFO.gcdl" p9:Process.AssociatedIdentifier="265985" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265992" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Beta Timing Generator.gcdl" p9:Process.AssociatedIdentifier="265991" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="265998" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Alpha Computation.gcdl" p9:Process.AssociatedIdentifier="265997" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266004" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LLR Computation.gcdl" p9:Process.AssociatedIdentifier="266003" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266010" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Beta Page.gcdl" p9:Process.AssociatedIdentifier="266009" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266016" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Stake Memory Alpha Iteration.gcdl" p9:Process.AssociatedIdentifier="266015" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266022" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Get Code Block Size Table Index.gcdl" p9:Process.AssociatedIdentifier="266021" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266028" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation (Step Size=1).gcdl" p9:Process.AssociatedIdentifier="266027" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266034" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation (Step Size=-32).gcdl" p9:Process.AssociatedIdentifier="266033" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266040" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decompress Windowed QPP Interleaver Constants.gcdl" p9:Process.AssociatedIdentifier="266039" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266046" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Softbit Input Buffer BRAM.gcdl" p9:Process.AssociatedIdentifier="266045" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266052" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPP Interleaver Calculation Core.gcdl" p9:Process.AssociatedIdentifier="266051" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266058" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Decompress Linear QPP Interleaver Constants.gcdl" p9:Process.AssociatedIdentifier="266057" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266065" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR LLR State Computation.gcdl" p9:Process.AssociatedIdentifier="266064" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266071" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Max Star.gcdl" p9:Process.AssociatedIdentifier="266070" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266077" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BCJR Alpha State Computation.gcdl" p9:Process.AssociatedIdentifier="266076" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266083" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE (A+B) modulo K.gcdl" p9:Process.AssociatedIdentifier="266082" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266089" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x35 Complex Multiplication.gcdl" p9:Process.AssociatedIdentifier="266087" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266095" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Reciprocal Square Root.gcdl" p9:Process.AssociatedIdentifier="266093" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266101" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x35 +-AxB +-CxD.gcdl" p9:Process.AssociatedIdentifier="266100" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266107" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U32.gcdl" p9:Process.AssociatedIdentifier="266106" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266113" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Reciprocal Square Root Newtons Method.gcdl" p9:Process.AssociatedIdentifier="266112" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266119" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Left Barrel Shift U32.gcdl" p9:Process.AssociatedIdentifier="266118" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266125" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U16.gcdl" p9:Process.AssociatedIdentifier="266124" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266131" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U8.gcdl" p9:Process.AssociatedIdentifier="266130" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266137" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U4.gcdl" p9:Process.AssociatedIdentifier="266136" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266143" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Leading Zero Digits U2.gcdl" p9:Process.AssociatedIdentifier="266142" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266149" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Physical Channel ID Mapping DL.gcdl" p9:Process.AssociatedIdentifier="266147" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266155" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS.gcdl" p9:Process.AssociatedIdentifier="266154" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266161" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS AP 7.gcdl" p9:Process.AssociatedIdentifier="266160" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266167" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS AP 9.gcdl" p9:Process.AssociatedIdentifier="266166" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266173" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD PSS.gcdl" p9:Process.AssociatedIdentifier="266172" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266179" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD Zero.gcdl" p9:Process.AssociatedIdentifier="266178" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266185" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 Zero.gcdl" p9:Process.AssociatedIdentifier="266184" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266191" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 PSS.gcdl" p9:Process.AssociatedIdentifier="266190" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266197" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 Guard.gcdl" p9:Process.AssociatedIdentifier="266196" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266203" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UL.gcdl" p9:Process.AssociatedIdentifier="266202" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266209" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE C10.15 Multiplication.gcdl" p9:Process.AssociatedIdentifier="266207" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266215" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Positions From Cell ID.gcdl" p9:Process.AssociatedIdentifier="266214" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266221" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE QPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="266219" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266227" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Reference Signal Scrambler.gcdl" p9:Process.AssociatedIdentifier="266225" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266233" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRS Calculate Cinit.gcdl" p9:Process.AssociatedIdentifier="266231" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266239" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Scrambler.gcdl" p9:Process.AssociatedIdentifier="266238" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266247" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Map LTE to Common Modulation Symbol.gcdl" p9:Process.AssociatedIdentifier="266246" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266253" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="QPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="266252" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266261" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Linear Interpolation Calculation.gcdl" p9:Process.AssociatedIdentifier="266259" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266267" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Calculate Cinit.gcdl" p9:Process.AssociatedIdentifier="266265" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266273" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Trigger Generator.gcdl" p9:Process.AssociatedIdentifier="266271" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266279" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE UERS Recalculation.gcdl" p9:Process.AssociatedIdentifier="266277" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266285" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="25x16 Linear Interpolation.gcdl" p9:Process.AssociatedIdentifier="266284" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266291" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Latch U16 with Reset.gcdl" p9:Process.AssociatedIdentifier="266289" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266297" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi.gcdl" p9:Process.AssociatedIdentifier="266295" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266303" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Path Metric Computation.gcdl" p9:Process.AssociatedIdentifier="266302" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266309" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Traceback Memory.gcdl" p9:Process.AssociatedIdentifier="266308" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266315" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State.gcdl" p9:Process.AssociatedIdentifier="266314" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266321" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Traceback Calculation.gcdl" p9:Process.AssociatedIdentifier="266320" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266327" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Bit Reordering.gcdl" p9:Process.AssociatedIdentifier="266326" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266333" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Combine Traceback Output.gcdl" p9:Process.AssociatedIdentifier="266332" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266339" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi LTE Branch Metric Computation.gcdl" p9:Process.AssociatedIdentifier="266338" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266345" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi 802.11 Branch Metric Computation.gcdl" p9:Process.AssociatedIdentifier="266344" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266351" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi LTE Constants.gcdl" p9:Process.AssociatedIdentifier="266350" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266357" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi 802.11 Constants.gcdl" p9:Process.AssociatedIdentifier="266356" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266363" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Add Compare Select 8x.gcdl" p9:Process.AssociatedIdentifier="266362" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266369" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 2x.gcdl" p9:Process.AssociatedIdentifier="266368" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266375" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 32x.gcdl" p9:Process.AssociatedIdentifier="266374" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266381" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Add Compare Select.gcdl" p9:Process.AssociatedIdentifier="266380" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266387" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 16x.gcdl" p9:Process.AssociatedIdentifier="266386" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266393" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 8x.gcdl" p9:Process.AssociatedIdentifier="266392" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266399" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Viterbi Find Best State 4x.gcdl" p9:Process.AssociatedIdentifier="266398" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266405" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate CRC16.gcdl" p9:Process.AssociatedIdentifier="266403" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266411" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Mod N Latch U8 with Reset.gcdl" p9:Process.AssociatedIdentifier="266409" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266417" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DCI Deserializer Boolean to U16.gcdl" p9:Process.AssociatedIdentifier="266415" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266423" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Deinterleaver U64.gcdl" p9:Process.AssociatedIdentifier="266421" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266429" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Number of Rows.gcdl" p9:Process.AssociatedIdentifier="266428" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266435" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Write Address.gcdl" p9:Process.AssociatedIdentifier="266434" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266441" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Get Read Address.gcdl" p9:Process.AssociatedIdentifier="266440" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266447" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Row Index Interleaver.gcdl" p9:Process.AssociatedIdentifier="266446" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266453" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Check PRB Collisions.gcdl" p9:Process.AssociatedIdentifier="266451" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266460" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Modulation.gcdl" p9:Process.AssociatedIdentifier="266458" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266466" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 SRS.gcdl" p9:Process.AssociatedIdentifier="266464" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266472" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TDD 5 5 DMRS.gcdl" p9:Process.AssociatedIdentifier="266470" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266478" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DL.gcdl" p9:Process.AssociatedIdentifier="266476" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266484" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD SRS.gcdl" p9:Process.AssociatedIdentifier="266482" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266490" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE FDD DMRS.gcdl" p9:Process.AssociatedIdentifier="266488" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266496" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer.gcdl" p9:Process.AssociatedIdentifier="266494" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266502" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher State Machine.gcdl" p9:Process.AssociatedIdentifier="266500" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266508" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Parameter Calculator.gcdl" p9:Process.AssociatedIdentifier="266506" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266514" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Coding Parameter Computation.gcdl" p9:Process.AssociatedIdentifier="266512" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266520" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer Page.gcdl" p9:Process.AssociatedIdentifier="266519" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266526" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE TX Rate Matcher Circular Buffer Memory.gcdl" p9:Process.AssociatedIdentifier="266525" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266532" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Calculate Turbo Parameters K Plus.gcdl" p9:Process.AssociatedIdentifier="266531" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266538" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" p9:Process.AssociatedIdentifier="266537" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266544" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Rate Matcher U25 Modulo U18.gcdl" p9:Process.AssociatedIdentifier="266543" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266550" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder.gcdl" p9:Process.AssociatedIdentifier="266548" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266556" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Read Stream Generator.gcdl" p9:Process.AssociatedIdentifier="266554" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266562" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Buffer.gcdl" p9:Process.AssociatedIdentifier="266560" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266568" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Interleaver Write Stream Generator.gcdl" p9:Process.AssociatedIdentifier="266566" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266574" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Store Termination Bits.gcdl" p9:Process.AssociatedIdentifier="266572" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266580" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Map Termination Bits To Streams.gcdl" p9:Process.AssociatedIdentifier="266578" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266586" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE Turbo Encoder Filter.gcdl" p9:Process.AssociatedIdentifier="266585" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266592" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE CRC24 Adder.gcdl" p9:Process.AssociatedIdentifier="266590" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266605" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="impairments from typedef.gcdl" p9:Process.AssociatedIdentifier="266603" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266611" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="IQ data from typedef.gcdl" p9:Process.AssociatedIdentifier="266609" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266617" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="gain from typedef.gcdl" p9:Process.AssociatedIdentifier="266615" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266626" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE DC Offset Correction.gcdl" p9:Process.AssociatedIdentifier="266624" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266662" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="Softbit Calculation One Level.gcdl" p9:Process.AssociatedIdentifier="266660" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266668" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="16-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="266666" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266674" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="64-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="266672" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266680" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="LTE BPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="266678" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266686" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="BPSK Modulation.gcdl" p9:Process.AssociatedIdentifier="266684" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="266692" Source="{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi">
							<Symbols p8:Path="[{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi]Process.SclVi" p9:Process.AliasName="256-QAM Modulation.gcdl" p9:Process.AssociatedIdentifier="266690" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271143" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Receive Notivication.gvi" p9:Process.AssociatedIdentifier="271142" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271138" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Create Notifier.gvi" p9:Process.AssociatedIdentifier="271137" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271116" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Create Notifier.gvi" p9:Process.AssociatedIdentifier="271108" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271120" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Destroy Notifier.gvi" p9:Process.AssociatedIdentifier="271110" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271124" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Receive Notivication.gvi" p9:Process.AssociatedIdentifier="271112" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271128" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Send Notification.gvi" p9:Process.AssociatedIdentifier="271114" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271133" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Send Notification.gvi" p9:Process.AssociatedIdentifier="271132" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Instance Id="271148" Source="{http://www.ni.com/SystemDesigner/Vi}Process.Vi">
							<Symbols p8:Path="[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p9:Process.AliasName="RT Startup Destroy Notifier.gvi" p9:Process.AssociatedIdentifier="271147" p9:Process.Visible="False" xmlns:p9="http://www.ni.com/SystemDesigner/SystemModel" xmlns:p8="http://www.ni.com/Core/Proxy" />
						</Instance>
						<Superimposition Id="8" Name="Root Superimposition">
							<Superimpose Source="68474" />
							<Superimpose Source="165885">
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166873" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166878" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166883" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166888" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166898" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166903" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166913" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166918" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166928" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166935" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166950" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166955" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166960" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166967" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166988" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="166993" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167003" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167071" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167090" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167144" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167149" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167154" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167159" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167169" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167174" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167180" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167185" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167313" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167319" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167336" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167428" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="167433" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168092" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168096" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168100" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168104" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168108" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168112" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168116" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168120" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168124" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168128" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168132" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168136" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168140" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168144" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168148" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168152" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168156" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168160" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168164" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168168" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168172" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168176" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168180" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168184" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168188" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168192" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168196" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168200" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168204" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168208" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168212" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168216" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168220" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168224" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168228" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168232" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168236" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168240" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168244" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168248" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168252" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168256" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168260" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168264" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168268" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168272" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168276" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168280" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168284" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168288" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168292" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168296" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168300" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168304" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168308" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168312" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168316" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168320" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168324" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168328" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168332" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168336" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168340" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168344" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168348" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168352" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168356" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168360" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168364" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168396" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168403" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168409" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168414" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168420" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168425" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168431" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168436" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168441" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168446" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168452" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168459" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168464" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168471" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168476" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168481" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168486" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168494" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168499" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168504" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168509" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168514" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="168519" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170558" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170562" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170566" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170570" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170574" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170578" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170582" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170586" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170590" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170594" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170598" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170602" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170606" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170610" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170614" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170618" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170622" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170626" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170630" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170634" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170638" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170642" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170646" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170650" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170654" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="170658" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="172507" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="172515" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173562" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173566" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173570" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173574" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173578" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173582" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173586" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173590" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173594" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173598" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173602" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173606" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173610" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173614" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173618" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173622" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173626" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173630" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173634" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173638" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173642" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173646" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173650" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173654" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173658" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173662" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173666" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173670" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173674" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173678" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173682" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173686" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173690" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173694" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="173698" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="177963" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="177983" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="177987" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="177995" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="177999" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="178011" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="178985" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="178991" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179278" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179283" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179288" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179293" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179298" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179303" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179308" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179313" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179318" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179323" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="179328" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="187134" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="187138" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="187142" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="187148" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="189209" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="189217" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="189223" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="193615" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="193621" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="203758" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="208063" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="210232" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="212391" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="214558" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="214565" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="214571" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="223281" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="225460" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="227666" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="229846" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="232025" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="232030" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="232120" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="236638" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="247584" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="247588" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="247592" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="249839" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271116" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271120" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271124" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271128" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="68332">
									<Symbols p10:Path="{:/68332}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p11:Bitfile.AskBeforeOverwrite="True" p11:Bitfile.AutoNumber="False" p11:Bitfile.AutoRun="False" p11:Bitfile.BaseOutputFileName="LTE FPGA USRP RIO 160 MHz BW eNodeB" p11:Bitfile.BuildName="eNodeB FPGA" p11:Bitfile.CompilerSymbolNames="" p11:Bitfile.CompilerSymbolValues="" p11:Bitfile.NumberOfAutoNumberDigits="4" p11:Bitfile.OutputFileNameIsCustom="True" p11:Bitfile.ResourceThreshold="80" p11:Bitfile.StartingNumberForAutoNumber="1" xmlns:p11="http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel" xmlns:p10="http://www.ni.com/Core/Proxy" />
								</Superimpose>
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="1313" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182525" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182532" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182603" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182609" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182615" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182621" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182627" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182633" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182639" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182647" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182655" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182661" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182667" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182675" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182681" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182742" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182749" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182755" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182763" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182769" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182775" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182781" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182787" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182793" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182799" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182805" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182811" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182864" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182870" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182876" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182882" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182889" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182895" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182901" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182907" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182917" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182923" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182929" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182935" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182941" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182947" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182953" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182959" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182965" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182971" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182977" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182983" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182989" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="182995" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183001" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183007" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183013" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183019" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183025" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183031" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183037" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183043" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183049" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183055" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183061" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183067" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183073" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183078" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183088" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183094" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183100" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183106" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183112" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183118" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183125" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183131" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183137" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183144" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183157" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183163" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183173" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183179" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183185" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183191" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183198" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183204" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183210" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183216" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183222" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183232" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183238" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183244" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183250" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183256" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183262" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183268" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183274" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183280" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183286" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183292" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183298" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183304" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183310" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183316" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183322" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183328" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183334" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183341" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183347" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183353" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183359" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183365" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183371" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183377" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183383" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183389" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183395" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183401" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183407" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183413" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183419" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183425" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183431" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183437" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183443" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183449" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183455" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183461" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183467" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183473" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183479" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183485" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183491" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183497" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183503" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183509" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183515" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183521" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183527" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183533" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183539" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183545" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183551" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183557" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183563" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183569" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183576" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183582" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183588" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183594" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183600" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183606" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183612" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183618" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183626" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183632" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183638" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183644" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183650" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183662" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183668" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183674" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183680" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183707" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183713" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183719" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183731" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183737" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183743" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183749" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183755" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183761" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183767" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183773" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183779" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183785" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183791" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183797" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183803" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183810" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183816" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183822" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183828" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183834" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183840" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183846" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183852" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183858" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183864" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183870" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183876" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183882" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183889" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183895" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183901" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183907" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183913" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183919" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183925" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183931" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183937" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183943" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183949" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183955" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183961" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183967" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183973" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183979" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183985" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183992" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="183998" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184004" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184010" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184016" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184022" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184028" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184034" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184040" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184046" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184052" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184058" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184064" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184070" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184076" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184089" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184112" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184118" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184124" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184130" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184136" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184142" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184148" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184158" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184164" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184170" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184176" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184182" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184188" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184194" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184200" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184206" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184212" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184218" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184224" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184230" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184236" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184242" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184248" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184254" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184260" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184266" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184272" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184281" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184288" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184294" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184300" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184306" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184312" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184318" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184324" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184331" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184337" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184344" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184350" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184356" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184362" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184368" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184374" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184380" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184386" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184392" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184398" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184404" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184410" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184416" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184422" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184428" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184434" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184440" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184446" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184452" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184458" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184464" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184470" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184476" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184482" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184488" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184494" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184500" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184506" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184512" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184518" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184524" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184530" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184536" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184542" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184565" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184571" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184577" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184583" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184589" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184595" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184603" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184609" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184615" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184621" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184627" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184633" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184639" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184645" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184651" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184657" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184663" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184669" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184675" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184681" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184687" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184693" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184699" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184705" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184711" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184717" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184723" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184729" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184735" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184752" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184758" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184764" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184770" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184776" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184782" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184788" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184794" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184800" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184806" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184812" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184818" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184824" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184830" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184836" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184842" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184848" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184854" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184862" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184868" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184874" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184880" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184886" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184892" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184906" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="184912" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191286" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191292" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191298" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191304" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191310" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191316" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191322" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191328" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191334" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191340" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191346" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191353" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191359" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191365" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191371" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191377" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191383" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191389" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191395" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191401" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191409" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191415" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191421" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191427" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191433" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191439" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191445" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191451" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="191457" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232036" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232043" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232049" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232055" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232061" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232067" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232073" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232079" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232085" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232091" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232097" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232103" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232109" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232115" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232128" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232134" />
								<Superimpose Parent="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="232140" />
							</Superimpose>
							<Superimpose Source="252229">
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253587" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253591" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253595" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253599" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253603" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253607" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253611" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253615" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253619" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253623" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253627" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253631" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253635" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253639" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253643" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253647" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253651" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253655" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253659" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253663" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253667" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253671" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253675" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253679" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253683" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253687" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253691" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253695" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253699" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253703" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253707" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253711" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253715" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253719" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253723" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253727" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253731" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253735" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253739" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253743" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253747" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253751" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253755" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253759" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253763" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253767" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253771" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253775" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253779" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253783" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253787" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253791" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253795" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253799" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253803" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253807" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253811" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253815" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253819" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253823" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253827" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253831" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253835" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253839" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253843" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253847" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253851" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253855" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253859" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253872" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253877" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253882" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253887" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253899" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="253904" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="198827" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256803" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256809" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256814" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256819" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256824" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256829" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256834" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256839" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256844" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256849" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256854" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256859" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256865" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256870" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256875" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256880" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256885" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256891" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256898" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256903" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256908" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256914" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256919" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256924" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256929" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256934" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256939" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256944" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256949" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256954" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256959" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256972" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256977" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256982" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256990" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="256995" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257002" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257007" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257012" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257017" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257024" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257029" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257034" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257039" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257044" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257049" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257054" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257059" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257064" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257069" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257074" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257163" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257169" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257174" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257180" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257185" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257190" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257196" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257201" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257206" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257211" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257219" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257224" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257256" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257261" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257266" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257271" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257309" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257314" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257320" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257325" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257332" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257337" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257355" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257360" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257365" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257370" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257375" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257381" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257386" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257485" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257490" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257495" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257500" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257505" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257510" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257515" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257520" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257525" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257530" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257535" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257540" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257545" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257550" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257555" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257560" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257565" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257570" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257576" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257581" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257586" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257591" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257596" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257601" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257606" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257611" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257616" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257621" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257627" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257632" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257637" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257642" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257647" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257656" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257661" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257666" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257671" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257676" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257681" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257686" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257691" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257701" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257706" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="257731" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="258016" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="258022" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271133" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271138" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271143" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/Real-Time Controller" Source="271148" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="68336">
									<Symbols p10:Path="{:/68336}[{http://www.ni.com/SystemDesigner/Vi}Process.Vi]Process.Vi" p11:Bitfile.AskBeforeOverwrite="True" p11:Bitfile.AutoNumber="False" p11:Bitfile.AutoRun="False" p11:Bitfile.BaseOutputFileName="LTE FPGA USRP RIO 160 MHz BW UE" p11:Bitfile.BuildName="UE FPGA" p11:Bitfile.CompilerSymbolNames="" p11:Bitfile.CompilerSymbolValues="" p11:Bitfile.NumberOfAutoNumberDigits="4" p11:Bitfile.OutputFileNameIsCustom="True" p11:Bitfile.ResourceThreshold="80" p11:Bitfile.StartingNumberForAutoNumber="1" xmlns:p11="http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel" xmlns:p10="http://www.ni.com/Core/Proxy" />
								</Superimpose>
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="253966" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264439" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264445" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264451" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264457" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264464" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264470" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264476" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264482" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264488" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264494" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264500" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264506" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264512" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264518" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264524" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264530" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264536" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264542" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264548" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264554" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264560" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264566" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264572" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264578" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264584" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264590" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264596" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264602" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264608" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264614" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264620" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264626" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264632" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264638" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264648" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264653" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264673" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264679" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264685" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264691" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264697" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264703" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264709" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264715" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264721" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264727" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264733" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264739" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264745" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264751" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264757" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264763" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264769" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264775" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264781" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264787" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264793" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264799" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264805" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264811" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264818" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264824" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264830" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264836" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264842" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264848" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264854" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264860" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264866" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264873" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264879" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264885" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264891" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264897" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264903" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264909" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264915" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264921" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264927" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264933" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264939" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264945" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264951" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264957" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264963" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264969" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264975" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264981" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264987" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264993" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="264999" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265005" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265011" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265017" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265023" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265029" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265035" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265041" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265047" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265053" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265060" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265066" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265073" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265080" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265086" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265092" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265104" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265110" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265119" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265125" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265131" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265137" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265143" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265149" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265155" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265161" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265167" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265174" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265181" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265187" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265193" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265199" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265205" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265211" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265217" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265223" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265229" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265235" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265241" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265247" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265253" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265259" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265265" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265271" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265277" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265283" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265289" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265295" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265301" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265307" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265313" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265319" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265325" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265331" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265337" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265343" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265349" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265355" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265361" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265367" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265373" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265379" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265385" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265391" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265397" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265403" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265409" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265415" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265421" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265427" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265433" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265439" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265445" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265451" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265457" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265463" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265469" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265478" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265485" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265514" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265651" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265661" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265667" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265673" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265679" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265685" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265691" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265697" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265703" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265709" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265715" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265721" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265727" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265733" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265739" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265745" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265751" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265757" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265763" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265769" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265775" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265781" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265787" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265793" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265799" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265805" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265811" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265817" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265823" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265829" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265835" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265841" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265847" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265853" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265859" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265865" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265871" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265877" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265883" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265889" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265895" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265901" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265907" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265913" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265919" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265925" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265931" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265937" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265944" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265950" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265956" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265962" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265968" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265974" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265980" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265986" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265992" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="265998" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266004" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266010" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266016" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266022" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266028" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266034" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266040" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266046" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266052" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266058" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266065" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266071" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266077" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266083" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266089" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266095" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266101" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266107" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266113" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266119" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266125" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266131" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266137" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266143" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266149" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266155" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266161" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266167" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266173" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266179" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266185" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266191" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266197" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266203" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266209" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266215" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266221" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266227" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266233" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266239" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266247" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266253" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266261" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266267" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266273" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266279" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266285" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266291" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266297" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266303" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266309" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266315" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266321" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266327" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266333" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266339" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266345" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266351" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266357" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266363" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266369" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266375" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266381" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266387" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266393" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266399" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266405" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266411" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266417" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266423" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266429" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266435" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266441" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266447" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266453" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266460" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266466" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266472" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266478" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266484" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266490" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266496" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266502" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266508" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266514" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266520" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266526" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266532" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266538" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266544" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266550" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266556" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266562" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266568" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266574" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266580" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266586" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266592" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266605" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266611" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266617" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266626" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266662" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266668" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266674" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266680" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266686" />
								<Superimpose Parent="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga" Source="266692" />
							</Superimpose>
						</Superimposition>
					</MappingManager>
				</EnvoyFacadeManager>
			</SystemDiagram>
			<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/SystemDesigner/Usrp/SystemModel}Process.RealTimeTarget,NativeTarget,NativeViLibBindingKeyword,ProcessBackedProjectServiceMetaFactory,RealTime,RealTimeVILibBindingKeyword,RemoteExecutionTarget,RemoteNative" Id="166235" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Real\-Time\ Controller">
				<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
				<NameScopingEnvoy Bindings="NativeViLibBindingKeyword,RealTimeVILibBindingKeyword,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,RealTimeVI" Id="166392" ModelDefinitionType="BuildSpecification" Name="Interactive">
					<BuildSpecificationDefinition Id="166393" TopLevelComponentRefId="166526" xmlns="http://www.ni.com/GComponent.xsd">
						<CompilerSymbolTable Id="166394" xmlns="http://www.ni.com/PlatformFramework" />
						<ComponentConfigurationReference AssociatedEnvoyId="166395" ConfigName="Default" Id="166398" />
						<ComponentConfigurationReference AssociatedEnvoyId="166399" ConfigName="Default" Id="166402" />
						<ComponentConfigurationReference AssociatedEnvoyId="166403" ConfigName="Default" Id="166406" />
						<ComponentConfigurationReference AssociatedEnvoyId="166407" ConfigName="Default" Id="166410" />
						<ComponentConfigurationReference AssociatedEnvoyId="166411" ConfigName="Default" Id="166414" />
						<ComponentConfigurationReference AssociatedEnvoyId="166415" ConfigName="Default" Id="166418" />
						<ComponentConfigurationReference AssociatedEnvoyId="166419" ConfigName="Default" Id="166422" />
						<ComponentConfigurationReference AssociatedEnvoyId="166423" ConfigName="Default" Id="166426" />
						<ComponentConfigurationReference AssociatedEnvoyId="166427" ConfigName="Default" Id="166430" />
						<ComponentConfigurationReference AssociatedEnvoyId="166431" ConfigName="Default" Id="166434" />
						<ComponentConfigurationReference AssociatedEnvoyId="166435" ConfigName="Default" Id="166438" />
						<ComponentConfigurationReference AssociatedEnvoyId="166439" ConfigName="Default" Id="166442" />
						<ComponentConfigurationReference AssociatedEnvoyId="166443" ConfigName="Default" Id="166446" />
						<ComponentConfigurationReference AssociatedEnvoyId="166447" ConfigName="Default" Id="166450" />
						<ComponentConfigurationReference AssociatedEnvoyId="166451" ConfigName="Default" Id="166454" />
						<ComponentConfigurationReference AssociatedEnvoyId="166455" ConfigName="Default" Id="166458" />
						<ComponentConfigurationReference AssociatedEnvoyId="166459" ConfigName="Default" Id="166462" />
						<ComponentConfigurationReference AssociatedEnvoyId="166463" ConfigName="Default" Id="166466" />
						<ComponentConfigurationReference AssociatedEnvoyId="166467" ConfigName="Default" Id="166470" />
						<ComponentConfigurationReference AssociatedEnvoyId="166471" ConfigName="Default" Id="166474" />
						<ComponentConfigurationReference AssociatedEnvoyId="166475" ConfigName="Default" Id="166478" />
						<ComponentConfigurationReference AssociatedEnvoyId="166479" ConfigName="Default" Id="166482" />
						<ComponentConfigurationReference AssociatedEnvoyId="166483" ConfigName="Default" Id="166486" />
						<ComponentConfigurationReference AssociatedEnvoyId="166487" ConfigName="Default" Id="166490" />
						<ComponentConfigurationReference AssociatedEnvoyId="166491" ConfigName="Default" Id="166494" />
						<ComponentConfigurationReference AssociatedEnvoyId="166495" ConfigName="Default" Id="166498" />
						<ComponentConfigurationReference AssociatedEnvoyId="166499" ConfigName="Default" Id="166502" />
						<ComponentConfigurationReference AssociatedEnvoyId="166503" ConfigName="Default" Id="166506" />
						<ComponentConfigurationReference AssociatedEnvoyId="166507" ConfigName="Default" Id="166510" />
						<ComponentConfigurationReference AssociatedEnvoyId="166511" ConfigName="Default" Id="166514" />
						<ComponentConfigurationReference AssociatedEnvoyId="166515" ConfigName="Default" Id="166518" />
						<ComponentConfigurationReference AssociatedEnvoyId="166519" ConfigName="Default" Id="166522" />
						<ComponentConfigurationReference AssociatedEnvoyId="166523" ConfigName="Default" Id="166526" />
					</BuildSpecificationDefinition>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166395" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Conditioning_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166396">
							<SparseEnvoyManagerDependencySource Id="166397" Target=":NullTarget:AAL_Conditioning_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166399" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Filtering_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166400">
							<SparseEnvoyManagerDependencySource Id="166401" Target=":NullTarget:AAL_Filtering_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166400" Id="167483" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166400" Id="167484" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166400" Id="167485" Name="Filtering">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167486" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="filter\.gtype" StoragePath="filter.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167487" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="filter\ structure\.gtype" StoragePath="filter structure.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167576" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Filter\ Reset\.gtype" StoragePath="Filter Reset.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(Waveform\)\.gvi" StoragePath="Filtering (Waveform).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167883" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(DBL\)\.gvi" StoragePath="Filtering (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ NChan\ \(DBL\)\.gvi" StoragePath="Filtering NChan (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167885" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ NChan\ \(Waveform\)\.gvi" StoragePath="Filtering NChan (Waveform).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ with\ Initial\ Conditions\ \(DBL\)\.gvi" StoragePath="Filtering with Initial Conditions (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="234390" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Filter\ Passband\ Type\.gtype" StoragePath="Filter Passband Type.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166403" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Fitting_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166404">
							<SparseEnvoyManagerDependencySource Id="166405" Target=":NullTarget:AAL_Fitting_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166407" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Generation_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166408">
							<SparseEnvoyManagerDependencySource Id="166409" Target=":NullTarget:AAL_Generation_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166408" Id="167800" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166408" Id="167801" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166408" Id="167802" Name="Generation">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167803" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RNGState\.gtype" StoragePath="RNGState.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167804" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Gauss\ State\.gtype" StoragePath="Gauss State.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="232124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Uniform\ White\ Noise\.gvi" StoragePath="Uniform White Noise.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="232125" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RNG_Seed\ Generator\.gvi" StoragePath="RNG_Seed Generator.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166411" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Interpolation_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166412">
							<SparseEnvoyManagerDependencySource Id="166413" Target=":NullTarget:AAL_Interpolation_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166412" Id="182498" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166412" Id="182499" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166412" Id="182500" Name="Interpolation">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Spline\ Interpolant\.gvi" StoragePath="Spline Interpolant.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166415" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Linear_Algebra_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166416">
							<SparseEnvoyManagerDependencySource Id="166417" Target=":NullTarget:AAL_Linear_Algebra_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166419" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Measurement_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166420">
							<SparseEnvoyManagerDependencySource Id="166421" Target=":NullTarget:AAL_Measurement_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166420" Id="167344" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166420" Id="167345" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166420" Id="167346" Name="Measurement">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167347" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Averaging\ Parameters\.gtype" StoragePath="Averaging Parameters.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Force\ Restart\ no\ State\.gvi" StoragePath="ma_Force Restart no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Averaging\ \(complex\)\ no\ State\.gvi" StoragePath="ma_Spectrum Averaging (complex) no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Linear\ Averaging\ Done\.gvi" StoragePath="ma_Linear Averaging Done.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Averaging\ \(real\)\ no\ State\.gvi" StoragePath="ma_Spectrum Averaging (real) no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Peak\ Hold\ no\ State\.gvi" StoragePath="ma_Spectrum Peak Hold no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Convert\ to\ dB\.gvi" StoragePath="ma_Convert to dB.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Waveform\ Timing\.gvi" StoragePath="ma_Check Waveform Timing.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Time\ Domain\ Window\ \(DBL\)\.gvi" StoragePath="Scaled Time Domain Window (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167735" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="PeakApp\.gtype" StoragePath="PeakApp.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167736" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="PeakINT\.gtype" StoragePath="PeakINT.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167737" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pulse\ Signal_Reference\ Levels\ Settings\.gtype" StoragePath="Pulse Signal_Reference Levels Settings.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167738" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pulse\ Signal_State\ Levels\ Settings\.gtype" StoragePath="Pulse Signal_State Levels Settings.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Block\ Size\ no\ State\.gvi" StoragePath="ma_Check Block Size no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Window\ for\ 1\ Chan\.gvi" StoragePath="Scaled Window for 1 Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167873" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_One\-sided\ Power\ Spectrum\.gvi" StoragePath="ma_One-sided Power Spectrum.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_One\-sided\ FFT\ Spectrum\.gvi" StoragePath="ma_One-sided FFT Spectrum.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Amplitude\ and\ Phase\ Spectrum_Convert\ to\ Single\-Sided\.gvi" StoragePath="Amplitude and Phase Spectrum_Convert to Single-Sided.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ \(DBL\)\.gvi" StoragePath="Power Spectrum (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum_Convert\ to\ Single\-Sided\.gvi" StoragePath="Power Spectrum_Convert to Single-Sided.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166423" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Operations_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166424">
							<SparseEnvoyManagerDependencySource Id="166425" Target=":NullTarget:AAL_Operations_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166427" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Resampling_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166428">
							<SparseEnvoyManagerDependencySource Id="166429" Target=":NullTarget:AAL_Resampling_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166428" Id="167794" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166428" Id="167795" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166428" Id="167796" Name="Resampling">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167797" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ State\ \(DBL\)\.gtype" StoragePath="Resample State (DBL).gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167798" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ Constant\ Config\.gtype" StoragePath="Resample Constant Config.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="227661" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ State\ \(CDB\)\.gtype" StoragePath="Resample State (CDB).gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="227662" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ Variable\ Config\.gtype" StoragePath="Resample Variable Config.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="227663" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Averaging\.gtype" StoragePath="Averaging.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166431" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Statistics_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166432">
							<SparseEnvoyManagerDependencySource Id="166433" Target=":NullTarget:AAL_Statistics_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166432" Id="167805" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166432" Id="167806" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166432" Id="167807" Name="Statistics">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167808" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="histogram\ bins\.gtype" StoragePath="histogram bins.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167809" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="histogram\ count\.gtype" StoragePath="histogram count.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166435" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Support_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166436">
							<SparseEnvoyManagerDependencySource Id="166437" Target=":NullTarget:AAL_Support_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166436" Id="167499" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166436" Id="167500" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166436" Id="167501" Name="Support">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_patchErrorCode\ or\ Caller\ as\ Source\.gvi" StoragePath="ma_patchErrorCode or Caller as Source.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="aal_Error\ Cluster\ from\ Error\ Code\.gvi" StoragePath="aal_Error Cluster from Error Code.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167733" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Base\.sli" StoragePath="AAL Base.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Base.sli" Id="167739" Name="AAL\ Base\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167740" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BiPolyFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="77" Id="167741" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LARPolyFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="148" Id="167742" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PolyFit81_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="203" Id="167743" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BiLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="254" Id="167744" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LARLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="309" Id="167745" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LinFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="348" Id="167746" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="395" Id="167747" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFitLAR_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="450" Id="167748" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFitBi_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="505" Id="167749" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Spline_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="544" Id="167750" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpInterp_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="583" Id="167751" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotprodCx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="614" Id="167752" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotProduct_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="645" Id="167753" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Resample_Const" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="688" Id="167754" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale1DCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="719" Id="167755" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="750" Id="167756" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unWrap85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="773" Id="167757" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenCosWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="796" Id="167758" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="827" Id="167759" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BWCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="878" Id="167760" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="964" Id="167761" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1007" Id="167762" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRCoefs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1050" Id="167763" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Gauss" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1093" Id="167764" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RampPtrn85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1132" Id="167765" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SawtoothWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1171" Id="167766" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SincWave" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1210" Id="167767" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SinePtrn" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1249" Id="167768" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SineWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1288" Id="167769" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SquareWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1331" Id="167770" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriangleWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1370" Id="167771" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="white" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1409" Id="167772" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1432" Id="167773" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1515" Id="167774" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx_2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1598" Id="167775" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1693" Id="167776" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas_2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1788" Id="167777" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AutoCorrelation80" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1815" Id="167778" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Rxy80" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1854" Id="167779" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1893" Id="167780" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenHistH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1928" Id="167781" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Mean_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1955" Id="167782" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Median_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1982" Id="167783" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ModeH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2009" Id="167784" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RMS_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2055" Id="167785" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2095" Id="167786" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH_2016" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Find\ First\ Error\.gvi" StoragePath="ma_Find First Error.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_single_Check\ Time\ Signal\ Continuity\.gvi" StoragePath="ma_single_Check Time Signal Continuity.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_array_Check\ Time\ Signal\ Continuity\.gvi" StoragePath="ma_array_Check Time Signal Continuity.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167889" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_check\ equal\ dt\.gvi" StoragePath="ma_check equal dt.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_time\ continuity\ checker\.gvi" StoragePath="ma_time continuity checker.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167891" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_basicErrorCode2ErrorCluster\.gvi" StoragePath="ma_basicErrorCode2ErrorCluster.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Compute\ t0\ eps\ timestamp\.gvi" StoragePath="ma_Compute t0 eps timestamp.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166439" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Transforms_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166440">
							<SparseEnvoyManagerDependencySource Id="166441" Target=":NullTarget:AAL_Transforms_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166440" Id="167875" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166440" Id="167876" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166440" Id="167877" Name="Transforms">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167878" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Real\ FFT\.gvi" StoragePath="Real FFT.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166443" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Windows_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166444">
							<SparseEnvoyManagerDependencySource Id="166445" Target=":NullTarget:AAL_Windows_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166444" Id="167348" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166444" Id="167349" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166444" Id="167350" Name="Windows">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167351" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="windowTd\.gtype" StoragePath="windowTd.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167664" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ Properties\ by\ Name\.gvi" StoragePath="Window Properties by Name.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(1D\ DBL\)\.gvi" StoragePath="Window (1D DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167799" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="winPropTd\.gtype" StoragePath="winPropTd.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166447" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Conditioning\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166448">
							<SparseEnvoyManagerDependencySource Id="166449" Target=":NullTarget:AAL_Conditioning\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166448" Id="180333" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166448" Id="180334" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166448" Id="180335" Name="Conditioning">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="180336" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Zero\ Padder\ \(DBL\)\.gvi" StoragePath="Zero Padder (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="227638" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Conditioning\.sli" StoragePath="AAL Conditioning.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Conditioning.sli" Id="227639" Name="AAL\ Conditioning\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="227640" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Resample_Const" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="115" Id="227641" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxResample_Const" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="158" Id="227642" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Resample_Variable" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="197" Id="227643" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxResample_Variable" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="240" Id="227644" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxDecimateContinuous_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="283" Id="227645" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DecimateContinuous_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="326" Id="227646" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxDecimate_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="353" Id="227647" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DecimateCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="384" Id="227648" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxRationalResampleMCh_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="435" Id="227649" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RationalResampleMultiCh_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="486" Id="227650" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxRationalResample_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="537" Id="227651" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RationalResample_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="588" Id="227652" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unWrap85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="611" Id="227653" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Norm2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="642" Id="227654" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Norm1" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="673" Id="227655" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="QS1D" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="700" Id="227656" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="QScale" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="727" Id="227657" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale1DCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="758" Id="227658" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="789" Id="227659" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxUnitVector80_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="816" Id="227660" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unitVector80_head" />
										</NameScopingContentReference>
									</SourceFileReference>
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166451" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Filtering\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166452">
							<SparseEnvoyManagerDependencySource Id="166453" Target=":NullTarget:AAL_Filtering\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166452" Id="167479" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166452" Id="167480" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166452" Id="167481" Name="Filtering">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167482" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(CDB\)\.gvi" StoragePath="Filtering (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167530" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Filtering\.sli" StoragePath="AAL Filtering.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Filtering.sli" Id="167550" Name="AAL\ Filtering\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167551" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BesselCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="61" Id="167552" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BWCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="112" Id="167553" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ChebyshevCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="167" Id="167554" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxIIR_Filter_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="210" Id="167555" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxIIRReSig_Filter_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="339" Id="167556" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EllipticCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="398" Id="167557" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigIIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="441" Id="167558" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="484" Id="167559" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRNarrowCoef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="535" Id="167560" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigFIRnarrowFilter_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="566" Id="167561" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRnarrowFilter_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="597" Id="167562" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRCoefs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="640" Id="167563" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigIIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="683" Id="167564" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="812" Id="167565" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvChebyshevCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="867" Id="167566" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MedianFilter81_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="894" Id="167567" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Parks" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="941" Id="167568" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_CDB" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1004" Id="167569" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_CSG" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1067" Id="167570" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_DBL" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1130" Id="167571" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_SGL" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1193" Id="167572" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SavitzkyGolayFiltH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1228" Id="167573" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SavitzkyGolayCoefH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1267" Id="167574" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="zeroPhaseCascadeFiltH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1310" Id="167575" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="zeroPhaseFiltH" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167577" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="IFIR\ filter\.gtype" StoragePath="IFIR filter.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167578" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Band\ Parameters\.gtype" StoragePath="Band Parameters.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ with\ Initial\ Conditions\ \(CDB\)\.gvi" StoragePath="Filtering with Initial Conditions (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Inverse\ f\ Filter\ \(DBL\)\.gvi" StoragePath="Inverse f Filter (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Inverse\ f\ Filter\ Design\.gvi" StoragePath="Inverse f Filter Design.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Inverse\ f\ Settings\ Check\.gvi" StoragePath="Inverse f Settings Check.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Inverse\ f\ Designer\.gvi" StoragePath="Inverse f Designer.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Noise\ Bandwidth\ for\ Cascaded\ 1st\ Order\ Filter\.gvi" StoragePath="Noise Bandwidth for Cascaded 1st Order Filter.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Swept\ H\(f\)\ from\ IIR\ cluster\.gvi" StoragePath="Swept H(f) from IIR cluster.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Inverse\ f\ Correct\ MagdB\ for\ Exponent\ and\ Gain\.gvi" StoragePath="Inverse f Correct MagdB for Exponent and Gain.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218937" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Gain\ into\ IIR\ Cluster\.gvi" StoragePath="Gain into IIR Cluster.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218938" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="H\(w\)\ from\ IIR\ Cluster\.gvi" StoragePath="H(w) from IIR Cluster.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218939" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ND\(z\)\ at\ w\.gvi" StoragePath="ND(z) at w.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234381" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Build\ BP\ \&amp;\ Estimate\ Order\.gvi" StoragePath="ma_Build BP &amp; Estimate Order.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234382" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Parks\-McClellan\ Filter\ Design\.gvi" StoragePath="Parks-McClellan Filter Design.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234388" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Convert\ Magnitude\.gvi" StoragePath="ma_Convert Magnitude.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234389" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Estimate\ N\ and\ Alter\ BP\.gvi" StoragePath="ma_Estimate N and Alter BP.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234397" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Estimate\ N\.gvi" StoragePath="ma_Estimate N.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166455" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Fitting\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166456">
							<SparseEnvoyManagerDependencySource Id="166457" Target=":NullTarget:AAL_Fitting\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166459" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Generation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166460">
							<SparseEnvoyManagerDependencySource Id="166461" Target=":NullTarget:AAL_Generation\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166463" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Geometry\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166464">
							<SparseEnvoyManagerDependencySource Id="166465" Target=":NullTarget:AAL_Geometry\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166467" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Integral_Differentiation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166468">
							<SparseEnvoyManagerDependencySource Id="166469" Target=":NullTarget:AAL_Integral_Differentiation\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166468" Id="173457" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166468" Id="173458" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166468" Id="173459" Name="IntegralDifferentiation">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173460" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Integral\ x\(t\)\.gvi" StoragePath="Integral x(t).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173465" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Integration\ Differentiation\.sli" StoragePath="AAL Integration Differentiation.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Integration Differentiation.sli" Id="173467" Name="AAL\ Integration\ Differentiation\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="173468" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Derivative85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="45" Id="173469" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Integral" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="80" Id="173470" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Integral90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="115" Id="173471" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NumerIntegration_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="150" Id="173472" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NumerIntegration2D_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="181" Id="173473" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NumerIntegration3D_head" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="173466" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Integral\ Method\.gtype" StoragePath="Integral Method.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166471" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Interpolation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166472">
							<SparseEnvoyManagerDependencySource Id="166473" Target=":NullTarget:AAL_Interpolation\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166472" Id="182490" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166472" Id="182491" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166472" Id="182492" Name="Interpolation">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interpolate\ 1D\.gvi" StoragePath="Interpolate 1D.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_1d\ interp\ prepare\ arrays\.gvi" StoragePath="in_1d interp prepare arrays.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_1d\ interp\.gvi" StoragePath="in_1d interp.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_ensure\ monotonic\.gvi" StoragePath="in_ensure monotonic.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182497" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ Ordered\ Table\.gvi" StoragePath="Search Ordered Table.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_derivatives\ for\ Hermite\.gvi" StoragePath="in_derivatives for Hermite.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_Hermite\ interpolating\ polynomial\.gvi" StoragePath="in_Hermite interpolating polynomial.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_Lagrange\ scaled\ Y\ values\.gvi" StoragePath="in_Lagrange scaled Y values.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_interior\ slope\.gvi" StoragePath="in_interior slope.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_one\-sided\ slope\.gvi" StoragePath="in_one-sided slope.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="in_all\ i\ not\ equal\ to\ j\.gvi" StoragePath="in_all i not equal to j.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166475" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Linear_Algebra\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166476">
							<SparseEnvoyManagerDependencySource Id="166477" Target=":NullTarget:AAL_Linear_Algebra\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166476" Id="180338" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166476" Id="180339" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166476" Id="180340" Name="LinearAlgebra">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="180341" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Real\ Matrix\ Power\.gvi" StoragePath="Real Matrix Power.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="180342" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Linear\ Algebra\.sli" StoragePath="AAL Linear Algebra.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Linear Algebra.sli" Id="180343" Name="AAL\ Linear\ Algebra\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="180344" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCondNumber_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="41" Id="180345" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxNorm_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="180346" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxRank_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="103" Id="180347" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxTrace_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="130" Id="180348" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxPseudoInverse_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="157" Id="180349" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxVectorNormH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="184" Id="180350" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CondNumber_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="215" Id="180351" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Norm_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="246" Id="180352" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Rank_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="277" Id="180353" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Trace_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="304" Id="180354" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PseudoInverse_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="331" Id="180355" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="vectorNormH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="358" Id="180356" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCheckPosdef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="385" Id="180357" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCheckSym_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="420" Id="180358" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCheckPosSemiDef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="451" Id="180359" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CheckPosSemiDef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="482" Id="180360" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CheckPosdef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="509" Id="180361" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CheckSym_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="540" Id="180362" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CompactToMatrix_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="563" Id="180363" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEigenVBack_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="602" Id="180364" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixCharacteristicPoly_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="625" Id="180365" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxTranspose_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="652" Id="180366" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEigenValueVector_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="687" Id="180367" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxGenEigenEx_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="722" Id="180368" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxGSVD_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="777" Id="180369" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxHessenberg_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="808" Id="180370" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxKroneckerProd_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="835" Id="180371" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxLyapunov85_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="870" Id="180372" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixBalance_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="905" Id="180373" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixExp_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="928" Id="180374" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixLn_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="951" Id="180375" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixPower_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="974" Id="180376" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrixSqrt_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="997" Id="180377" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxQRDecH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1036" Id="180378" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Cxqrd_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1071" Id="180379" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxQZ80_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1114" Id="180380" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSchur80_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1149" Id="180381" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSVDEx_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1184" Id="180382" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSVDS_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1211" Id="180383" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpecialMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1250" Id="180384" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSVD_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1281" Id="180385" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSylvester81_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1332" Id="180386" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CreateMatrixFromEVs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1359" Id="180387" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSpecialMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1398" Id="180388" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixMul_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1429" Id="180389" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxVect_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1460" Id="180390" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PreallocInvMatrixChoDri_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1491" Id="180391" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EigenVBack_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1530" Id="180392" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixCharacteristicPoly_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1557" Id="180393" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenEigenEx_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1592" Id="180394" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GSVD_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1647" Id="180395" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Hessenberg_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1678" Id="180396" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="KroneckerProd_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1705" Id="180397" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Lyapunov85_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1740" Id="180398" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixBalance_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1775" Id="180399" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixExp_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1798" Id="180400" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixLn_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1825" Id="180401" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Schur80_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1860" Id="180402" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixPower_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1883" Id="180403" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixSqrtH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1906" Id="180404" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="QRDecH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1945" Id="180405" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="qrd_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1980" Id="180406" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="QZ80_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2023" Id="180407" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SVDEx_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2058" Id="180408" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SVDS_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2085" Id="180409" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SVD_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2116" Id="180410" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Sylvester81_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2167" Id="180411" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Transpose_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2190" Id="180412" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BandEqsSetDriH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2221" Id="180413" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BandEqsDriH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2252" Id="180414" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEqsSetBySVDDri82_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2283" Id="180415" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEqsSetByCholeskyDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2314" Id="180416" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxTriEqsSetDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2345" Id="180417" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxBandEqsSetDriH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2376" Id="180418" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxBandEqsDriH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2407" Id="180419" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenLinEqsbySVD2011_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2446" Id="180420" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EqsSetBySVDDri82_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2477" Id="180421" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EqsSetByCholeskyDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2508" Id="180422" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriEqsSetDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2539" Id="180423" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriDiagEqsSetByLU_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2582" Id="180424" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriDiagEqsByLU_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2625" Id="180425" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixToCompact_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2648" Id="180426" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriDiagLU_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2683" Id="180427" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxVectAligned_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2718" Id="180428" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCholeskyLinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2745" Id="180429" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxBCxAlignedCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2780" Id="180430" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxBCxCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2811" Id="180431" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxVectorCxAligned" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2846" Id="180432" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AxVectorCx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2877" Id="180433" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCompact_to_Matrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2904" Id="180434" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCholesky_InvMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2927" Id="180435" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCholesky_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2950" Id="180436" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxTri_InvMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2973" Id="180437" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxTriLinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3000" Id="180438" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxDeterminant_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3031" Id="180439" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotprodCx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3062" Id="180440" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInvMatrixChoDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3085" Id="180441" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInvMatrixLUDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3108" Id="180442" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInvMatrixTriDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3135" Id="180443" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxLU_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3166" Id="180444" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxLULinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3197" Id="180445" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxMatrix_to_Compact_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3228" Id="180446" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="OuterProdCx_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3259" Id="180447" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxVectxAAligned_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3290" Id="180448" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxVectxA_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3317" Id="180449" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxFullCholesky_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3340" Id="180450" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FullCholesky_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3363" Id="180451" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EigenValueVector_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3398" Id="180452" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInitialMatrixH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3425" Id="180453" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InitialMatrixH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3452" Id="180454" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MatrixMulAligned_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3487" Id="180455" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Compact_to_Matrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3514" Id="180456" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Cholesky_InvMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3537" Id="180457" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CholeskyLinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3564" Id="180458" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Cholesky_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3587" Id="180459" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Tri_InvMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3610" Id="180460" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriLinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3637" Id="180461" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Determinant_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3668" Id="180462" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotProduct_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3699" Id="180463" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvMatrixChoDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3722" Id="180464" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvMatrixLUDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3745" Id="180465" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvMatrixTriDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3772" Id="180466" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LU_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3803" Id="180467" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LUInvMatrix_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3830" Id="180468" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LULinEqs_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3861" Id="180469" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Matrix_to_Compact_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3892" Id="180470" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="OuterProd_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3923" Id="180471" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEqsByCholeskyDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3954" Id="180472" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxEqsByLUDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="3985" Id="180473" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxGenLinEqs82_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4020" Id="180474" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenLinEqs82_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4055" Id="180475" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenLinEqs2010_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4090" Id="180476" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EqsByCholeskyDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4121" Id="180477" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EqsByLUDri_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4152" Id="180478" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SymEvectorEvalue_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4183" Id="180479" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="vectxAAligned_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="4214" Id="180480" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="vectxA_head" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="180481" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Complex\ Compact\ Array\.gtype" StoragePath="Complex Compact Array.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="180482" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Real\ Compact\ Array\.gtype" StoragePath="Real Compact Array.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Real\ A\ x\ B\.gvi" StoragePath="Real A x B.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="214562" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Real\ Matrix\ Exp\.gvi" StoragePath="Real Matrix Exp.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166479" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Matrix\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166480">
							<SparseEnvoyManagerDependencySource Id="166481" Target=":NullTarget:AAL_Matrix\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166483" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Measurement\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166484">
							<SparseEnvoyManagerDependencySource Id="166485" Target=":NullTarget:AAL_Measurement\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166484" Id="167340" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166484" Id="167341" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166484" Id="167342" Name="Measurement">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167343" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ 1\ Chan\ \(CDB\)\.gvi" StoragePath="Power Spectrum for 1 Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167442" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_FFT\ Power\ Spectrum\ and\ PS\ Density\ no\ State\ \(CDB\)\.gvi" StoragePath="ma_FFT Power Spectrum and PS Density no State (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167497" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Block\ Size\ no\ State\ \(CDB\)\.gvi" StoragePath="ma_Check Block Size no State (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167503" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Window\ for\ 1\ Chan\ \(CDB\)\.gvi" StoragePath="Scaled Window for 1 Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Two\-sided\ Power\ Spectrum\ \(CDB\)\.gvi" StoragePath="ma_Two-sided Power Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Two\-sided\ FFT\ Spectrum\ \(CDB\)\.gvi" StoragePath="ma_Two-sided FFT Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ \(CDB\)\.gvi" StoragePath="Power Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167666" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Measurement\.sli" StoragePath="AAL Measurement.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Measurement.sli" Id="167675" Name="AAL\ Measurement\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167676" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCrossSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="41" Id="167677" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CrossSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="167678" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="99" Id="167679" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="122" Id="167680" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakD" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="153" Id="167681" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakD2014" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="192" Id="167682" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakDetector" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="262" Id="167683" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Triggerh" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="321" Id="167684" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Triggerh_86" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="372" Id="167685" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="StateLevels32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="427" Id="167686" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="StateLevels" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="482" Id="167687" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CycleRMSAverage32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="557" Id="167688" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CycleRMSAverage" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="632" Id="167689" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeas32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="711" Id="167690" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeas" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="790" Id="167691" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="873" Id="167692" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="956" Id="167693" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1051" Id="167694" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167866" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ 1\ Chan\.gvi" StoragePath="Power Spectrum for 1 Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167867" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ N\ Chan\ \(CDB\)\.gvi" StoragePath="Power Spectrum for N Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ N\ Chan\.gvi" StoragePath="Power Spectrum for N Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_FFT\ Power\ Spectrum\ and\ PS\ Density\ no\ State\.gvi" StoragePath="ma_FFT Power Spectrum and PS Density no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="180337" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ and\ Frequency\ Estimator\.gvi" StoragePath="Power and Frequency Estimator.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166487" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Operations\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166488">
							<SparseEnvoyManagerDependencySource Id="166489" Target=":NullTarget:AAL_Operations\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166491" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Polynomial\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166492">
							<SparseEnvoyManagerDependencySource Id="166493" Target=":NullTarget:AAL_Polynomial\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166492" Id="182503" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166492" Id="182504" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166492" Id="182505" Name="Polynomial">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scalar\ Polynomial\ Evaluation\ \(DBL\)\.gvi" StoragePath="Scalar Polynomial Evaluation (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="error\ code\ mapping\ for\ polynomial\.gvi" StoragePath="error code mapping for polynomial.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Remove\ Zero\ Coefficients\ \(DBL\)\.gvi" StoragePath="Remove Zero Coefficients (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="182514" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Remove\ Zero\ Threshold\ Type\.gtype" StoragePath="Remove Zero Threshold Type.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Remove\ Zero\ Coefficients\ \(CDB\)\.gvi" StoragePath="Remove Zero Coefficients (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\1D\ Polynomial\ Evaluation\ \(CDB\)\.gvi" StoragePath="1D Polynomial Evaluation (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\1D\ Polynomial\ Evaluation\ \(DBL\)\.gvi" StoragePath="1D Polynomial Evaluation (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Polynomial\ Evaluation\ \(CDB\)\.gvi" StoragePath="2D Polynomial Evaluation (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Polynomial\ Evaluation\ \(DBL\)\.gvi" StoragePath="2D Polynomial Evaluation (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scalar\ Polynomial\ Evaluation\ \(CDB\)\.gvi" StoragePath="Scalar Polynomial Evaluation (CDB).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166495" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Probability\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166496">
							<SparseEnvoyManagerDependencySource Id="166497" Target=":NullTarget:AAL_Probability\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166499" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Resampling\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166500">
							<SparseEnvoyManagerDependencySource Id="166501" Target=":NullTarget:AAL_Resampling\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166500" Id="181484" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166500" Id="181485" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166500" Id="181486" Name="Resampling">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="181487" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Decimate\ \(single\ shot\,\ DBL\)\.gvi" StoragePath="Decimate (single shot, DBL).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166503" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Special_Func\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166504">
							<SparseEnvoyManagerDependencySource Id="166505" Target=":NullTarget:AAL_Special_Func\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166504" Id="173461" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166504" Id="173462" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166504" Id="173463" Name="SpecialFunc">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173464" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Spike\ Function\.gvi" StoragePath="Spike Function.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modified\ Bessel\ Function\ Iv\.gvi" StoragePath="Modified Bessel Function Iv.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="GCD\.gvi" StoragePath="GCD.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="182815" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Special\ Functions\.sli" StoragePath="AAL Special Functions.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Special Functions.sli" Id="182816" Name="AAL\ Special\ Functions\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="182817" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Elliptic2_85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="45" Id="182818" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_ErfC" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="70" Id="182819" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_GammaC" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="100" Id="182820" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CosI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="125" Id="182821" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Beta_85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="165" Id="182822" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Dawson" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="190" Id="182823" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Elliptic1_85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="225" Id="182824" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Diln" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="250" Id="182825" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Erf" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="275" Id="182826" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_ExpI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="305" Id="182827" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Fact" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="330" Id="182828" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_FresnelIntegrals" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="360" Id="182829" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Gamma_85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="395" Id="182830" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Gauss_2011" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="435" Id="182831" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CoshI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="460" Id="182832" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_SinhI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="485" Id="182833" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_EllipticJ" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="530" Id="182834" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_KelvinI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="565" Id="182835" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_KelvinK" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="600" Id="182836" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Kummer" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="635" Id="182837" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_LnGamma" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="660" Id="182838" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_LnFact" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="685" Id="182839" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselIr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="715" Id="182840" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselKn" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="745" Id="182841" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_ParabolicCylinder" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="775" Id="182842" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Psi" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="800" Id="182843" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselJs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="830" Id="182844" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_SinI" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="855" Id="182845" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselYs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="885" Id="182846" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Stirling" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="910" Id="182847" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Struve" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="940" Id="182848" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Tricomi" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="975" Id="182849" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_Airy" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1015" Id="182850" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselJr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1045" Id="182851" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_BesselYr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1086" Id="182852" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxBesselKr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1126" Id="182853" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxAiry" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1164" Id="182854" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxBesselHr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1208" Id="182855" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxBesselJr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1247" Id="182856" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxBesselYr" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1286" Id="182857" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LV_CxBesselIr" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="236642" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Function\.gvi" StoragePath="Error Function.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166507" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Statistics\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166508">
							<SparseEnvoyManagerDependencySource Id="166509" Target=":NullTarget:AAL_Statistics\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166511" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Support\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166512">
							<SparseEnvoyManagerDependencySource Id="166513" Target=":NullTarget:AAL_Support\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166515" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Transforms\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166516">
							<SparseEnvoyManagerDependencySource Id="166517" Target=":NullTarget:AAL_Transforms\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166516" Id="167545" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166516" Id="167546" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166516" Id="167547" Name="Transforms">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Complex\ FFT\.gvi" StoragePath="Complex FFT.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167668" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Transforms\.sli" StoragePath="AAL Transforms.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Transforms.sli" Id="167695" Name="AAL\ Transforms\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167696" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DCT_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="41" Id="167697" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DST_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="167698" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDCT_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="99" Id="167699" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDST_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="126" Id="167700" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="173" Id="167701" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DCT_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="208" Id="167702" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DST_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="243" Id="167703" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInvFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="274" Id="167704" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDCT_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="301" Id="167705" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDST_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="328" Id="167706" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReInvFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="359" Id="167707" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="406" Id="167708" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="445" Id="167709" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="484" Id="167710" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="523" Id="167711" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FastHilbertTransformH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="546" Id="167712" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FHTH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="569" Id="167713" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="604" Id="167714" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvCxNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="635" Id="167715" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvFastHilbertTransformH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="658" Id="167716" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvFHTH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="681" Id="167717" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvReNIFFTHCH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="708" Id="167718" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvReNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="739" Id="167719" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTHCH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="766" Id="167720" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTH80_IDP" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Complex\ FFT\.gvi" StoragePath="2D Complex FFT.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Real\ FFT\.gvi" StoragePath="2D Real FFT.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="166519" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Windows\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="166520">
							<SparseEnvoyManagerDependencySource Id="166521" Target=":NullTarget:AAL_Windows\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166520" Id="167537" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166520" Id="167538" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="166520" Id="167539" Name="Windows">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Time\ Domain\ Window\ \(CDB\)\.gvi" StoragePath="Scaled Time Domain Window (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(1D\ CDB\)\.gvi" StoragePath="Window (1D CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167734" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Windows\.sli" StoragePath="AAL Windows.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Windows.sli" Id="167787" Name="AAL\ Windows\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167788" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="50" Id="167789" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxAllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="92" Id="167790" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="127" Id="167791" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NumWinConstH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="375" Id="167792" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenCosWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="405" Id="167793" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxGenCosWinH" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(2D\ DBL\)\.gvi" StoragePath="Window (2D DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(Wfm\)\.gvi" StoragePath="Window (Wfm).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167898" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(Wfms\)\.gvi" StoragePath="Window (Wfms).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI" Id="166523" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
						<SparseEnvoyManager Id="166524">
							<SparseEnvoyManagerDependencySource Id="166525" Target=":NullTarget:Default\ Component" />
						</SparseEnvoyManager>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166861" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Host\ Session\.gtype" StoragePath="LTE v2.2\Types\LTE Host Session.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166871" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="USRP\ bandwidth\.gtype" StoragePath="Common\Types\USRP bandwidth.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166877" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Set Active.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UDP\ Port\ In\ Use\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Check UDP Port In Use.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stop\.gvi" StoragePath="Common\Host\Check Stop.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ RX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ RX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL RX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ Loopback\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL Loopback.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\.gvi" StoragePath="Common\Host\Create Stop.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Stop\ On\ Error\.gvi" StoragePath="Common\Host\Stop On Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ Time\.gvi" StoragePath="Common\Host\Timing Measurement\Get Time.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ and\ Hold\ Maximum\.gvi" StoragePath="Common\Host\Timing Measurement\Get and Hold Maximum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ RX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL RX Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ TX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL TX Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166987" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Receive UDP Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="166992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Send UDP Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167007" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Send\ Status\.gtype" StoragePath="Common\Types\DTP Send Status.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167008" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Pending\ Data\.gtype" StoragePath="Common\Types\DTP Pending Data.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167070" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Configure\ RF\ Timing\ Offset\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Configure RF Timing Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167089" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Socket\ Option\.gvi" StoragePath="Common\Host\Set Socket Option.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167143" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate SNR.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Add\ Header\ and\ CRC\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Add Header and CRC.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Header\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167158" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Extract\ Packet\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Extract Packet.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167168" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE DL RX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167173" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE DL TX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167179" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\ Notifier\.gvi" StoragePath="Common\Host\Create Stop Notifier.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ USRP\ Data\ Clock\ Rate\ and\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Check USRP Data Clock Rate and Bandwidth.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167312" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ U8\ array\.gvi" StoragePath="Common\Host\Search U8 array.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167317" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Extract\ States\.gtype" StoragePath="Common\Types\DTP Extract States.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167318" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Check\ Header\ and\ CRC\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Check Header and CRC.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167335" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Subframe\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Subframe SNR.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167381" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167427" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Raw\ SNR\ to\ Unbiased\ Estimates\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Map Raw SNR to Unbiased Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167432" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Signal\ and\ Noise\ Power\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Signal and Noise Power.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167585" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167900" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Constants\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Constants.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167902" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167904" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Add\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Add Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Constants\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Constants.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167908" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Create\ Sessions\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Create Sessions.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167910" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Create\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Create.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Delete\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Delete.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167914" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Init\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Init.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167916" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Readers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Readers.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Writers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Writers.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167920" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\ From\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read From Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167922" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Remove\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Remove Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167926" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Send\ To\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Send To Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Write\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Write.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167934" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Device\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Device Location.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167936" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ General\ Message\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE General Message Header.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167938" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ RX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC RX Config.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167940" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ TX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC TX Config.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167942" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Confirm\ Check\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Confirm Check Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167944" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ DL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config DL Grant Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167946" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ UL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config UL Grant Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167948" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Config\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Config Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167950" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167952" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DLSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DLSCH Config Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167954" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Location.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167956" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Type\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Type.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167958" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\ Defined\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID Defined.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167960" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167962" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ UL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message UL TX Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167964" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ SAP\ Sub\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE SAP Sub Header.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ CCE\ Offset\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check CCE Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Confirm\ Mode\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Confirm Mode.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Count\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Count.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Messages.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check General Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MCS\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MCS.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ Body\ Length\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message Body Length.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ ID\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message ID Location Field.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ Type\ ID\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message Type ID.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167986" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Number\ Sub\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Number Sub Messages.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167988" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\ Range\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index Range.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="167998" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode General Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168004" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ ID\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message ID.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168006" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168010" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168012" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Config Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168014" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168016" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168018" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168020" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168022" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ Map\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP Map Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168024" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168026" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168028" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168030" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168032" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168034" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Sub Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168036" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode General Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Confirm\ Message\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Confirm Message.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168040" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168042" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168044" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168046" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Config Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168050" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168052" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168054" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ UL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP UL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168056" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP UL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168058" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168060" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode Sub Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Message\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Map Message Location Field.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168064" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Generate\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Generate RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168066" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ PHY\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive PHY Confirm.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168068" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168070" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Abstraction\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Abstraction.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168074" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Handler\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Handler.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\ RT\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive Timing Indication RT.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168400" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Reader\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Reader.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168401" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Writer\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Writer.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168402" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Delete\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Delete FIFO.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168408" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Writer.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168413" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Reader.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168419" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="unlink\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\unlink.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168424" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="close\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\close.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168430" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Reader.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168435" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Write Pipe.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168440" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Writer.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168445" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Create FIFO.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168451" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Read Pipe.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168458" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Convert\ Errno\ to\ LabVIEW\ Error\.gvi" StoragePath="Common\Host\Linux RT Pipes\Convert Errno to LabVIEW Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary,ProcessBackedProjectServiceMetaFactory" Id="168463" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="system\ calls\.sli" StoragePath="Common\Host\Linux RT Pipes\System Calls\system calls.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="system calls.sli" Id="168525" Name="system\ calls\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="168526" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="mkfifo" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="37" Id="168527" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="open" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="66" Id="168528" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="close" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="87" Id="168529" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unlink" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="109" Id="168530" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="read" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="140" Id="168531" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="write" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="185" Id="168532" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="__errno_location" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="203" Id="168533" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetErrnoValue" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="244" Id="168534" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="strerror_r" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="280" Id="168535" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="timerfd_create" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="363" Id="168536" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="timerfd_settime" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="306" Id="168537" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_create1" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="327" Id="168538" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_ctl" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="402" Id="168539" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_wait" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="487" Id="168540" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetErrnoValue" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="519" Id="168541" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="fcntl_int32" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168470" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="open\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\open.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_create.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168480" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_create.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168485" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_ctl\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_ctl.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168490" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_operations\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_operations.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168491" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="clockid\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\clockid.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168492" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event_names\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event_names.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Pipe\ Size\.gvi" StoragePath="Common\Host\Linux RT Pipes\Set Pipe Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="write\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\write.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168503" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Errno\.gvi" StoragePath="Common\Host\Linux RT Pipes\Clear Errno.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\read.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_settime\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_settime.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="168518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_wait\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_wait.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168523" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="itimerspec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\itimerspec.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168524" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="timespec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\timespec.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168542" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="errno\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\errno.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168543" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168544" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_events\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_events.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Abort\ Stream\.gvi" StoragePath="USRP RIO\Host\Abort Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate\ Sample\ Rate\.gvi" StoragePath="USRP RIO\Host\Calculate Sample Rate.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stream\ Status\.gvi" StoragePath="USRP RIO\Host\Check Stream Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\ Shift\.gvi" StoragePath="USRP RIO\Host\Configure Frequency Shift.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\.gvi" StoragePath="USRP RIO\Host\Configure Frequency.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Common\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Common).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Gain\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Gain).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Level\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Level).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="170518" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Mode\.gtype" StoragePath="USRP RIO\Host\Configure Signal Mode.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="170520" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Parameters\.gtype" StoragePath="USRP RIO\Host\Configure Signal Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Initiate\ Stream\.gvi" StoragePath="USRP RIO\Host\Initiate Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Abort\ Receive\ Stream\.gvi" StoragePath="USRP RIO\LTE Host\LTE Abort Receive Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Apply\ AGC\ Output\.gvi" StoragePath="USRP RIO\LTE Host\LTE Apply AGC Output.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Power\ Calibration\ Offset\.gvi" StoragePath="USRP RIO\LTE Host\LTE Calculate Power Calibration Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Control\ Power\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE Control Power Gain.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ Frontend\.gvi" StoragePath="USRP RIO\LTE Host\LTE Disable Frontend.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Cleanup.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170538" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ eNodeB\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE eNodeB Host Cleanup.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ eNodeB\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE eNodeB Host Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170542" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ Clock\ Rate\.gvi" StoragePath="USRP RIO\LTE Host\LTE RF Clock Rate.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RF\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RF.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ TX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170550" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Cleanup.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170552" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Unbundle\ Session\.gvi" StoragePath="USRP RIO\LTE Host\LTE Unbundle Session.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="170556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Calculate\ Level\ From\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE USRP Calculate Level From Gain.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="171576" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Streaming\ Xvcr\ FPGA\ Ref\.gtype" StoragePath="USRP RIO\Host\Streaming Xvcr FPGA Ref.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="172501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic DL Tx Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="172505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receice\ PDSCH\ Decoding\ Status\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receice PDSCH Decoding Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Feedback\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Align Feedback Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Average\ Error\ Rate\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate Average Error Rate.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ DL\ Throughput\ and\ BLER\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate DL Throughput and BLER.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173500" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ RX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate RX Power Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ TX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate TX Power Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ UL\ Throughput\ and\ BLER\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate UL Throughput and BLER.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Collect\ DL\ Status\ Info\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Collect DL Status Info.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ TX\ Trigger\ Offset\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Compute TX Trigger Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ Dynamic\ DL\ TX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Create Dynamic DL TX Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DCI Interpreter DCI1x.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ ACK\ NACK\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Decode ACK NACK.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Determine\ Configuration\ Trigger\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Determine Configuration Trigger.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DL TTI Configuration To U64.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Payload\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Received\ DCI\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Received DCI.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ ADC\ and\ IFFT\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Get ADC and IFFT Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interpret\ PUSCH\ Payload\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Interpret PUSCH Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MCS\ Regulation\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE MCS Regulation.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Channel\ Decoder\ Status\ from\ U32\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE PDSCH Channel Decoder Status from U32.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Constellation\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Constellation Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ DL\ BB\ Power\ and\ sync\ status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read DL BB Power and sync status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173538" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDCCH\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDCCH Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDSCH\ Decoder\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDSCH Decoder Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173542" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PUSCH\ Decoder\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PUSCH Decoder Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ and\ TX\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX and TX Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ BB\ Power\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX BB Power.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173550" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173552" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ UL\ BB\ Power\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read UL BB Power.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ UL\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read UL Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U32\ to\ CDB\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U32 to CDB.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173558" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ to\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U64 to Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="173560" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE UL TTI Configuration To U64.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177962" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ PDSCH\ MAC\ PDU\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive PDSCH MAC PDU.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Calculate Transport Block Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Assembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Assembly.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177973" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Disassembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Disassembly.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare Tx Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="177981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TTI\ Counter\ to\ SFN\ and\ TTI\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE TTI Counter to SFN and TTI.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="178983" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic UL Tx Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="178989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ UL\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare UL Tx Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179277" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ UL\ RX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable UL RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179282" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ RX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL RX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179287" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic UL Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179292" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ PUSCH\ MAC\ PDU\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive PUSCH MAC PDU.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179297" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receice\ PUSCH\ Decoding\ Status\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receice PUSCH Decoding Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179302" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE UL RX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179307" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ UL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable UL TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179312" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179317" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Set Active.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179322" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="179327" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE UL TX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="187128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\ from\ PRB\ Allocation\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Calculate Transport Block Size from PRB Allocation.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="187130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="187132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UERS\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check UERS MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="187146" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL TX Config Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="187152" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ UL\ TX\ Config\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message UL TX Config Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="187154" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ UERS\ Check\ Pararmeter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE UERS Check Pararmeter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="189207" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Handle\ DL\ TX\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Handle DL TX Confirm.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="189213" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Request\ Information\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Request Information.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="189215" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Dequeue\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Dequeue Requests.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="189221" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Enque\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Enque Requests.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191350" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191405" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191406" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191461" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191462" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="193613" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Compute Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="193619" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="203756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ System\ Model\ Name\.gvi" StoragePath="Common\Host\Get System Model Name.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="205909" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Confirmation\ States\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Confirmation States.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="208061" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Subframe\ for\ Transmit\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Check Subframe for Transmit.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="208067" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Subframe\ Type\.gtype" StoragePath="LTE v2.2\Types\LTE Subframe Type.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="210222" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\ Index\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session Index.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="210230" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Transport\ Session\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Get Transport Session.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="212389" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Clean\ Up\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Clean Up.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="214556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Right\ Trim\ String\.gvi" StoragePath="Common\Host\Right Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="214563" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Trim\ String\.gvi" StoragePath="Common\Host\Left Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="214569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trim\ String\.gvi" StoragePath="Common\Host\Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="223279" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RT\ Parameters\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup RT Parameters.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="223285" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ ULSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message ULSCH Config Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="225458" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Device\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Read Device Bandwidth.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="227664" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Error\ Report\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Generate Error Report.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="229844" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ External\ MAC\ Output\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Read External MAC Output.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="232024" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ Socket\ Option\.gvi" StoragePath="Common\Host\Get Socket Option.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="232029" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mkfifo\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\mkfifo.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="232119" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Random\ Unsigned\.gvi" StoragePath="Common\Host\Random Unsigned.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="236636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Remove\ Timed\ Loop\ Abort\ Error\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Remove Timed Loop Abort Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="247578" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U16 Dominant Increment.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="247580" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U32\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U32 Dominant Increment.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="247582" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U8\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U8 Dominant Increment.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory,RealTimeVI" Id="249978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Host\ eNodeB\.gvi" StoragePath="LTE Host eNodeB.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Create\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Create Notifier.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271110" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Destroy\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Destroy Notifier.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271112" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Receive\ Notivication\.gvi" StoragePath="Multi-RAT\RT Startup Receive Notivication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271114" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Send\ Notification\.gvi" StoragePath="Multi-RAT\RT Startup Send Notification.gvi" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166751" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
						<UDRRepositoryManagerDefinition Location="" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166752" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166753" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.RT" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\RT&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167075" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Get\ CPU\ Loads\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167209" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Get\ Number\ of\ CPUs\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167211" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="CPU\ Load\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167212" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ni_emb\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="ni_emb.sli" Id="167254" Name="ni_emb\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="9" Id="167255" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LedOutput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="34" Id="167256" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LedInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="53" Id="167257" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PrintStringToConsole" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="74" Id="167258" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetHighResTimestampFreq" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="94" Id="167259" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetHighResTimestamp" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="120" Id="167260" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="UserSwitchInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="139" Id="167261" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SystemSwitchInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="158" Id="167262" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetNumCPUs" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="174" Id="167263" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetCPULoad" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167310" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Set\ CPU\ Pool\ Assignments\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167311" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RT\ CPU\ Pool\ Assignments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Set\ CPU\ Pool\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167415" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RT\ CPU\ Pool\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167416" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="System\ Mask\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167417" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Timed\ Structures\ Mask\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167477" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="CPU\ Mask\.gtype" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166754" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166933" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167360" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="node_template_TimingPrimitives\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167365" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167422" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167439" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167441" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167451" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167452" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167549" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167587" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_CP_Gain_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167612" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167613" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167614" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167615" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167616" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKout_OSCin_Sel_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167617" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167618" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167619" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R6\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167620" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKout_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167621" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R7\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167622" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R8\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167623" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R10\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167624" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__FEEDBACK_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167625" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__VCO_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167626" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__Reserved1_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167627" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__OSCout_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167628" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R11\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167629" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__SYNC_Status_CLKin_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167630" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__SYNC_CLKin2_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167631" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167632" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R12\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167633" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__HOLDOVER_MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167634" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LD_HOLDOVER_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167635" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LD_HOLDOVER_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167636" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R13\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167637" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_SELECT_MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167638" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__Status_CLKin_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167639" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R14\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167640" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_BUF_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167641" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LOS_TIMEOUT_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167642" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R15\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167643" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R16\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167644" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__XTAL_LVL_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167645" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R24\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167646" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_WND_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167647" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_N_R_DLY_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167648" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_R4_R3_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167649" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_C3_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167650" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_C4_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167651" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R25\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167652" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R26\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167653" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL_CP_POL_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167654" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_WND_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167655" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R27\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167656" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_PreR_DIV_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167657" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_CP_Gain_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167658" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R28\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167659" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R29\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167660" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_FAST_PDF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167661" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__OSCin_FREQ_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167662" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R30\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167663" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R31\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173703" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Register\ to\ Address\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="173705" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Registers\.gtype" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166755" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166756" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166862" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__IQ\ Imbalance\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166863" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__niUsrpRio\ Session\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166864" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Bus\ Session\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166865" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Semaphore\ RefNum\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166866" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__DB\ Queue\ Reference\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166867" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166868" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Device\ Data\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166869" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Characterization\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166870" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Characterization\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Simple\ Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="166964" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TimedLoopMode\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166965" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Error\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Build\ Error\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Fire\ Software\-Triggered\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filter\ Error\ Codes\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filter\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="166986" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Multiplex\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167049" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Generate\ Error\ Report\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167076" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Session\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167077" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="General\ Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167094" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Stop\ Timed\ Structure\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167105" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Code\ For\ Multiple\ Errors\ In\ One\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Parse\ Protocol\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167107" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(multiple\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Flatten\ Error\ \(multiple\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167109" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Error\ Or\ Warning\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167110" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Flatten\ Error\ \(call\ chain\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167111" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lvalarms\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lvalarms.sli" Id="167239" Name="lvalarms\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="9" Id="167240" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetPoolAffinityMask__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="33" Id="167241" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcDeleteName__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="77" Id="167242" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcNewTickTimerLV__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="114" Id="167243" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcNewTSCLV__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="175" Id="167244" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CreateSoftwareTriggerTimingSource__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="199" Id="167245" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AlarmAbort__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="279" Id="167246" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetGroupMember__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="338" Id="167247" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ResetGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="365" Id="167248" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FireSoftwareTriggerTimingSource__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="394" Id="167249" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AlarmAddToGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="446" Id="167250" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AbortGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="480" Id="167251" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetLogMode__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="498" Id="167252" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetAlarmName__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="541" Id="167253" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetLoggedData__NATIONAL_INSTRUMENTS_lvalarms" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Extract\ Aggregated\ Errors\ Or\ Self\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Warning\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Localization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167125" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="localization\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167126" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Description\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167127" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trim\ Whitespace\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Location\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167129" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="whitespace\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167131" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Close\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Enable\ Front\ End\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Open\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167210" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Cluster\ From\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167238" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Daughterboard\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167264" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lv_GEH\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lv_GEH.sli" Id="167361" Name="lv_GEH\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167362" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NCGGeneralErrorHandler" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167265" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Parent\ Ref\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167266" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Boolean\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167267" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(multiple\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167268" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="error\ protocol\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167269" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepend\ Protocol\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167275" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(call\ chain\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167281" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Parse\ Scope\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167292" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Demultiplex\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167293" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Code\ Database\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167294" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Special\ Tags\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167295" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(call\ chain\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167296" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(location\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167297" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Multiple\ Description\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167298" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Find\ Tag\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167299" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Call\ Chain\ To\ String\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167300" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Update\ ATR\ State\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167301" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167302" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Decode\ Daughterboard\ Names\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167303" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Dequeue\ DB\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167304" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Enqueue\ DB\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167305" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Send\ Radio\ Commands\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167306" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Default\ ATR\ States\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167307" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Device\ Subfunction\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Close\ Session\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167309" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Release\ Semaphore\ Reference\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167323" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configuration\ FPGA\ Ref\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167324" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Front\ End\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167325" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ Persistent\ Device\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167326" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Clocking\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167327" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Radio\ Settings\ Versions\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167328" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Open\ Session\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167329" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Reset\ CPLD\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167330" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Verify\ Hardware\ Version\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167331" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Versions\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167332" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Cache\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167333" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="getRioInterfaceNumberFromFpgaRef\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167334" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Obtain\ Semaphore\ Reference\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167352" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Map\ Channel\ to\ Characterization\ Data\ Index\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167358" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ state\ data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167359" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__CPLD\ Power\ Mode\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167363" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ Configuration\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167364" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="lv_GEH_userDefinedDescriptions\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167366" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__RF\ Channel\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167367" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Settings\ Packet\ Destination\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167368" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lv_error\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lv_error.sli" Id="167443" Name="lv_error\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2" Id="167444" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GGetOneErrorCode" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167369" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(location\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167370" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ and\ Replace\ Pattern\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167371" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TagReturnType\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Elapsed\ Time\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167387" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167388" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RemoveNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167389" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Semaphore\ Refnum\ Core\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167390" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__DB\ Types\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167391" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__usrpDboardId\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167392" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Radio\ Registers\ Command\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167393" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Write\ Register\ Array\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167394" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Radio\ Responses\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167395" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Release\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Acquire\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167397" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Settings\ Packet\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167398" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ ATR\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167399" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ATR\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167400" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ ATR\ Construction\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167401" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ADC\ Gain\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167402" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Coerce\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167403" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Gain\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167404" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167405" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Characterization\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167406" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Device\ Data\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167407" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Characterization\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167408" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Data\ Section\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167409" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="_nirio_device_attributes\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167410" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="_nirio_device_attrGet32\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167411" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167412" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Set\ Instruction\ FIFO\ Depth\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167413" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Constants\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167418" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Clocks\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167419" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ Initial\ ATR\ States\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167420" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Radio\ SPI\ Divider\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167421" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Write\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167423" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Map\ Global\ Registers\ Address\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167424" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Default\ ATR\ Values\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167425" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="AddNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Validate\ Semaphore\ Size\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167437" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Read\ Request\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Register\ Array\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167440" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167445" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="subElapsedTime\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167446" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="GetNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167447" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Not\ A\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167448" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Encode\ Instruction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167449" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Notify\ Host\ Cmd\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167453" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ IQ\ Imbalance\ Correction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167454" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Gain\ Setting\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Level\ Range\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167466" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Active\ Antenna\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167467" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Index\ From\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167468" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Gain\ Bit\ Mask\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167469" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Gain\ Bit\ Mask\ WBX\ Tx\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167470" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167471" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Read\ EEPROM\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167472" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Device\ Data\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167473" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Query\ Status\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167474" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__What\ to\ Query\ for\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Characterization\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167476" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(Characterization\ Data\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167478" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Host\ Register\ Read\ Cmd\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167488" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ DAC\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ADC\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167490" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Wait\ until\ Done\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167491" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__What\ to\ Wait\ for\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Clock\ Select\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ LMK04816\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Write\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167495" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ SPI\ Targets\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ ATR\ SPI\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FormatTime\ String\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U16\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U32\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U8\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Antenna\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ LO\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_read\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_close\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_open\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(LV\ Timestamp\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(F32\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167527" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Access\ DAC\ SPI\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ LMK04816\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Send\ LMK04816\ SPI\ Commands\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167533" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Data\ Clock\ Rate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Data\ Clock\ Rate\ and\ Bandwidth\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Daughterboard\ Clock\ Rate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167542" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Reference\ Frequency\ Select\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__SPI\ Addr\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167579" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="niusrprio.sli" Id="167669" Name="niusrprio\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="167670" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_close" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="29" Id="167671" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_enumerate" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="60" Id="167672" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_open" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="83" Id="167673" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_read" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="118" Id="167674" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_write" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167580" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ CPLD\ Register\ TXDRV\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167582" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ Coercion\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167583" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ LO\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167584" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167586" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Global\ Registers\ LMK04816\ SPI\ Command\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167588" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R8\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167589" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167590" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167591" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167592" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167593" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167594" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167595" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R6\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167596" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R10\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167597" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R7\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167598" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R11\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167599" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R12\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167600" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R15\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167601" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R25\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167602" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R14\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167603" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R13\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167604" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R24\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167605" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R16\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167606" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R28\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167607" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R29\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167608" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R30\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167609" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R26\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167610" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R27\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167611" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__LMK04816\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167721" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Encode\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Decode\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167723" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ WBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167724" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ SBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ CBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Coerce\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__LO\ LPF\ Enable\ Update\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Generate\ UBX\ LO\ Power\ State\ Config\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167729" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ CPLD\ Frequency\ Settings\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167731" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Global\ Registers\ SPI\ Control\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ LMK04816\ SPI\ Instruction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167810" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__CPLD\ Settings\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167811" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Dividers\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167812" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Coerced\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167813" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ MAX2870\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167814" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Synthesizer\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167815" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167816" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167817" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167818" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167819" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167820" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167821" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167822" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167823" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167824" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167825" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167826" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167827" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tune\ Synth\ ADF4351\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167829" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ ADF4351\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167830" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tuning\ Constraints\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167831" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ MAX2871\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167832" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Synthesizer\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167833" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167834" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167835" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167836" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167837" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167838" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167839" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Determine\ LO\ Frequency\ Band\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Band\ Index\ to\ UBX\ TX\ Band\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167841" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tune\ UBX\ LO\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167842" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ LO\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167843" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Band\ Index\ to\ UBX\ RX\ Band\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167844" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167847" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167848" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167849" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167850" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167851" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167854" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167855" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167856" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tuning\ Settings\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167857" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ TX\ LO\ Band\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="167858" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ RX\ LO\ Band\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167860" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167865" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Determine\ UBX\ LO\ Output\ Power\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="167892" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ for\ Equality\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="168407" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="168418" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="System\ Exec\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="168429" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="System\ Exec\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="System Exec.sli" Id="168456" Name="System\ Exec\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="168457" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SystemExec_Wrapper" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="168450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Software\-Triggered\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168468" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="SystemExec_Wrapper_wkDir\ in_Term4_ID82\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="168469" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="SystemExec_Wrapper_waitUntilCompletion\ in_Term13_ID82\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Host\.lvlib__Clear\ Future\ Event\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="173704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Host\.lvlib__Session\ to\ Register\ Bus\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="191463" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Display\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="191464" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Translate\ NG\ to\ CG\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="191465" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\ Dialog\ Type\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ to\ Spreadsheet\ File\ \(DBL\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Spreadsheet\ String\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="218929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Path\ and\ Not\ Empty\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="227635" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Upgrade\ To\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="227636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Call\ Chain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="227637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Call\ Chain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234378" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MT\ Downconvert\ Passband\ \(Real\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_Validate\ Downconversion\ Parameters\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234380" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_Error\ Codes\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234383" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_complex\ modulator\(real\ input\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234384" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_Set\ Error\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234385" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Modulation_lvanlys\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="Modulation_lvanlys.sli" Id="234391" Name="Modulation_lvanlys\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="234392" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxComplexModulatorH" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="48" Id="234393" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReComplexModulatorH" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="96" Id="234394" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRCoefs" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234386" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_Validate\ Passband\ Sampling\ Rate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234387" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_Validate\ WFD\ Real\ Waveform\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234395" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mod_WFErrorHandler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="234396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Current\ VIs\ Path\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="236635" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TimedLoopWakeupReason\.gtype" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166720" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166721" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166722" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166723" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="166724" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.RT" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\RT&quot;" />
				</EmbeddedDefinitionReference>
			</NameScopingEnvoy>
			<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/SystemDesigner/Usrp/SystemModel}Process.RealTimeFpgaExternalDeviceTarget,Fpga,InProcessFPGASimulationTarget,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory" Id="166236" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="FPGA\ Target">
				<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.BoardIo,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo" Id="166237" Name="BoardIo">
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF Control Command Reset" Id="166238" Name="RF\ Control\ Command\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Reset" Id="166239" Name="Data\ Clock\ PLL\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Locked" Id="166240" Name="Data\ Clock\ PLL\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DAC FIFO Reset" Id="166241" Name="DAC\ FIFO\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Reset" Id="166242" Name="ADC\ Clock\ PLL\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Locked" Id="166243" Name="ADC\ Clock\ PLL\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" Id="166244" Name="RF\ 0\/Rx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" Id="166245" Name="RF\ 0\/Rx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" Id="166246" Name="RF\ 0\/Rx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" Id="166247" Name="RF\ 0\/Rx\/Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="166248" Name="RF\ 0\/Rx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" Id="166249" Name="RF\ 0\/Rx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="166250" Name="RF\ 0\/Rx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" Id="166251" Name="RF\ 0\/Tx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" Id="166252" Name="RF\ 0\/Tx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" Id="166253" Name="RF\ 0\/Tx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="166254" Name="RF\ 0\/Tx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" Id="166255" Name="RF\ 0\/Tx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="166256" Name="RF\ 0\/Tx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data In" Id="166257" Name="RF\ 0\/Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Last" Id="166258" Name="RF\ 0\/Control\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data Valid" Id="166259" Name="RF\ 0\/Control\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Ready for Input" Id="166260" Name="RF\ 0\/Control\ Ready\ for\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Out" Id="166261" Name="RF\ 0\/Response\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Last" Id="166262" Name="RF\ 0\/Response\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Valid" Id="166263" Name="RF\ 0\/Response\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Ready for Output" Id="166264" Name="RF\ 0\/Response\ Ready\ for\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" Id="166265" Name="RF\ 1\/Rx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" Id="166266" Name="RF\ 1\/Rx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" Id="166267" Name="RF\ 1\/Rx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" Id="166268" Name="RF\ 1\/Rx\/Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="166269" Name="RF\ 1\/Rx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" Id="166270" Name="RF\ 1\/Rx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="166271" Name="RF\ 1\/Rx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" Id="166272" Name="RF\ 1\/Tx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" Id="166273" Name="RF\ 1\/Tx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" Id="166274" Name="RF\ 1\/Tx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="166275" Name="RF\ 1\/Tx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" Id="166276" Name="RF\ 1\/Tx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="166277" Name="RF\ 1\/Tx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data In" Id="166278" Name="RF\ 1\/Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Last" Id="166279" Name="RF\ 1\/Control\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data Valid" Id="166280" Name="RF\ 1\/Control\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Ready for Input" Id="166281" Name="RF\ 1\/Control\ Ready\ for\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Out" Id="166282" Name="RF\ 1\/Response\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Last" Id="166283" Name="RF\ 1\/Response\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Valid" Id="166284" Name="RF\ 1\/Response\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Ready for Output" Id="166285" Name="RF\ 1\/Response\ Ready\ for\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DRAM Ready" Id="166286" Name="DRAM\ Ready" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data In" Id="166287" Name="Global\ Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data Out" Id="166288" Name="Global\ Control\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Address" Id="166289" Name="Global\ Control\ Address" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Select" Id="166290" Name="Global\ Control\ Select" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Write Enable" Id="166291" Name="Global\ Control\ Write\ Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Cycle Enable" Id="166292" Name="Global\ Control\ Cycle\ Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Strobe" Id="166293" Name="Global\ Control\ Strobe" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Acknowledge" Id="166294" Name="Global\ Control\ Acknowledge" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Reset" Id="166295" Name="Global\ Control\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Clock Chip Locked" Id="166296" Name="Clock\ Chip\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Reference Clock" Id="166297" Name="Reference\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Locked" Id="166298" Name="GPS\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS PPS" Id="166299" Name="GPS\ PPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In" Id="166300" Name="GPS\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Valid" Id="166301" Name="GPS\ Data\ In\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Ready For Input" Id="166302" Name="GPS\ Data\ In\ Ready\ For\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out" Id="166303" Name="GPS\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Valid" Id="166304" Name="GPS\ Data\ Out\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Ready For Output" Id="166305" Name="GPS\ Data\ Out\ Ready\ For\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA" Id="166306" Name="GPS\ NMEA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Valid" Id="166307" Name="GPS\ NMEA\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Ready For Input" Id="166308" Name="GPS\ NMEA\ Ready\ For\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig In" Id="166309" Name="PPS\ Trig\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig Out" Id="166310" Name="PPS\ Trig\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/TX1 RX1" Id="166311" Name="LED\/RF\ 0\/TX1\ RX1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/RX2" Id="166312" Name="LED\/RF\ 0\/RX2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/REF" Id="166313" Name="LED\/REF" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/PPS" Id="166314" Name="LED\/PPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/GPS" Id="166315" Name="LED\/GPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/LINK" Id="166316" Name="LED\/LINK" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/TX1 RX1" Id="166317" Name="LED\/RF\ 1\/TX1\ RX1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/RX2" Id="166318" Name="LED\/RF\ 1\/RX2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 0" Id="166319" Name="AUX\ I\/O\ 0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 1" Id="166320" Name="AUX\ I\/O\ 1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 2" Id="166321" Name="AUX\ I\/O\ 2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 3" Id="166322" Name="AUX\ I\/O\ 3" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 4" Id="166323" Name="AUX\ I\/O\ 4" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 5" Id="166324" Name="AUX\ I\/O\ 5" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 6" Id="166325" Name="AUX\ I\/O\ 6" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 7" Id="166326" Name="AUX\ I\/O\ 7" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 8" Id="166327" Name="AUX\ I\/O\ 8" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 9" Id="166328" Name="AUX\ I\/O\ 9" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 10" Id="166329" Name="AUX\ I\/O\ 10" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 11" Id="166330" Name="AUX\ I\/O\ 11" />
				</ContentReference>
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ReliableClkIn" Id="166331" Name="ReliableClkIn" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BusClk" Id="166332" Name="BusClk" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DmaClk" Id="166333" Name="DmaClk" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RioClk40" Id="166334" Name="\40\ MHz\ Onboard\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk" Id="166335" Name="Data\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk2x" Id="166336" Name="Data\ Clock\ x2" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk3x" Id="166337" Name="Data\ Clock\ x3" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramUserClk" Id="166338" Name="DRAM\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/Dram0ClkUser" Id="166339" Name="Dram0ClkUser" />
				<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaSclSubtarget,Fpga,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory,SCL" Id="166340" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Single\-Cycle\ Logic">
					<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
					<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy" Id="166534" ModelDefinitionType="BuildSpecification" Name="Interactive">
						<BuildSpecificationDefinition Id="166535" TopLevelComponentRefId="166540" xmlns="http://www.ni.com/GComponent.xsd">
							<CompilerSymbolTable Id="166536" xmlns="http://www.ni.com/PlatformFramework" />
							<ComponentConfigurationReference AssociatedEnvoyId="166537" ConfigName="Default" Id="166540" />
						</BuildSpecificationDefinition>
						<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="166537" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
							<SparseEnvoyManager Id="166538">
								<SparseEnvoyManagerDependencySource Id="166539" Target=":NullTarget:Default\ Component" />
							</SparseEnvoyManager>
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="166762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
							<UDRRepositoryManagerDefinition Location="" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166763" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166764" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166765" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166766" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166729" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166730" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166731" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166732" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaHardwareSubtarget,Fpga,InProcessFPGATarget,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory" Id="166341" MirrorName=":FPGA\ Target" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="ImplicitHardwareSubtarget">
					<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
					<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaSclSubtarget,Fpga,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory,SCL" Id="166552" MirrorName=":FPGA\ Target:Single\-Cycle\ Logic" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Single\-Cycle\ Logic">
						<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
						<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy" Id="166553" MirrorName=":FPGA\ Target:Single\-Cycle\ Logic:Interactive" ModelDefinitionType="BuildSpecification" Name="Interactive">
							<BuildSpecificationDefinition Id="166554" TopLevelComponentRefId="166719" xmlns="http://www.ni.com/GComponent.xsd">
								<CompilerSymbolTable Id="166555" xmlns="http://www.ni.com/PlatformFramework" />
								<ComponentConfigurationReference AssociatedEnvoyId="166556" ConfigName="Default" Id="166719" />
							</BuildSpecificationDefinition>
							<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="166556" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component">
								<SparseEnvoyManager Id="166557">
									<SparseEnvoyManagerDependencySource Id="166558" Target=":NullTarget:Default\ Component" />
								</SparseEnvoyManager>
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="166741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
								<UDRRepositoryManagerDefinition Location="" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166742" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166743" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166744" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166745" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
							</EmbeddedDefinitionReference>
						</NameScopingEnvoy>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166737" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166738" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166739" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166740" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.BoardIo,ProcessBackedProjectServiceMetaFactory" Id="166559" Name="BoardIo">
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166560" Name="RF\ Control\ Command\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166561" Name="Data\ Clock\ PLL\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166562" Name="Data\ Clock\ PLL\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166563" Name="DAC\ FIFO\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166564" Name="ADC\ Clock\ PLL\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166565" Name="ADC\ Clock\ PLL\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="166566" Name="RF\ 0\/Rx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="166567" Name="RF\ 0\/Rx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166568" Name="RF\ 0\/Rx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166569" Name="RF\ 0\/Rx\/Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166570" Name="RF\ 0\/Rx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166571" Name="RF\ 0\/Rx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166572" Name="RF\ 0\/Rx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="166573" Name="RF\ 0\/Tx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="166574" Name="RF\ 0\/Tx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166575" Name="RF\ 0\/Tx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166576" Name="RF\ 0\/Tx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166577" Name="RF\ 0\/Tx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166578" Name="RF\ 0\/Tx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166579" Name="RF\ 0\/Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166580" Name="RF\ 0\/Control\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166581" Name="RF\ 0\/Control\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166582" Name="RF\ 0\/Control\ Ready\ for\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166583" Name="RF\ 0\/Response\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166584" Name="RF\ 0\/Response\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166585" Name="RF\ 0\/Response\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166586" Name="RF\ 0\/Response\ Ready\ for\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="166587" Name="RF\ 1\/Rx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="166588" Name="RF\ 1\/Rx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166589" Name="RF\ 1\/Rx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166590" Name="RF\ 1\/Rx\/Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166591" Name="RF\ 1\/Rx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166592" Name="RF\ 1\/Rx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166593" Name="RF\ 1\/Rx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="166594" Name="RF\ 1\/Tx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="166595" Name="RF\ 1\/Tx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166596" Name="RF\ 1\/Tx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166597" Name="RF\ 1\/Tx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166598" Name="RF\ 1\/Tx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166599" Name="RF\ 1\/Tx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166600" Name="RF\ 1\/Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166601" Name="RF\ 1\/Control\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166602" Name="RF\ 1\/Control\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166603" Name="RF\ 1\/Control\ Ready\ for\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166604" Name="RF\ 1\/Response\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166605" Name="RF\ 1\/Response\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166606" Name="RF\ 1\/Response\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166607" Name="RF\ 1\/Response\ Ready\ for\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166608" Name="DRAM\ Ready" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166609" Name="Global\ Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166610" Name="Global\ Control\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166611" Name="Global\ Control\ Address" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166612" Name="Global\ Control\ Select" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166613" Name="Global\ Control\ Write\ Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166614" Name="Global\ Control\ Cycle\ Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166615" Name="Global\ Control\ Strobe" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166616" Name="Global\ Control\ Acknowledge" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166617" Name="Global\ Control\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166618" Name="Clock\ Chip\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166619" Name="Reference\ Clock" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166620" Name="GPS\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166621" Name="GPS\ PPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166622" Name="GPS\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166623" Name="GPS\ Data\ In\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166624" Name="GPS\ Data\ In\ Ready\ For\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166625" Name="GPS\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166626" Name="GPS\ Data\ Out\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166627" Name="GPS\ Data\ Out\ Ready\ For\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166628" Name="GPS\ NMEA" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166629" Name="GPS\ NMEA\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166630" Name="GPS\ NMEA\ Ready\ For\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166631" Name="PPS\ Trig\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166632" Name="PPS\ Trig\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166633" Name="LED\/RF\ 0\/TX1\ RX1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166634" Name="LED\/RF\ 0\/RX2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166635" Name="LED\/REF" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166636" Name="LED\/PPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166637" Name="LED\/GPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166638" Name="LED\/LINK" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166639" Name="LED\/RF\ 1\/TX1\ RX1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="166640" Name="LED\/RF\ 1\/RX2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166641" Name="AUX\ I\/O\ 0" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166642" Name="AUX\ I\/O\ 1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166643" Name="AUX\ I\/O\ 2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166644" Name="AUX\ I\/O\ 3" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166645" Name="AUX\ I\/O\ 4" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166646" Name="AUX\ I\/O\ 5" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166647" Name="AUX\ I\/O\ 6" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166648" Name="AUX\ I\/O\ 7" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166649" Name="AUX\ I\/O\ 8" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166650" Name="AUX\ I\/O\ 9" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166651" Name="AUX\ I\/O\ 10" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166652" Name="AUX\ I\/O\ 11" />
					</ContentReference>
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166653" Name="ReliableClkIn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166654" Name="BusClk" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166655" Name="DmaClk" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166656" Name="\40\ MHz\ Onboard\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166657" Name="Data\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166658" Name="Data\ Clock\ x2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166659" Name="Data\ Clock\ x3" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166660" Name="DRAM\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="166661" Name="Dram0ClkUser" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166662" Name="Port0_TX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166663" Name="Port0_TX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166664" Name="Port0_RX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166665" Name="Port0_RX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166666" Name="Port1_TX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166667" Name="Port1_TX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166668" Name="Port1_RX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166669" Name="Port1_RX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166670" Name="Port0_Tx_Fault" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166671" Name="Port0_Tx_Disable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166672" Name="Port0_RS0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166673" Name="Port0_RS1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166674" Name="Port0_Mod_ABS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166675" Name="Port0_SCL" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166676" Name="Port0_SDA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166677" Name="Port0_Rx_LOS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166678" Name="Port1_Tx_Fault" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166679" Name="Port1_Tx_Disable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166680" Name="Port1_RS0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166681" Name="Port1_RS1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166682" Name="Port1_Mod_ABS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166683" Name="Port1_SCL" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="166684" Name="Port1_SDA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166685" Name="Port1_Rx_LOS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166686" Name="MGT_RefClk156p25MHz_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166687" Name="MGT_RefClk156p25MHz_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166688" Name="MGT_RefClk125MHz_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166689" Name="MGT_RefClk125MHz_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166690" Name="MGT_CpriRefClk_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166691" Name="MGT_CpriRefClk_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166692" Name="CPRI_RecoveredClkOut_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166693" Name="CPRI_RecoveredClkOut_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166694" Name="LED_Port0Present" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166695" Name="LED_Port1Present" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166696" Name="LED_Port0Active" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166697" Name="LED_Port1Active" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166698" Name="SocketClk40" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.DramMemoryBank,ProcessBackedProjectServiceMetaFactory" Id="166699" Name="DRAM\ Bank\ 0">
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166700" Name="dDram0WrFifoFull" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166701" Name="dDram0AddrFifoFull" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166702" Name="dDram0RdDataValid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166703" Name="dDram0WrFifoWrEn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166704" Name="dDram0AddrFifoWrEn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166705" Name="dDram0AddrFifoAddr" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166706" Name="dDram0AddrFifoCmd" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166707" Name="dDram0RdFifoDataOut" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166708" Name="dDram0WrFifoDataIn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="166709" Name="dDram0WrFifoMaskData" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166710" Name="dDram0PhyInitDone" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="166711" Name="Dram0ClkUser_2" />
					</ContentReference>
					<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy" Id="166712" MirrorName=":FPGA\ Target:Interactive" ModelDefinitionType="BuildSpecification" Name="Interactive">
						<BuildSpecificationDefinition Id="166713" TopLevelComponentRefId="166718" xmlns="http://www.ni.com/GComponent.xsd">
							<CompilerSymbolTable Id="166714" xmlns="http://www.ni.com/PlatformFramework" />
							<ComponentConfigurationReference AssociatedEnvoyId="166715" ConfigName="Default" Id="166718" />
						</BuildSpecificationDefinition>
						<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="166715" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component">
							<SparseEnvoyManager Id="166716">
								<SparseEnvoyManagerDependencySource Id="166717" Target=":NullTarget:Default\ Component" />
							</SparseEnvoyManager>
							<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference" Id="166768" ModelDefinitionType="GResourceDefinition" Name="LTE\ AFW\ Resources\.grsc" StoragePath="LTE AFW Resources.grsc" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="166800" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ eNodeB\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO eNodeB.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Recalculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Recalculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182602" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182608" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE QPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182614" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Reference\ Signal\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Reference Signal Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182620" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182626" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Cinit\ to\ X1\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Cinit to X1 X2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182632" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182638" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Trigger Generator.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182644" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182646" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map\ LTE\ to\ Common\ Modulation\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Map LTE to Common Modulation Symbol.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182652" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182654" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\QPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xor\ Array\ Elements\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Xor Array Elements U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182674" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X1.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182680" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PRB\ Collisions\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Check PRB Collisions.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Coding\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Coding Parameter Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182754" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Turbo\ Parameters\ K\ Plus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Turbo Parameters K Plus.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE PxSCH Parameter Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculation\ Subtract\ Fill\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ U25\ Modulo\ U18\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher U25 Modulo U18.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Transport Block Size.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE PDSCH TX Configuration Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PDSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE DCI1 to PDSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Block\ Allocation\ Type1\ to\ PRB\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Resource Block Allocation Type1 to PRB.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Registers.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="reg\.host\ read\.data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\reg.host read.data to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="register\ instruction\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\register instruction to typedef.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Resources\.gvi" StoragePath="USRP RIO\FPGA\Create Resources.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ TX\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE RF TX Trigger Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ TX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream TX Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream RX Top.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182912" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182914" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182916" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Transmitter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Transmitter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182922" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ TX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH TX Bit Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE MAC TX.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182940" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182946" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182952" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\ with\ Loopback\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write with Loopback.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TTI Handling.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182964" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Trigger\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX Trigger Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ DL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Dynamic DL Configuration Delay.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182988" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimates\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimates to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH RX Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183006" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U64\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U64 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183012" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U32\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U32 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183018" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Constellation FIFO Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183024" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH RX Bit Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183030" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Sample Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183036" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Input\ FIFO\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Input FIFO Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183042" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Build\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Build Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ PXSCH\ Host\ Interface\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE RX PXSCH Host Interface.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183054" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Sync\ Write\ Status\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE RX Sync Write Status Registers.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183060" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ IQ\ Sample\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL IQ Sample Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183066" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ PDSCH\ Dynamic\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE Get PDSCH Dynamic Configuration.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="183072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LEDs\.gvi" StoragePath="USRP RIO\FPGA\LEDs.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183087" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ TS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 TS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183093" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183099" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE UL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183105" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\ Interleaver\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Scrambler Interleaver Modulator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183111" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH DCI Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Mux.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Scrambler\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Scrambler Modulator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RB\ Allocation\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH RB Allocation Delay.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183136" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Trigger\ Delay\ 10x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Trigger Delay 10x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183143" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PxSCH Channel Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183156" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="trigger\ event\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\trigger event to U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183172" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Symbol\ Start\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Symbol Start Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX1\.15\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX1.15 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mini\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE Mini MAC TX.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183190" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Input\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Input Stream Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183197" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Multi-Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183203" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Trigger\ Signal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Align Trigger Signal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183209" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ ADC\ Value\ Clipping\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Check ADC Value Clipping.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183215" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183221" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ TX\ Frame\ Start\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Create TX Frame Start Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183231" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Autocorrelation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183237" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decimate\ 16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Decimate 16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183243" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Cross Correlation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183249" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Cross Correlation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183255" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ Estimation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO Estimation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183261" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Frame\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Align Frame.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183267" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Validation\ TDD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Validation TDD.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183273" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Adjust\ Timing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Adjust Timing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183279" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CFO\ Compensation\ Frequency\ Shift\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE CFO Compensation Frequency Shift.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183285" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Autocorrelation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183291" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Power\ Measurement\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Power Measurement.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183297" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE CP Removal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183303" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Symbol\ Start\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Generate Symbol Start.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183309" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Overwrite\ Timing\ By\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Overwrite Timing By Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183315" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Sync\ Reset\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Sync Reset Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183321" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\ up\ to\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator up to Subframe.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183327" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Output\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Output Stream Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183333" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Multi-Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183340" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183346" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ DL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE U64 To DL TTI Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183352" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ PDSCH\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE PDCCH PDSCH Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183358" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ PSS\ PRB\ Masking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI PSS PRB Masking.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183364" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mark\ Valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI Mark Valid.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183370" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183376" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Interpreter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Interpreter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183382" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ LLR\ Demap\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH LLR Demap Descrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183388" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ IFFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Xilinx IFFT.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183394" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX PSS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183400" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL TX Resource Mapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183406" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DC Insertion.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183412" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE CP Insertion.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183418" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CP\ Length\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Calculate CP Length.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183424" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PSS\ Cell\ ID\ modulo\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE PSS Cell ID modulo 3.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183430" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX2\.14\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX2.14 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183436" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX2.14.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183442" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Overflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Overflow Counter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183448" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Underflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Underflow Counter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183454" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cell\ ID\ modulo\ 6\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Cell ID modulo 6.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183460" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183466" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ FFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Xilinx FFT.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183472" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Resource Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183478" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Equalizer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Equalizer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183484" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183490" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation UERS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ LLR\ Demapper\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH LLR Demapper Descrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Throttle\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Throttle Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX1.15.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LED\ color\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\LED color to U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Status\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Status to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183538" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U8\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U8 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 2\.14\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 2.14 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183550" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Demapper\ PDSCH\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Resource Demapper PDSCH.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ FIFO\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH FIFO Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183562" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Configuration\ to\ PXSCH\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Configuration to PXSCH Params.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183568" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Extract\ PDSCH\ Sample\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE DL RX Extract PDSCH Sample.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183575" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Builder\ DCI\ 1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Builder DCI 1x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Serializer\ Vector\ to\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Serializer Vector to Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183587" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Attach\ CRC\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Attach CRC.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183593" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\ Initialization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting Initialization.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183599" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Convolutional\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Convolutional Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183605" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183611" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Reserializer\ 3\ to\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Reserializer 3 to 2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183617" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Add\ and\ CB\ Segmentation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC Add and CB Segmentation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183643" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE PDCCH Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183649" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ 4\ X\ U3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver 4 X U3.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183661" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Synchronous\ Latch\ Dominant\ Set\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Synchronous Latch Dominant Set.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183673" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183679" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Bit\ to\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Bit to Symbol.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183706" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183712" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32\ Modulo\ N\ Iterative\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\I32 Modulo N Iterative.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183718" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Core\ Stream\ Controller\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Core Stream Controller.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183724" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Single Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 0\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 0.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 1.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183754" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Demux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Demux.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183760" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ 2\ to\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer 2 to 3.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183766" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Viterbi\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Viterbi Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183772" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to Array.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183778" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ CRC\ Check\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder CRC Check.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183784" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 16\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 16 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183790" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 31\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 31 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183796" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Delay\ Input\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Delay Input.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183802" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scale\ IQ\ 16\.1\ to\ 16\.2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Scale IQ 16.1 to 16.2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183815" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Channel Estimator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183821" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183827" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Tracking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Frequency Tracking.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183833" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE LLR Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183839" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Softbit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Softbit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183851" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Softbit\ Serializer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Softbit Serializer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183857" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bits\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\Bits to Array.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ Calculate\ Inverse\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Estimation Calculate Inverse Magnitude.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate R Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ H\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate H Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Conjugate\ H\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate Conjugate H R Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Shift\ Right\ Round\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Shift Right Round Saturate.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping DL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ 4\ X\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver 4 X U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Single Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Validator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Validator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Message\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Message to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Interpreter DCI1x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Encoder\ to\ Decoder\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH Encoder to Decoder Params.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mean\ OFDM\ Symbol\ Power\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Mean OFDM Symbol Power.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183942" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ Slot\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per Slot.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183948" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ RF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per RF.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation UERS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183960" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Subframe\ Accumulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Subframe Accumulator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Channel Estimation Alignment Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 24\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 24 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Removal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Channel Pattern Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CRC16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Calculate CRC16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC24\ Adder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC24 Adder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Linear\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Linear Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184027" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Toggle\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Toggle.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184039" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184045" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Read\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Read Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184057" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184063" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Write Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184069" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Termination\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Store Termination Bits.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184075" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Termination\ Bits\ To\ Streams\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Map Termination Bits To Streams.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184088" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Modulation.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184094" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184104" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184111" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="impairments\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\impairments from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Offset Correction.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U16\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U16 with Reset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184135" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184141" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U8\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U8 with Reset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184157" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\LLR Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184163" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 Complex Multiplication.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184169" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ C10\.15\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE C10.15 Multiplication.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184175" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Negate\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Negate Saturate.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184181" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184187" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184193" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184199" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Check\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\CRC\LTE CRC Check Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184205" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Decoder\ Output\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Channel Decoder Output Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184211" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184217" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184223" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184229" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 7\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 7.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184235" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 9\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 9.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184241" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD PSS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184247" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD Zero.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184253" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Zero.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184259" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 PSS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184265" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Guard\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Guard.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184271" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184280" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="gain\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\gain from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184287" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184293" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184299" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Number\ of\ Fill\ Bits\ before\ Column\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184305" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184311" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Number\ of\ Rows\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Number of Rows.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184317" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Write\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Write Address.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184323" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Read\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Read Address.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184330" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Filter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Filter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184336" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Linear QPP Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184343" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\16\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\16-QAM Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184349" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\64\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\64-QAM Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184355" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\LTE BPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184361" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\BPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184367" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\256\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\256-QAM Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184373" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Path\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Path Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184385" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184391" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184397" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Bit\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Bit Reordering.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184403" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Combine\ Traceback\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Combine Traceback Output.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184409" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Branch Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184415" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Branch Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184421" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 +-AxB +-CxD.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184427" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184433" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher Circular Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184439" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x16\ Linear\ Interpolation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x16 Linear Interpolation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184445" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184451" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Extractor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Termination Bit Extractor.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184457" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184463" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184469" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Calculate\ Initial\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Calculate Initial Beta.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184481" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184487" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ BCJR\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder BCJR State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE Turbo Decoder Termination Bit Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184499" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Input\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Input State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Output\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Output State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\ Output\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder Output Reordering.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Positions\ From\ Cell\ ID\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS Positions From Cell ID.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\ Newtons\ Method\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root Newtons Method.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Barrel\ Shift\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Left Barrel Shift U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ Calculation\ One\ Level\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit Calculation One Level.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184570" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Compute\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Compute.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184576" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Row\ Index\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Row Index Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184582" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Code\ Block\ Size\ Table\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Get Code Block Size Table Index.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184588" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184594" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Linear\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Linear QPP Interleaver Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184602" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 2x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 2x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184608" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 32x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 32x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184614" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select 8x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184620" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184626" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184632" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184638" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184644" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ and\ A\ Priori\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit and A Priori Read Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184650" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Subsegment\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Subsegment Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184656" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184662" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\ without\ A\ Priori\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation without A Priori.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184668" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184674" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\ wo\ Normalization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation wo Normalization.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184680" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184686" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Read Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184692" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Window\ Parameter\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Window Parameter Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184710" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Windowed\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Windowed QPP Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR A Priori Crossbar.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Bit Crossbar.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Hard\ Decision\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Hard Decision.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184734" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184751" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ \(A\+B\)\ modulo\ K\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE (A+B) modulo K.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184757" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 16x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 16x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184763" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184769" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184775" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184781" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184787" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184793" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184799" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Timing\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Timing Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184805" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184811" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184817" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184823" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\ Iteration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha Iteration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184829" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184835" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=1\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=1).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184841" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=\-32\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=-32).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184847" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Windowed\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Windowed QPP Interleaver Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 8x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184867" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ BRAM\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer BRAM.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184873" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Max\ Star\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Max Star.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184885" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184891" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U4\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U4.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 4x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 4x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191285" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191291" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Constellation FIFO Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191297" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE PUSCH RX Sample Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191303" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Input\ FIFO\ Read\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Input FIFO Read.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191309" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ PUSCH\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE Calculate PUSCH Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191315" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191321" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Time\ and\ Frequency\ Offset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Store Time and Frequency Offset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191327" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191333" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE PUSCH TX Configuration Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191339" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TTI Handling.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191345" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ UL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Dynamic UL Configuration Delay.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191352" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Resource Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191358" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE Channel Estimation DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191364" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE DCI1 to PUSCH Parameters.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191370" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ UL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE U64 To UL TTI Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191376" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL TX Resource Mapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191382" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191388" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191394" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Frequency Offset Correction.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191400" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE DCI1 to PUSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191408" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DMRS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE DMRS Channel Estimation Alignment Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Channel Pattern Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191420" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ TDD\ 5\ 5\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ FDD\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping FDD UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191432" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191444" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="191456" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="212396" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Extract\ States\.gtype" StoragePath="Common\Types\DTP Extract States.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="214576" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Send\ Status\.gtype" StoragePath="Common\Types\DTP Send Status.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="214578" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Pending\ Data\.gtype" StoragePath="Common\Types\DTP Pending Data.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232035" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX3\.13\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX3.13.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232042" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX10\.15\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX10.15 to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX4\.21\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX4.21 to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232054" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit to Signed Magnitude.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232060" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8 with Enable.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232066" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U32\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U32 with Reset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U32\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U32 Dominant Increment.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232078" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 Dominant Increment.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U8\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U8 Dominant Increment.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 +-AxB +-CxD.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232096" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 Complex Multiplication.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232102" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX3\.13\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX3.13 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX0\.16\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX0.16 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232114" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ With\ Init\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 With Init.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232127" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Softbit to Signed Magnitude.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232133" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32 with Enable.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232139" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16 with Enable.gcdl" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="166746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
							<UDRRepositoryManagerDefinition Location="" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166747" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Synchronous\ Latch\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184945" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Cmd\ Data\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184946" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184947" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Process\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference" Id="184948" ModelDefinitionType="GResourceDefinition" Name="niInstr\ Register\ Bus\ v0\.grsc" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184952" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184953" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Register\ Instruction\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(6\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184956" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184957" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184960" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Resources\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184961" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Resources\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184962" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Resources\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184963" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184964" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Rising\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184965" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Create\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Future\ Event\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Time\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Create\.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__U32\ to\ IQ\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__I16\ to\ IQ\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Falling\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184973" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Retrieve\ Instruction\ From\ Host\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184977" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Global\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Identification\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Board\ Registers\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Radio\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(5\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184983" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__Register\ Address\ to\ GPS\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Serial\ Data\ Capture\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184985" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Read\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184986" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(2\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184987" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184988" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.ready\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184993" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184995" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.value\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184998" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.oversample\ factor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184999" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185001" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Register\ Address\ to\ Synchronization\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185004" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Future\ Event\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185005" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Time\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Toggle\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Frequency\ Shift\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185010" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Decode\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185011" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Notify\ Host\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185012" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Host\ Register\ Read\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Identification\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185016" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Board\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185018" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185019" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Radio\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185022" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Writing\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185023" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Reading\ State\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185024" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Pack\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185025" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185026" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__D\ Latch\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185030" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185031" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185032" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Impairments\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185034" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ to\ I16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185035" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Data\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185036" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__NCO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185039" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Complex\ Multiply\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185040" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Boolean\ FF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185041" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185042" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Handshake\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185047" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Reset\ Control\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Adjust\ Delay\ Range\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185049" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Apply\ Phase\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185050" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Data\ Memory\ Reset\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Resize\ and\ Calculate\ Overflow\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185052" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Sync\ FIFO\ and\ Accumulator\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185053" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185054" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Overflow\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185055" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ Base\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185056" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculate\ Processing\ ParametersPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185057" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Adjust\ DelayPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185058" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Selectable\ Data\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185059" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Reset\ ControlPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185060" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Accumulators\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185061" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Control\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Blocks\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="185068" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FIPB1spc2x\.eip" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185069" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Cycles\ Per\ MACPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185070" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Parallel\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185071" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Power\ Of\ Two\ Decimation\ Accumulator\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185073" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Out\ Mux\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185074" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185075" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185076" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185077" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Overflow\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185078" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Output\ Scale\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185079" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Validated\ IQ\ Data\ \-\ 1\ spc\ constantPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185080" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185081" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Serial\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Synchronous\ LatchPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Register\ \-\ IQ\ dataPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="185085" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ FIFO\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="185086" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x1pPL\.eip" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="185087" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x2pbPL\.eip" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166748" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184943" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184944" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184982" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185006" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__PPS\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185007" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Data\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185014" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Global\ Registers\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185017" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Registers\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185020" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185021" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185027" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ Shared\.lvlib__Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185028" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Registers\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185029" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Time\ Registers\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185044" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="185045" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166749" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166750" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166733" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166734" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166735" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166736" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_p" Id="166342" Name="Port0_TX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_n" Id="166343" Name="Port0_TX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_p" Id="166344" Name="Port0_RX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_n" Id="166345" Name="Port0_RX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_p" Id="166346" Name="Port1_TX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_n" Id="166347" Name="Port1_TX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_p" Id="166348" Name="Port1_RX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_n" Id="166349" Name="Port1_RX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Fault" Id="166350" Name="Port0_Tx_Fault" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Disable" Id="166351" Name="Port0_Tx_Disable" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS0" Id="166352" Name="Port0_RS0" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS1" Id="166353" Name="Port0_RS1" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Mod_ABS" Id="166354" Name="Port0_Mod_ABS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SCL" Id="166355" Name="Port0_SCL" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SDA" Id="166356" Name="Port0_SDA" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Rx_LOS" Id="166357" Name="Port0_Rx_LOS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Fault" Id="166358" Name="Port1_Tx_Fault" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Disable" Id="166359" Name="Port1_Tx_Disable" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS0" Id="166360" Name="Port1_RS0" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS1" Id="166361" Name="Port1_RS1" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Mod_ABS" Id="166362" Name="Port1_Mod_ABS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SCL" Id="166363" Name="Port1_SCL" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SDA" Id="166364" Name="Port1_SDA" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Rx_LOS" Id="166365" Name="Port1_Rx_LOS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_p" Id="166366" Name="MGT_RefClk156p25MHz_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_n" Id="166367" Name="MGT_RefClk156p25MHz_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_p" Id="166368" Name="MGT_RefClk125MHz_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_n" Id="166369" Name="MGT_RefClk125MHz_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_p" Id="166370" Name="MGT_CpriRefClk_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_n" Id="166371" Name="MGT_CpriRefClk_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_p" Id="166372" Name="CPRI_RecoveredClkOut_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_n" Id="166373" Name="CPRI_RecoveredClkOut_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Present" Id="166374" Name="LED_Port0Present" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Present" Id="166375" Name="LED_Port1Present" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Active" Id="166376" Name="LED_Port0Active" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Active" Id="166377" Name="LED_Port1Active" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/SocketClk40" Id="166378" Name="SocketClk40" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.DramMemoryBank,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0" Id="166379" Name="DRAM\ Bank\ 0">
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoFull" Id="166380" Name="dDram0WrFifoFull" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoFull" Id="166381" Name="dDram0AddrFifoFull" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdDataValid" Id="166382" Name="dDram0RdDataValid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoWrEn" Id="166383" Name="dDram0WrFifoWrEn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoWrEn" Id="166384" Name="dDram0AddrFifoWrEn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoAddr" Id="166385" Name="dDram0AddrFifoAddr" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoCmd" Id="166386" Name="dDram0AddrFifoCmd" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdFifoDataOut" Id="166387" Name="dDram0RdFifoDataOut" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoDataIn" Id="166388" Name="dDram0WrFifoDataIn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoMaskData" Id="166389" Name="dDram0WrFifoMaskData" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0PhyInitDone" Id="166390" Name="dDram0PhyInitDone" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/165885}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/Dram0ClkUser" Id="166391" Name="Dram0ClkUser_2" />
				</ContentReference>
				<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy" Id="166527" ModelDefinitionType="BuildSpecification" Name="Interactive">
					<BuildSpecificationDefinition Id="166528" TopLevelComponentRefId="166533" xmlns="http://www.ni.com/GComponent.xsd">
						<CompilerSymbolTable Id="166529" xmlns="http://www.ni.com/PlatformFramework" />
						<ComponentConfigurationReference AssociatedEnvoyId="166530" ConfigName="Default" Id="166533" />
					</BuildSpecificationDefinition>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="166530" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
						<SparseEnvoyManager Id="166531">
							<SparseEnvoyManagerDependencySource Id="166532" Target=":NullTarget:Default\ Component" />
						</SparseEnvoyManager>
						<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource,ProcessBackedProjectServiceMetaFactory" Id="1317" ModelDefinitionType="GResourceDefinition" Name="LTE\ AFW\ Resources\.grsc" StoragePath="LTE AFW Resources.grsc" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="68147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ eNodeB\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO eNodeB.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Recalculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Recalculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182601" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182607" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE QPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182613" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Reference\ Signal\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Reference Signal Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182619" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Cinit\ to\ X1\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Cinit to X1 X2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Calculate Cinit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Trigger Generator.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182643" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182645" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map\ LTE\ to\ Common\ Modulation\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Map LTE to Common Modulation Symbol.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182651" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182653" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\QPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182659" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xor\ Array\ Elements\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Xor Array Elements U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182673" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X1.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182679" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182740" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PRB\ Collisions\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Check PRB Collisions.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182747" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Coding\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Coding Parameter Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182753" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Turbo\ Parameters\ K\ Plus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Turbo Parameters K Plus.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182761" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE PxSCH Parameter Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182767" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182773" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculation\ Subtract\ Fill\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182779" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ U25\ Modulo\ U18\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher U25 Modulo U18.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182791" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Transport Block Size.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE PDSCH TX Configuration Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PDSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE DCI1 to PDSCH Encoder Parameters.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Block\ Allocation\ Type1\ to\ PRB\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Resource Block Allocation Type1 to PRB.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Registers.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="reg\.host\ read\.data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\reg.host read.data to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="register\ instruction\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\register instruction to typedef.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="182887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Resources\.gvi" StoragePath="USRP RIO\FPGA\Create Resources.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ TX\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE RF TX Trigger Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ TX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream TX Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream RX Top.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182911" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182913" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182915" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Transmitter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Transmitter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182921" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ TX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH TX Bit Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE MAC TX.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182939" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182945" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182951" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\ with\ Loopback\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write with Loopback.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182957" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TTI Handling.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182963" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Trigger\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX Trigger Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ DL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Dynamic DL Configuration Delay.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182987" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182993" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimates\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimates to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="182999" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH RX Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183005" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U64\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U64 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183011" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U32\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U32 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183017" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Constellation FIFO Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183023" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH RX Bit Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183029" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Sample Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183035" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Input\ FIFO\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Input FIFO Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183041" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Build\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Build Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183047" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ PXSCH\ Host\ Interface\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE RX PXSCH Host Interface.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183053" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Sync\ Write\ Status\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE RX Sync Write Status Registers.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183059" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ IQ\ Sample\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL IQ Sample Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183065" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ PDSCH\ Dynamic\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE Get PDSCH Dynamic Configuration.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="183071" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LEDs\.gvi" StoragePath="USRP RIO\FPGA\LEDs.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183086" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ TS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 TS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183092" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DL TX TDD5 Select Subframe.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183098" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE UL TX TDD5 Select Subframe.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183104" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\ Interleaver\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Scrambler Interleaver Modulator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183110" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH DCI Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183116" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Mux.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Scrambler\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Scrambler Modulator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RB\ Allocation\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH RB Allocation Delay.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183135" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Trigger\ Delay\ 10x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Trigger Delay 10x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183142" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PxSCH Channel Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183155" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183161" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="trigger\ event\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\trigger event to U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183171" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Symbol\ Start\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Symbol Start Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183177" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX1\.15\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX1.15 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183183" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mini\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE Mini MAC TX.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183189" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Input\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Input Stream Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183196" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Multi-Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183202" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Trigger\ Signal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Align Trigger Signal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183208" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ ADC\ Value\ Clipping\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Check ADC Value Clipping.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183214" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183220" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ TX\ Frame\ Start\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Create TX Frame Start Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183230" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Autocorrelation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183236" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decimate\ 16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Decimate 16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183242" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Cross Correlation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183248" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Cross Correlation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183254" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ Estimation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO Estimation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183260" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Frame\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Align Frame.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183266" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Validation\ TDD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Validation TDD.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183272" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Adjust\ Timing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Adjust Timing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183278" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CFO\ Compensation\ Frequency\ Shift\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE CFO Compensation Frequency Shift.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Autocorrelation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183290" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Power\ Measurement\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Power Measurement.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183296" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE CP Removal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183302" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Symbol\ Start\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Generate Symbol Start.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Overwrite\ Timing\ By\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Overwrite Timing By Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183314" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Sync\ Reset\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Sync Reset Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183320" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\ up\ to\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator up to Subframe.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183326" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Output\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Output Stream Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183332" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Multi-Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183339" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183345" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ DL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE U64 To DL TTI Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183351" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ PDSCH\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE PDCCH PDSCH Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183357" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ PSS\ PRB\ Masking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI PSS PRB Masking.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183363" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mark\ Valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI Mark Valid.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183369" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183375" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Interpreter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Interpreter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183381" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ LLR\ Demap\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH LLR Demap Descrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183387" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ IFFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Xilinx IFFT.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183393" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX PSS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183399" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL TX Resource Mapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183405" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DC Insertion.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183411" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE CP Insertion.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183417" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CP\ Length\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Calculate CP Length.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183423" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PSS\ Cell\ ID\ modulo\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE PSS Cell ID modulo 3.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183429" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX2\.14\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX2.14 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183435" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX2.14.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183441" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Overflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Overflow Counter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183447" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Underflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Underflow Counter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183453" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cell\ ID\ modulo\ 6\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Cell ID modulo 6.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183459" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183465" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ FFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Xilinx FFT.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183471" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Resource Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183477" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Equalizer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Equalizer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation UERS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ LLR\ Demapper\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH LLR Demapper Descrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Throttle\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Throttle Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX1.15.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LED\ color\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\LED color to U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Status\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Status to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U8\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U8 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 2\.14\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 2.14 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Demapper\ PDSCH\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Resource Demapper PDSCH.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ FIFO\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH FIFO Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Configuration\ to\ PXSCH\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Configuration to PXSCH Params.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Extract\ PDSCH\ Sample\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE DL RX Extract PDSCH Sample.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183574" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Builder\ DCI\ 1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Builder DCI 1x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183580" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Serializer\ Vector\ to\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Serializer Vector to Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183586" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Attach\ CRC\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Attach CRC.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183592" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\ Initialization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting Initialization.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183598" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Convolutional\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Convolutional Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183604" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183610" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Reserializer\ 3\ to\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Reserializer 3 to 2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183616" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183624" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Add\ and\ CB\ Segmentation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC Add and CB Segmentation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183630" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183642" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE PDCCH Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183648" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ 4\ X\ U3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver 4 X U3.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Synchronous\ Latch\ Dominant\ Set\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Synchronous Latch Dominant Set.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183678" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Bit\ to\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Bit to Symbol.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183705" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183711" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32\ Modulo\ N\ Iterative\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\I32 Modulo N Iterative.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183717" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Core\ Stream\ Controller\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Core Stream Controller.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183723" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183729" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Single Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183735" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 0\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 0.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183747" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 1.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183753" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Demux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Demux.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183759" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ 2\ to\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer 2 to 3.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183765" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Viterbi\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Viterbi Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183771" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to Array.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183777" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ CRC\ Check\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder CRC Check.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183783" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 16\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 16 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183789" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 31\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 31 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183795" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Delay\ Input\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Delay Input.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183801" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scale\ IQ\ 16\.1\ to\ 16\.2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Scale IQ 16.1 to 16.2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183808" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Calculate Cinit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183814" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Channel Estimator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183820" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183826" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Tracking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Frequency Tracking.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183832" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE LLR Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183838" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Softbit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Softbit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183844" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183850" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Softbit\ Serializer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Softbit Serializer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183856" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bits\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\Bits to Array.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ Calculate\ Inverse\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Estimation Calculate Inverse Magnitude.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate R Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ H\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate H Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Conjugate\ H\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate Conjugate H R Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Shift\ Right\ Round\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Shift Right Round Saturate.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping DL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ 4\ X\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver 4 X U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Single Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Validator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Validator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Message\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Message to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Interpreter DCI1x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Encoder\ to\ Decoder\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH Encoder to Decoder Params.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mean\ OFDM\ Symbol\ Power\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Mean OFDM Symbol Power.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183941" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ Slot\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per Slot.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183947" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ RF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per RF.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183953" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation UERS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Subframe\ Accumulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Subframe Accumulator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183965" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Channel Estimation Alignment Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 24\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 24 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183977" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Removal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183983" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Channel Pattern Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CRC16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Calculate CRC16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="183996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC24\ Adder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC24 Adder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Linear\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Linear Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184014" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184020" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184026" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184032" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Toggle\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Toggle.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184044" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184050" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Read\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Read Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184056" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Write Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184068" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Termination\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Store Termination Bits.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184074" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Termination\ Bits\ To\ Streams\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Map Termination Bits To Streams.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184087" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Modulation.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184093" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184103" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184110" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184116" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="impairments\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\impairments from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184122" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Offset Correction.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U16\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U16 with Reset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184134" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184140" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U8\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U8 with Reset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184146" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184156" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\LLR Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 Complex Multiplication.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184168" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ C10\.15\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE C10.15 Multiplication.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184174" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Negate\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Negate Saturate.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184180" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184186" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184192" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184198" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Check\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\CRC\LTE CRC Check Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184204" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Decoder\ Output\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Channel Decoder Output Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184210" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184216" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184222" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184228" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 7\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 7.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184234" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 9\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 9.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184240" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD PSS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184246" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD Zero.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184252" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Zero.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184258" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 PSS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184264" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Guard\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Guard.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184270" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184279" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="gain\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\gain from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184286" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184292" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184298" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Number\ of\ Fill\ Bits\ before\ Column\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184304" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184310" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Number\ of\ Rows\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Number of Rows.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184316" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Write\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Write Address.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184322" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Read\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Read Address.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184329" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Filter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Filter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184335" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Linear QPP Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184342" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\16\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\16-QAM Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184348" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\64\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\64-QAM Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\LTE BPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184360" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\BPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184366" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\256\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\256-QAM Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184372" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Path\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Path Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184378" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184384" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184390" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Bit\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Bit Reordering.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184402" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Combine\ Traceback\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Combine Traceback Output.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184408" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Branch Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Branch Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184420" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 +-AxB +-CxD.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184432" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher Circular Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x16\ Linear\ Interpolation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x16 Linear Interpolation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184444" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Extractor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Termination Bit Extractor.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184456" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184462" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184468" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Calculate\ Initial\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Calculate Initial Beta.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184474" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184480" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184486" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ BCJR\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder BCJR State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE Turbo Decoder Termination Bit Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Input\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Input State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Output\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Output State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\ Output\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder Output Reordering.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Positions\ From\ Cell\ ID\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS Positions From Cell ID.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\ Newtons\ Method\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root Newtons Method.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Barrel\ Shift\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Left Barrel Shift U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ Calculation\ One\ Level\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit Calculation One Level.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184563" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Compute\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Compute.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184575" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Row\ Index\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Row Index Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Code\ Block\ Size\ Table\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Get Code Block Size Table Index.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184587" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184593" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Linear\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Linear QPP Interleaver Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184601" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 2x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 2x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184607" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 32x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 32x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184613" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select 8x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184619" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184643" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ and\ A\ Priori\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit and A Priori Read Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184649" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Subsegment\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Subsegment Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184655" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184661" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\ without\ A\ Priori\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation without A Priori.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184673" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\ wo\ Normalization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation wo Normalization.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184679" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184685" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Read Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184691" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184697" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184703" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Window\ Parameter\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Window Parameter Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184709" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Windowed\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Windowed QPP Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184715" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR A Priori Crossbar.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184721" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Bit Crossbar.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Hard\ Decision\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Hard Decision.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184733" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ \(A\+B\)\ modulo\ K\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE (A+B) modulo K.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 16x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 16x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Timing\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Timing Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184816" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184822" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\ Iteration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha Iteration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184834" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=1\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=1).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=\-32\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=-32).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Windowed\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Windowed QPP Interleaver Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184860" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 8x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184866" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ BRAM\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer BRAM.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184878" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Max\ Star\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Max Star.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U4\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U4.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184904" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 4x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 4x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="184910" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191290" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Constellation FIFO Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191296" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE PUSCH RX Sample Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191302" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Input\ FIFO\ Read\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Input FIFO Read.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ PUSCH\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE Calculate PUSCH Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191314" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191320" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Time\ and\ Frequency\ Offset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Store Time and Frequency Offset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191326" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191332" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE PUSCH TX Configuration Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191338" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TTI Handling.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191344" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ UL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Dynamic UL Configuration Delay.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191351" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Resource Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191357" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE Channel Estimation DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191363" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE DCI1 to PUSCH Parameters.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191369" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ UL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE U64 To UL TTI Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191375" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL TX Resource Mapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191381" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191387" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191393" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Frequency Offset Correction.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191399" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE DCI1 to PUSCH Encoder Parameters.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191407" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DMRS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE DMRS Channel Estimation Alignment Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191413" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Channel Pattern Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191419" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ TDD\ 5\ 5\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191425" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ FDD\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping FDD UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191431" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191437" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191443" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191449" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="191455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="212395" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Extract\ States\.gtype" StoragePath="Common\Types\DTP Extract States.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="214575" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Send\ Status\.gtype" StoragePath="Common\Types\DTP Send Status.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="214577" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Pending\ Data\.gtype" StoragePath="Common\Types\DTP Pending Data.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232034" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX3\.13\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX3.13.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232040" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX10\.15\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX10.15 to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232047" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX4\.21\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX4.21 to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232053" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit to Signed Magnitude.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232059" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8 with Enable.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232065" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U32\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U32 with Reset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232071" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U32\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U32 Dominant Increment.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232077" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 Dominant Increment.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U8\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U8 Dominant Increment.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232089" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 +-AxB +-CxD.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232095" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 Complex Multiplication.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232101" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX3\.13\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX3.13 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232107" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX0\.16\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX0.16 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232113" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ With\ Init\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 With Init.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232126" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Softbit to Signed Magnitude.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32 with Enable.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="232138" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16 with Enable.gcdl" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="166757" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
						<UDRRepositoryManagerDefinition Location="" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166758" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationCdlRegisterClockIfNeeded\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182671" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Synchronous\ Latch\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182685" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_MultiplierTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182701" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_IntAccumulatorWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182702" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_IntAccumulatorWrapper_x\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182703" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_AdderWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182704" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_Atan2Wrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182705" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_DivWrapper_Configuration\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182707" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_MulWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182709" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_PolarToRectWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182710" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_RectToPolarWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182711" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SinCosWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182712" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SqrtWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182713" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SubtracterWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryInitialValuesCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182715" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCreateBase\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceReportInvalidSession\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182735" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryRead\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceCheckAccessErrors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182737" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCommitWrites\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryWarnOutOfBounds\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182739" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceReportAccessErrors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182759" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AdderTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182760" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_DivTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182860" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Cmd\ Data\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="182861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Process\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource,ProcessBackedProjectServiceMetaFactory" Id="183077" ModelDefinitionType="GResourceDefinition" Name="niInstr\ Register\ Bus\ v0\.grsc" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Retrieve\ Instruction\ From\ Host\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Falling\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183085" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183122" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Rising\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183141" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183148" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Register\ Instruction\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183149" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183150" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(6\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183151" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183167" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Resources\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183168" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Resources\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183169" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Resources\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183170" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183195" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__I16\ to\ IQ\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="183226" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Create\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="183227" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Future\ Event\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="183228" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Time\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="183229" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Create\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183338" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__U32\ to\ IQ\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183573" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Decode\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183622" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Notify\ Host\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183623" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Host\ Register\ Read\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183654" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Global\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183655" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Identification\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183656" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Board\ Registers\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183657" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Radio\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183658" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(5\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183684" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183685" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183686" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183687" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183688" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.ready\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183689" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183691" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183692" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183693" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183694" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.value\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183695" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.oversample\ factor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183696" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183697" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183699" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183700" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Register\ Address\ to\ Synchronization\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183701" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__Register\ Address\ to\ GPS\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Serial\ Data\ Capture\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183703" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Read\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(2\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Future\ Event\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Time\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183807" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Frequency\ Shift\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Toggle\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="183989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Handshake\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184080" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Identification\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Radio\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184086" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Board\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184099" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Reading\ State\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184100" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Pack\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184101" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184102" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__D\ Latch\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184105" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Writing\ State\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184107" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Impairments\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Data\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184109" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__NCO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Complex\ Multiply\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Boolean\ FF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184155" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184276" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184277" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184278" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ to\ I16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184285" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterCreate\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ Base\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Reset\ Control\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Adjust\ Delay\ Range\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Apply\ Phase\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184550" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Data\ Memory\ Reset\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184551" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Resize\ and\ Calculate\ Overflow\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184552" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Sync\ FIFO\ and\ Accumulator\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Overflow\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculate\ Processing\ ParametersPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Adjust\ DelayPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Selectable\ Data\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184558" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Reset\ ControlPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Accumulators\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184560" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Control\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Blocks\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184562" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184599" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterWrite\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184600" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterRead\.gvi" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="184739" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FIPB1spc2x\.eip" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184740" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Parallel\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Power\ Of\ Two\ Decimation\ Accumulator\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Cycles\ Per\ MACPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184743" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Out\ Mux\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184745" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184747" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Overflow\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_GetSDFifoCreateLock\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_ReleaseSDFifoCreateLock\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Output\ Scale\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Validated\ IQ\ Data\ \-\ 1\ spc\ constantPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184898" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Serial\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Synchronous\ LatchPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184901" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Register\ \-\ IQ\ dataPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ FIFO\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="184903" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184916" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryWrite\.gvi" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="184917" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x1pPL\.eip" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="184918" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x2pbPL\.eip" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184919" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_ShowError\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184920" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimBundleEnables\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184921" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinGetDllPathRootDirectory\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184922" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimBundleResets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="184923" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IPINode\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="IPINode.dll.sli" Id="184925" Name="IPINode\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="184926" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetNIFPGAWorkingDirectory" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinReportDllMissingError\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimTemplate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimMultiplier\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimArithmetic\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimPatternDetect\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimP\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimUpdateState\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eCheckMode\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eReportInvalidMode\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eCheckArithmetic\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AddSubTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationDMAFifoConstant\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184950" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoRead\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184951" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoWrite\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoFullThreshold\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="184976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIoCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185013" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoFullCount\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185037" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AccumulatorTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185043" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationReportRuntimeError\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185046" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_SubtracterTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185063" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_HtCmulTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185064" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FourWireProtocol\(cint64\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185065" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Atan2Temp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185066" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FifoReadWrite\(cint64\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185067" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FifoReadWrite\(bool\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="185088" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinCheckClockErrors\.gvi" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166759" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="182538" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lvSimController\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="lvSimController.dll.sli" Id="182540" Name="lvSimController\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="182541" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckReadErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="40" Id="182542" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckWriteErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="70" Id="182543" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckEmptyCountErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="100" Id="182544" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckFullCountErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="190" Id="182545" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckDramRequestErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="220" Id="182546" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckDramRetrieveErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="250" Id="182547" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckClearErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="280" Id="182548" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckAcknowledgeErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="310" Id="182549" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckSemaphoreAcquireErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="340" Id="182550" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckSemaphoreReleaseErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="370" Id="182551" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="415" Id="182552" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForClear" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="445" Id="182553" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FifoHasClearPending" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="485" Id="182554" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoFullCountWriteDomain" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="520" Id="182555" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetDmaStorageId" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="545" Id="182556" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoFullCountReadDomain" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="575" Id="182557" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="605" Id="182558" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_IsDMAFIFO" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="625" Id="182559" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="650" Id="182560" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedFifoResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="685" Id="182561" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateFifoResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="715" Id="182562" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedFifoAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="745" Id="182563" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetClockInfo" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="800" Id="182564" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedDramAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="830" Id="182565" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedDramResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="890" Id="182566" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedDmaAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="920" Id="182567" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedDmaResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="945" Id="182568" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="985" Id="182569" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1025" Id="182570" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedRegisterResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1060" Id="182571" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedMemoryResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1100" Id="182572" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateRegisterResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1130" Id="182573" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateMemoryResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1165" Id="182574" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedRegisterAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1195" Id="182575" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedMemoryAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1225" Id="182576" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramGetDataForRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1275" Id="182577" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramGetOperationCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1310" Id="182578" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramRequestData" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1355" Id="182579" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeClear" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1390" Id="182580" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetSemaphoreQueueRef" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1415" Id="182581" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1455" Id="182582" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeAcknowledge" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1475" Id="182583" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1510" Id="182584" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedHandshakeAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1540" Id="182585" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateHandshakeResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1560" Id="182586" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedHandshakeResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1585" Id="182587" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateSemaphoreResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1605" Id="182588" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckIfSemaphoreAcquiredInSameCycle" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1655" Id="182589" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_IsValidClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1680" Id="182590" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetTopLevelClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1700" Id="182591" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetCurrentSimTime" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1715" Id="182592" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetClockTicksFromPS" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1740" Id="182593" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateStandaloneClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1810" Id="182594" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_RegisterForTimeEvent" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1835" Id="182595" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetPSFromClockTicks" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1860" Id="182596" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateStandaloneClockWithSimId" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1910" Id="182597" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RemoteCall_StartSimulation" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1940" Id="182598" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RemoteCall_StepClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1965" Id="182599" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryGetArrayQueueReference" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1997" Id="182600" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_RegisterWrite" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182539" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="182686" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FxpSim\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="FxpSim.dll.sli" Id="182687" Name="FxpSim\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="182688" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IntAccumulatorWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="80" Id="182689" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AdderWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="170" Id="182690" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AddSubWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="225" Id="182691" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Atan2Wrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="310" Id="182692" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DivWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="395" Id="182693" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ExpWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="470" Id="182694" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MulWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="560" Id="182695" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LnWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="640" Id="182696" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PolarToRectWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="740" Id="182697" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RectToPolarWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="840" Id="182698" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SinCosWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="925" Id="182699" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SqrtWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1000" Id="182700" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SubtracterWrapper" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182706" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_ExpWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182708" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_LnWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182717" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationLogErrorAndShowDialog\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="182718" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FPGA_Template_lvffrt\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="FPGA_Template_lvffrt.dll.sli" Id="182719" Name="FPGA_Template_lvffrt\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="182720" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LogMessageToOutputWindow" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="45" Id="182721" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulCreateLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="75" Id="182722" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulReadLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="105" Id="182723" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulWriteLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="145" Id="182724" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_DMAFIFOEmptyCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="165" Id="182725" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_DMAFIFOFullCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="185" Id="182726" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_TargetDMAFIFORead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="215" Id="182727" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_TargetDMAFIFOWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="250" Id="182728" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RegisterDMAFIFO" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="280" Id="182729" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FpgaRegisterQElementForWaitOnOcc" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="295" Id="182730" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RemoteCallOpen" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="340" Id="182731" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RemoteCallRun" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="427" Id="182732" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaRegisterQElementForWaitOnOcc" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182733" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="FPGA_Template_LogMessageToOutputWindow_highlightSource\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182734" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="FPGA_Template_NextGen_RemoteCallOpen_InputNames\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="182746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="node_template_AddArrayElements\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182858" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="182859" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183659" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183725" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="183728" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__PPS\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184081" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Registers\ State\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184084" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184085" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Global\ Registers\ State\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184095" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184096" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ Shared\.lvlib__Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184097" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Time\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184098" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184328" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="184341" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166760" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166761" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166725" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166726" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166727" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="166728" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
				</EmbeddedDefinitionReference>
			</NameScopingEnvoy>
			<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/SystemDesigner/Usrp/SystemModel}Process.RealTimeTarget,NativeTarget,NativeViLibBindingKeyword,ProcessBackedProjectServiceMetaFactory,RealTime,RealTimeVILibBindingKeyword,RemoteExecutionTarget,RemoteNative" Id="252579" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Real\-Time\ Controller\ UE">
				<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
				<NameScopingEnvoy Bindings="NativeViLibBindingKeyword,RealTimeVILibBindingKeyword,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,RealTimeVI" Id="252736" ModelDefinitionType="BuildSpecification" Name="Interactive">
					<BuildSpecificationDefinition Id="252737" TopLevelComponentRefId="252870" xmlns="http://www.ni.com/GComponent.xsd">
						<CompilerSymbolTable Id="252738" xmlns="http://www.ni.com/PlatformFramework" />
						<ComponentConfigurationReference AssociatedEnvoyId="252739" ConfigName="Default" Id="252742" />
						<ComponentConfigurationReference AssociatedEnvoyId="252743" ConfigName="Default" Id="252746" />
						<ComponentConfigurationReference AssociatedEnvoyId="252747" ConfigName="Default" Id="252750" />
						<ComponentConfigurationReference AssociatedEnvoyId="252751" ConfigName="Default" Id="252754" />
						<ComponentConfigurationReference AssociatedEnvoyId="252755" ConfigName="Default" Id="252758" />
						<ComponentConfigurationReference AssociatedEnvoyId="252759" ConfigName="Default" Id="252762" />
						<ComponentConfigurationReference AssociatedEnvoyId="252763" ConfigName="Default" Id="252766" />
						<ComponentConfigurationReference AssociatedEnvoyId="252767" ConfigName="Default" Id="252770" />
						<ComponentConfigurationReference AssociatedEnvoyId="252771" ConfigName="Default" Id="252774" />
						<ComponentConfigurationReference AssociatedEnvoyId="252775" ConfigName="Default" Id="252778" />
						<ComponentConfigurationReference AssociatedEnvoyId="252779" ConfigName="Default" Id="252782" />
						<ComponentConfigurationReference AssociatedEnvoyId="252783" ConfigName="Default" Id="252786" />
						<ComponentConfigurationReference AssociatedEnvoyId="252787" ConfigName="Default" Id="252790" />
						<ComponentConfigurationReference AssociatedEnvoyId="252791" ConfigName="Default" Id="252794" />
						<ComponentConfigurationReference AssociatedEnvoyId="252795" ConfigName="Default" Id="252798" />
						<ComponentConfigurationReference AssociatedEnvoyId="252799" ConfigName="Default" Id="252802" />
						<ComponentConfigurationReference AssociatedEnvoyId="252803" ConfigName="Default" Id="252806" />
						<ComponentConfigurationReference AssociatedEnvoyId="252807" ConfigName="Default" Id="252810" />
						<ComponentConfigurationReference AssociatedEnvoyId="252811" ConfigName="Default" Id="252814" />
						<ComponentConfigurationReference AssociatedEnvoyId="252815" ConfigName="Default" Id="252818" />
						<ComponentConfigurationReference AssociatedEnvoyId="252819" ConfigName="Default" Id="252822" />
						<ComponentConfigurationReference AssociatedEnvoyId="252823" ConfigName="Default" Id="252826" />
						<ComponentConfigurationReference AssociatedEnvoyId="252827" ConfigName="Default" Id="252830" />
						<ComponentConfigurationReference AssociatedEnvoyId="252831" ConfigName="Default" Id="252834" />
						<ComponentConfigurationReference AssociatedEnvoyId="252835" ConfigName="Default" Id="252838" />
						<ComponentConfigurationReference AssociatedEnvoyId="252839" ConfigName="Default" Id="252842" />
						<ComponentConfigurationReference AssociatedEnvoyId="252843" ConfigName="Default" Id="252846" />
						<ComponentConfigurationReference AssociatedEnvoyId="252847" ConfigName="Default" Id="252850" />
						<ComponentConfigurationReference AssociatedEnvoyId="252851" ConfigName="Default" Id="252854" />
						<ComponentConfigurationReference AssociatedEnvoyId="252855" ConfigName="Default" Id="252858" />
						<ComponentConfigurationReference AssociatedEnvoyId="252859" ConfigName="Default" Id="252862" />
						<ComponentConfigurationReference AssociatedEnvoyId="252863" ConfigName="Default" Id="252866" />
						<ComponentConfigurationReference AssociatedEnvoyId="252867" ConfigName="Default" Id="252870" />
					</BuildSpecificationDefinition>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252739" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Conditioning_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252740">
							<SparseEnvoyManagerDependencySource Id="252741" Target=":NullTarget:AAL_Conditioning_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252743" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Filtering_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252744">
							<SparseEnvoyManagerDependencySource Id="252745" Target=":NullTarget:AAL_Filtering_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252744" Id="257098" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252744" Id="257099" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252744" Id="257100" Name="Filtering">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257101" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Filter\ Reset\.gtype" StoragePath="Filter Reset.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257102" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="filter\.gtype" StoragePath="filter.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257141" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="filter\ structure\.gtype" StoragePath="filter structure.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(Waveform\)\.gvi" StoragePath="Filtering (Waveform).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(DBL\)\.gvi" StoragePath="Filtering (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ NChan\ \(DBL\)\.gvi" StoragePath="Filtering NChan (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258004" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ NChan\ \(Waveform\)\.gvi" StoragePath="Filtering NChan (Waveform).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258007" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ with\ Initial\ Conditions\ \(DBL\)\.gvi" StoragePath="Filtering with Initial Conditions (DBL).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252747" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Fitting_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252748">
							<SparseEnvoyManagerDependencySource Id="252749" Target=":NullTarget:AAL_Fitting_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252751" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Generation_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252752">
							<SparseEnvoyManagerDependencySource Id="252753" Target=":NullTarget:AAL_Generation_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252752" Id="257944" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252752" Id="257945" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252752" Id="257946" Name="Generation">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257947" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RNGState\.gtype" StoragePath="RNGState.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257948" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Gauss\ State\.gtype" StoragePath="Gauss State.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252755" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Interpolation_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252756">
							<SparseEnvoyManagerDependencySource Id="252757" Target=":NullTarget:AAL_Interpolation_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252759" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Linear_Algebra_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252760">
							<SparseEnvoyManagerDependencySource Id="252761" Target=":NullTarget:AAL_Linear_Algebra_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252763" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Measurement_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252764">
							<SparseEnvoyManagerDependencySource Id="252765" Target=":NullTarget:AAL_Measurement_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252764" Id="257109" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252764" Id="257110" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252764" Id="257111" Name="Measurement">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257112" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Averaging\ Parameters\.gtype" StoragePath="Averaging Parameters.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Force\ Restart\ no\ State\.gvi" StoragePath="ma_Force Restart no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257724" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Averaging\ \(complex\)\ no\ State\.gvi" StoragePath="ma_Spectrum Averaging (complex) no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Linear\ Averaging\ Done\.gvi" StoragePath="ma_Linear Averaging Done.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Averaging\ \(real\)\ no\ State\.gvi" StoragePath="ma_Spectrum Averaging (real) no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Spectrum\ Peak\ Hold\ no\ State\.gvi" StoragePath="ma_Spectrum Peak Hold no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Convert\ to\ dB\.gvi" StoragePath="ma_Convert to dB.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Waveform\ Timing\.gvi" StoragePath="ma_Check Waveform Timing.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257743" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Time\ Domain\ Window\ \(DBL\)\.gvi" StoragePath="Scaled Time Domain Window (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257847" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="PeakApp\.gtype" StoragePath="PeakApp.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257848" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="PeakINT\.gtype" StoragePath="PeakINT.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257849" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pulse\ Signal_Reference\ Levels\ Settings\.gtype" StoragePath="Pulse Signal_Reference Levels Settings.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257850" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pulse\ Signal_State\ Levels\ Settings\.gtype" StoragePath="Pulse Signal_State Levels Settings.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ \(DBL\)\.gvi" StoragePath="Power Spectrum (DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257985" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum_Convert\ to\ Single\-Sided\.gvi" StoragePath="Power Spectrum_Convert to Single-Sided.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257998" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Block\ Size\ no\ State\.gvi" StoragePath="ma_Check Block Size no State.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257999" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Window\ for\ 1\ Chan\.gvi" StoragePath="Scaled Window for 1 Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_One\-sided\ Power\ Spectrum\.gvi" StoragePath="ma_One-sided Power Spectrum.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258001" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_One\-sided\ FFT\ Spectrum\.gvi" StoragePath="ma_One-sided FFT Spectrum.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258006" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Amplitude\ and\ Phase\ Spectrum_Convert\ to\ Single\-Sided\.gvi" StoragePath="Amplitude and Phase Spectrum_Convert to Single-Sided.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252767" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Operations_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252768">
							<SparseEnvoyManagerDependencySource Id="252769" Target=":NullTarget:AAL_Operations_Base\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252771" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Resampling_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252772">
							<SparseEnvoyManagerDependencySource Id="252773" Target=":NullTarget:AAL_Resampling_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252772" Id="257939" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252772" Id="257940" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252772" Id="257941" Name="Resampling">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257942" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ State\ \(DBL\)\.gtype" StoragePath="Resample State (DBL).gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257943" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Resample\ Constant\ Config\.gtype" StoragePath="Resample Constant Config.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252775" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Statistics_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252776">
							<SparseEnvoyManagerDependencySource Id="252777" Target=":NullTarget:AAL_Statistics_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252776" Id="257949" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252776" Id="257950" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252776" Id="257951" Name="Statistics">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257952" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="histogram\ bins\.gtype" StoragePath="histogram bins.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257953" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="histogram\ count\.gtype" StoragePath="histogram count.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252779" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Support_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252780">
							<SparseEnvoyManagerDependencySource Id="252781" Target=":NullTarget:AAL_Support_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252780" Id="257717" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252780" Id="257718" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252780" Id="257719" Name="Support">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_patchErrorCode\ or\ Caller\ as\ Source\.gvi" StoragePath="ma_patchErrorCode or Caller as Source.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="aal_Error\ Cluster\ from\ Error\ Code\.gvi" StoragePath="aal_Error Cluster from Error Code.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257844" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Base\.sli" StoragePath="AAL Base.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Base.sli" Id="257884" Name="AAL\ Base\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257885" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BiPolyFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="77" Id="257886" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LARPolyFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="148" Id="257887" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PolyFit81_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="203" Id="257888" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BiLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="254" Id="257889" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LARLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="309" Id="257890" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LinFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="348" Id="257891" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFit_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="395" Id="257892" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFitLAR_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="450" Id="257893" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BoundLinearFitBi_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="505" Id="257894" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Spline_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="544" Id="257895" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpInterp_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="583" Id="257896" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotprodCx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="614" Id="257897" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DotProduct_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="645" Id="257898" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Resample_Const" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="688" Id="257899" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale1DCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="719" Id="257900" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Scale" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="750" Id="257901" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unWrap85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="773" Id="257902" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenCosWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="796" Id="257903" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="827" Id="257904" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BWCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="878" Id="257905" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="964" Id="257906" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1007" Id="257907" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRCoefs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1050" Id="257908" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Gauss" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1093" Id="257909" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RampPtrn85" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1132" Id="257910" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SawtoothWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1171" Id="257911" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SincWave" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1210" Id="257912" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SinePtrn" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1249" Id="257913" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SineWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1288" Id="257914" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SquareWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1331" Id="257915" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TriangleWaveCIN" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1370" Id="257916" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="white" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1409" Id="257917" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1432" Id="257918" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1515" Id="257919" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx_2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1598" Id="257920" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1693" Id="257921" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas_2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1788" Id="257922" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AutoCorrelation80" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1815" Id="257923" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Rxy80" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1854" Id="257924" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1893" Id="257925" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenHistH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1928" Id="257926" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Mean_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1955" Id="257927" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Median_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1982" Id="257928" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ModeH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2009" Id="257929" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RMS_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2055" Id="257930" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2095" Id="257931" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH_2016" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Find\ First\ Error\.gvi" StoragePath="ma_Find First Error.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258005" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_single_Check\ Time\ Signal\ Continuity\.gvi" StoragePath="ma_single_Check Time Signal Continuity.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_array_Check\ Time\ Signal\ Continuity\.gvi" StoragePath="ma_array_Check Time Signal Continuity.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_check\ equal\ dt\.gvi" StoragePath="ma_check equal dt.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258010" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_time\ continuity\ checker\.gvi" StoragePath="ma_time continuity checker.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258011" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_basicErrorCode2ErrorCluster\.gvi" StoragePath="ma_basicErrorCode2ErrorCluster.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258013" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Compute\ t0\ eps\ timestamp\.gvi" StoragePath="ma_Compute t0 eps timestamp.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252783" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Transforms_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252784">
							<SparseEnvoyManagerDependencySource Id="252785" Target=":NullTarget:AAL_Transforms_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252784" Id="257986" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252784" Id="257987" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252784" Id="257988" Name="Transforms">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Real\ FFT\.gvi" StoragePath="Real FFT.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252787" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Windows_Base\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252788">
							<SparseEnvoyManagerDependencySource Id="252789" Target=":NullTarget:AAL_Windows_Base\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252788" Id="257103" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252788" Id="257104" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252788" Id="257105" Name="Windows">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257106" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="windowTd\.gtype" StoragePath="windowTd.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257138" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="winPropTd\.gtype" StoragePath="winPropTd.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257783" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ Properties\ by\ Name\.gvi" StoragePath="Window Properties by Name.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(1D\ DBL\)\.gvi" StoragePath="Window (1D DBL).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252791" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Conditioning\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252792">
							<SparseEnvoyManagerDependencySource Id="252793" Target=":NullTarget:AAL_Conditioning\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252795" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Filtering\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252796">
							<SparseEnvoyManagerDependencySource Id="252797" Target=":NullTarget:AAL_Filtering\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252796" Id="257711" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252796" Id="257712" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252796" Id="257713" Name="Filtering">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ \(CDB\)\.gvi" StoragePath="Filtering (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257737" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Filtering\.sli" StoragePath="AAL Filtering.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Filtering.sli" Id="257755" Name="AAL\ Filtering\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257756" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BesselCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="61" Id="257757" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="BWCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="112" Id="257758" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ChebyshevCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="167" Id="257759" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxIIR_Filter_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="210" Id="257760" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxIIRReSig_Filter_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="339" Id="257761" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="EllipticCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="398" Id="257762" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigIIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="441" Id="257763" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="484" Id="257764" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRNarrowCoef_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="535" Id="257765" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigFIRnarrowFilter_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="566" Id="257766" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRnarrowFilter_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="597" Id="257767" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FIRCoefs" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="640" Id="257768" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSigIIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="683" Id="257769" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IIR_Filter2" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="812" Id="257770" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvChebyshevCoefs90" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="867" Id="257771" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MedianFilter81_H" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="894" Id="257772" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Parks" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="941" Id="257773" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_CDB" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1004" Id="257774" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_CSG" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1067" Id="257775" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_DBL" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1130" Id="257776" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ppMultiRateFIRH_SGL" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1193" Id="257777" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SavitzkyGolayFiltH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1228" Id="257778" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SavitzkyGolayCoefH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1267" Id="257779" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="zeroPhaseCascadeFiltH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1310" Id="257780" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="zeroPhaseFiltH" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257781" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="IFIR\ filter\.gtype" StoragePath="IFIR filter.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257782" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Band\ Parameters\.gtype" StoragePath="Band Parameters.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258014" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filtering\ with\ Initial\ Conditions\ \(CDB\)\.gvi" StoragePath="Filtering with Initial Conditions (CDB).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252799" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Fitting\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252800">
							<SparseEnvoyManagerDependencySource Id="252801" Target=":NullTarget:AAL_Fitting\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252803" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Generation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252804">
							<SparseEnvoyManagerDependencySource Id="252805" Target=":NullTarget:AAL_Generation\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252807" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Geometry\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252808">
							<SparseEnvoyManagerDependencySource Id="252809" Target=":NullTarget:AAL_Geometry\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252811" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Integral_Differentiation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252812">
							<SparseEnvoyManagerDependencySource Id="252813" Target=":NullTarget:AAL_Integral_Differentiation\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252815" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Interpolation\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252816">
							<SparseEnvoyManagerDependencySource Id="252817" Target=":NullTarget:AAL_Interpolation\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252819" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Linear_Algebra\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252820">
							<SparseEnvoyManagerDependencySource Id="252821" Target=":NullTarget:AAL_Linear_Algebra\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252820" Id="257976" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252820" Id="257977" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252820" Id="257978" Name="LinearAlgebra">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257979" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Complex\ Compact\ Array\.gtype" StoragePath="Complex Compact Array.gtype" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257980" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Real\ Compact\ Array\.gtype" StoragePath="Real Compact Array.gtype" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252823" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Matrix\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252824">
							<SparseEnvoyManagerDependencySource Id="252825" Target=":NullTarget:AAL_Matrix\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252827" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Measurement\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252828">
							<SparseEnvoyManagerDependencySource Id="252829" Target=":NullTarget:AAL_Measurement\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252828" Id="257651" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252828" Id="257652" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252828" Id="257653" Name="Measurement">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257654" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ 1\ Chan\ \(CDB\)\.gvi" StoragePath="Power Spectrum for 1 Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257695" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_FFT\ Power\ Spectrum\ and\ PS\ Density\ no\ State\ \(CDB\)\.gvi" StoragePath="ma_FFT Power Spectrum and PS Density no State (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257715" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Check\ Block\ Size\ no\ State\ \(CDB\)\.gvi" StoragePath="ma_Check Block Size no State (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257721" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Window\ for\ 1\ Chan\ \(CDB\)\.gvi" StoragePath="Scaled Window for 1 Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Two\-sided\ Power\ Spectrum\ \(CDB\)\.gvi" StoragePath="ma_Two-sided Power Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257723" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_Two\-sided\ FFT\ Spectrum\ \(CDB\)\.gvi" StoragePath="ma_Two-sided FFT Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ \(CDB\)\.gvi" StoragePath="Power Spectrum (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257786" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Measurement\.sli" StoragePath="AAL Measurement.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Measurement.sli" Id="257824" Name="AAL\ Measurement\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257825" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxCrossSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="41" Id="257826" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CrossSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="257827" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxSpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="99" Id="257828" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SpectrumH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="122" Id="257829" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakD" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="153" Id="257830" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakD2014" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="192" Id="257831" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PeakDetector" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="262" Id="257832" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Triggerh" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="321" Id="257833" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Triggerh_86" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="372" Id="257834" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="StateLevels32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="427" Id="257835" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="StateLevels" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="482" Id="257836" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CycleRMSAverage32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="557" Id="257837" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CycleRMSAverage" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="632" Id="257838" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeas32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="711" Id="257839" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeas" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="790" Id="257840" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="873" Id="257841" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PulseMeasEx" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="956" Id="257842" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas32" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="1051" Id="257843" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TransMeas" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ 1\ Chan\.gvi" StoragePath="Power Spectrum for 1 Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257993" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ N\ Chan\ \(CDB\)\.gvi" StoragePath="Power Spectrum for N Chan (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power\ Spectrum\ for\ N\ Chan\.gvi" StoragePath="Power Spectrum for N Chan.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257995" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ma_FFT\ Power\ Spectrum\ and\ PS\ Density\ no\ State\.gvi" StoragePath="ma_FFT Power Spectrum and PS Density no State.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252831" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Operations\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252832">
							<SparseEnvoyManagerDependencySource Id="252833" Target=":NullTarget:AAL_Operations\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252835" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Polynomial\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252836">
							<SparseEnvoyManagerDependencySource Id="252837" Target=":NullTarget:AAL_Polynomial\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252839" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Probability\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252840">
							<SparseEnvoyManagerDependencySource Id="252841" Target=":NullTarget:AAL_Probability\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252843" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Resampling\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252844">
							<SparseEnvoyManagerDependencySource Id="252845" Target=":NullTarget:AAL_Resampling\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252847" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Special_Func\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252848">
							<SparseEnvoyManagerDependencySource Id="252849" Target=":NullTarget:AAL_Special_Func\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252851" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Statistics\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252852">
							<SparseEnvoyManagerDependencySource Id="252853" Target=":NullTarget:AAL_Statistics\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252855" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Support\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252856">
							<SparseEnvoyManagerDependencySource Id="252857" Target=":NullTarget:AAL_Support\.gcomp" />
						</SparseEnvoyManager>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252859" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Transforms\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252860">
							<SparseEnvoyManagerDependencySource Id="252861" Target=":NullTarget:AAL_Transforms\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252860" Id="257745" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252860" Id="257746" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252860" Id="257747" Name="Transforms">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Complex\ FFT\.gvi" StoragePath="Complex FFT.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257787" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Transforms\.sli" StoragePath="AAL Transforms.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Transforms.sli" Id="257798" Name="AAL\ Transforms\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257799" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DCT_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="41" Id="257800" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DST_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="72" Id="257801" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDCT_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="99" Id="257802" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDST_1DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="126" Id="257803" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="173" Id="257804" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DCT_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="208" Id="257805" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DST_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="243" Id="257806" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxInvFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="274" Id="257807" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDCT_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="301" Id="257808" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvDST_2DH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="328" Id="257809" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReInvFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="359" Id="257810" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReFFT2D_H_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="406" Id="257811" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="445" Id="257812" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="484" Id="257813" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="523" Id="257814" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FastHilbertTransformH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="546" Id="257815" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FHTH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="569" Id="257816" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvChirpZT_head" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="604" Id="257817" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvCxNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="635" Id="257818" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvFastHilbertTransformH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="658" Id="257819" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvFHTH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="681" Id="257820" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvReNIFFTHCH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="708" Id="257821" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="InvReNIFFTH80_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="739" Id="257822" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTHCH_IDP" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="766" Id="257823" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ReNIFFTH80_IDP" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Complex\ FFT\.gvi" StoragePath="2D Complex FFT.gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\2D\ Real\ FFT\.gvi" StoragePath="2D Real FFT.gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI,EnvoyManager" Id="252863" ModelDefinitionType="SparseEnvoyManager" Name="AAL_Windows\.gcomp" Reparentable="False">
						<SparseEnvoyManager Id="252864">
							<SparseEnvoyManagerDependencySource Id="252865" Target=":NullTarget:AAL_Windows\.gcomp" />
						</SparseEnvoyManager>
						<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252864" Id="257739" Name="NI">
							<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252864" Id="257740" Name="Analysis">
								<NameScopingContentReference AutomaticallyResolveUp="True" Bindings="Envoy,ContentReference,NationalInstruments.SourceModel.Envoys.SparseEnvoyManager,NameScopingContentReference,RealTimeVI" ContentIdentifier="252864" Id="257741" Name="Windows">
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scaled\ Time\ Domain\ Window\ \(CDB\)\.gvi" StoragePath="Scaled Time Domain Window (CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257784" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(1D\ CDB\)\.gvi" StoragePath="Window (1D CDB).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257845" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AAL\ Windows\.sli" StoragePath="AAL Windows.sli">
										<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="AAL Windows.sli" Id="257932" Name="AAL\ Windows\.sli" SynchronizeNameWithOwningEnvoy="True">
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257933" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="50" Id="257934" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxAllWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="92" Id="257935" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="WinConstByNameH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="127" Id="257936" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NumWinConstH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="375" Id="257937" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GenCosWinH" />
											<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="405" Id="257938" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CxGenCosWinH" />
										</NameScopingContentReference>
									</SourceFileReference>
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(2D\ DBL\)\.gvi" StoragePath="Window (2D DBL).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(Wfm\)\.gvi" StoragePath="Window (Wfm).gvi" />
									<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257983" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Window\ \(Wfms\)\.gvi" StoragePath="Window (Wfms).gvi" />
								</NameScopingContentReference>
							</NameScopingContentReference>
						</NameScopingContentReference>
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference,RealTimeVI" Id="252867" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
						<SparseEnvoyManager Id="252868">
							<SparseEnvoyManagerDependencySource Id="252869" Target=":NullTarget:Default\ Component" />
						</SparseEnvoyManager>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Unbundle\ Session\.gvi" StoragePath="USRP RIO\LTE Host\LTE Unbundle Session.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253514" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Request\ Information\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Request Information.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Write Pipe.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Read Pipe.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Write\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Write.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Error\ Report\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Generate Error Report.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Collect\ DL\ Status\ Info\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Collect DL Status Info.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDSCH\ Decoder\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDSCH Decoder Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Apply\ AGC\ Output\.gvi" StoragePath="USRP RIO\LTE Host\LTE Apply AGC Output.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ BB\ Power\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX BB Power.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Power\ Calibration\ Offset\.gvi" StoragePath="USRP RIO\LTE Host\LTE Calculate Power Calibration Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ DL\ BB\ Power\ and\ sync\ status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read DL BB Power and sync status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ ADC\ and\ IFFT\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Get ADC and IFFT Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253527" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Control\ Power\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE Control Power Gain.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ DL\ Throughput\ and\ BLER\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate DL Throughput and BLER.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ External\ MAC\ Output\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Read External MAC Output.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Configure\ RF\ Timing\ Offset\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Configure RF Timing Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ and\ TX\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX and TX Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253533" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Constellation\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Constellation Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDCCH\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDCCH Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253535" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Pending\ Data\.gtype" StoragePath="Common\Types\DTP Pending Data.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253536" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Send\ Status\.gtype" StoragePath="Common\Types\DTP Send Status.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Send UDP Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253538" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253539" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Receive UDP Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Remove\ Timed\ Loop\ Abort\ Error\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Remove Timed Loop Abort Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Disassembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Disassembly.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253542" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Handle\ DL\ TX\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Handle DL TX Confirm.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode General Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253545" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receice\ PDSCH\ Decoding\ Status\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receice PDSCH Decoding Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ PDSCH\ MAC\ PDU\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive PDSCH MAC PDU.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Channel\ Decoder\ Status\ from\ U32\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE PDSCH Channel Decoder Status from U32.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ and\ Hold\ Maximum\.gvi" StoragePath="Common\Host\Timing Measurement\Get and Hold Maximum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253550" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic DL Tx Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253551" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ TX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL TX Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253552" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Handler\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Handler.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\ From\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read From Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MCS\ Regulation\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE MCS Regulation.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Enque\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Enque Requests.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253556" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Assembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Assembly.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare Tx Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253558" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Device\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Device Location.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Abstraction\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Abstraction.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253560" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Subframe\ for\ Transmit\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Check Subframe for Transmit.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253562" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253563" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ RX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL RX Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\ RT\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive Timing Indication RT.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253565" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U16 Dominant Increment.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253566" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\ Index\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session Index.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Transport\ Session\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Get Transport Session.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253568" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Send\ To\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Send To Transport.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ Time\.gvi" StoragePath="Common\Host\Timing Measurement\Get Time.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253570" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Timing Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253571" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TTI\ Counter\ to\ SFN\ and\ TTI\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE TTI Counter to SFN and TTI.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253572" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Cleanup.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253573" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253574" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Stop\ On\ Error\.gvi" StoragePath="Common\Host\Stop On Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253575" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\.gvi" StoragePath="Common\Host\Create Stop.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253576" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Determine\ Configuration\ Trigger\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Determine Configuration Trigger.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253577" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ Loopback\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL Loopback.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253578" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ RX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL RX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253579" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253580" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ RX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stop\.gvi" StoragePath="Common\Host\Check Stop.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253582" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ TX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253583" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253584" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UDP\ Port\ In\ Use\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Check UDP Port In Use.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253585" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Set Active.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253586" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253864" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Host\ Session\.gtype" StoragePath="LTE v2.2\Types\LTE Host Session.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253865" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253866" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Reader\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Reader.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253867" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Writer\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Writer.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253868" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ General\ Message\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE General Message Header.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253869" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ SAP\ Sub\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE SAP Sub Header.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253870" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\ Defined\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID Defined.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="write\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\write.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253876" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\read.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_settime\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_settime.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_wait\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_wait.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253891" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="itimerspec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\itimerspec.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253892" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="timespec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\timespec.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253893" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Confirmation\ States\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Confirmation States.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="253898" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Convert\ Errno\ to\ LabVIEW\ Error\.gvi" StoragePath="Common\Host\Linux RT Pipes\Convert Errno to LabVIEW Error.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/DllLibrary/SystemModel}Process.DllLibrary,ProcessBackedProjectServiceMetaFactory" Id="253903" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="system\ calls\.sli" StoragePath="Common\Host\Linux RT Pipes\System Calls\system calls.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="system calls.sli" Id="253938" Name="system\ calls\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="253939" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="mkfifo" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="37" Id="253940" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="open" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="66" Id="253941" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="close" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="87" Id="253942" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="unlink" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="109" Id="253943" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="read" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="140" Id="253944" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="write" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="185" Id="253945" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="__errno_location" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="203" Id="253946" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetErrnoValue" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="244" Id="253947" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="strerror_r" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="280" Id="253948" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="timerfd_create" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="363" Id="253949" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="timerfd_settime" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="306" Id="253950" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_create1" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="327" Id="253951" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_ctl" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="402" Id="253952" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="epoll_wait" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="487" Id="253953" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetErrnoValue" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="519" Id="253954" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="fcntl_int32" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253908" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253909" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event_names\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event_names.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253910" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_events\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_events.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253955" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="errno\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\errno.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory,RealTimeVI" Id="195775" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Host\ UE\.gvi" StoragePath="LTE Host UE.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256802" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Calculate\ Level\ From\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE USRP Calculate Level From Gain.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256808" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ RX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate RX Power Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256813" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ TX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate TX Power Spectrum.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256818" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256823" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX Data.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256833" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate SNR.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256838" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ to\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U64 to Channel Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256843" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U32\ to\ CDB\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U32 to CDB.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256848" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Received\ DCI\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Received DCI.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Extract\ Packet\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Extract Packet.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Payload\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ ID\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message ID Location Field.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ ID\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message ID.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL RX Indication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256889" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ RX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC RX Config.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Message\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Map Message Location Field.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256895" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Type\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Type.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Count\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Count.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Dequeue\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Dequeue Requests.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256907" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ PHY\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive PHY Confirm.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ Body\ Length\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message Body Length.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode General Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode Sub Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256938" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Config Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256943" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256948" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ Map\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP Map Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256953" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Confirm\ Message\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Confirm Message.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256963" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ DL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config DL Grant Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256964" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DLSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DLSCH Config Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256965" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256966" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ ULSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message ULSCH Config Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256967" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ UL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message UL TX Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256968" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ UERS\ Check\ Pararmeter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE UERS Check Pararmeter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256969" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Config\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Config Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256970" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Subframe\ Type\.gtype" StoragePath="LTE v2.2\Types\LTE Subframe Type.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Config Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP UL TX Payload Request.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256986" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ TX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC TX Config.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256987" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ UL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config UL Grant Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256988" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Location.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DL TTI Configuration To U64.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="256994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Clean\ Up\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Clean Up.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257001" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RF\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RF.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257006" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Abort\ Receive\ Stream\.gvi" StoragePath="USRP RIO\LTE Host\LTE Abort Receive Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257011" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ Frontend\.gvi" StoragePath="USRP RIO\LTE Host\LTE Disable Frontend.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257016" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ TX\ Trigger\ Offset\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Compute TX Trigger Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257023" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Compute Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257028" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ UL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable UL TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ UL\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare UL Tx Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257043" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic UL Configuration.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic UL Tx Payload.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257053" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Feedback Information.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257058" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Baseband.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257063" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Set Active.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257068" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Cleanup.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257073" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257097" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Streaming\ Xvcr\ FPGA\ Ref\.gtype" StoragePath="USRP RIO\Host\Streaming Xvcr FPGA Ref.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257139" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Confirm\ Check\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Confirm Check Parameter.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257140" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257142" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Constants\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Constants.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257143" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Mode\.gtype" StoragePath="USRP RIO\Host\Configure Signal Mode.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257144" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Parameters\.gtype" StoragePath="USRP RIO\Host\Configure Signal Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257145" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="clockid\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\clockid.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257159" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_operations\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_operations.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ U8\ array\.gvi" StoragePath="Common\Host\Search U8 array.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257167" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Extract\ States\.gtype" StoragePath="Common\Types\DTP Extract States.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257168" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Check\ Header\ and\ CRC\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Check Header and CRC.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257173" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Header\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257179" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE DL RX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE UL TX FIFO Initialization.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257189" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Socket\ Option\.gvi" StoragePath="Common\Host\Set Socket Option.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257195" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\ Notifier\.gvi" StoragePath="Common\Host\Create Stop Notifier.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257200" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ USRP\ Data\ Clock\ Rate\ and\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Check USRP Data Clock Rate and Bandwidth.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257205" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RT\ Parameters\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup RT Parameters.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257210" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Device\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Read Device Bandwidth.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257218" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Init\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Init.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257223" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ System\ Model\ Name\.gvi" StoragePath="Common\Host\Get System Model Name.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257255" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Create\ Sessions\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Create Sessions.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257260" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Readers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Readers.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257265" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trim\ String\.gvi" StoragePath="Common\Host\Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257270" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Writers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Writers.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Right\ Trim\ String\.gvi" StoragePath="Common\Host\Right Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257313" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Trim\ String\.gvi" StoragePath="Common\Host\Left Trim String.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257319" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Reader.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257324" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Constants\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Constants.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257331" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Writer.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257336" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Create FIFO.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="open\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\open.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257359" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_create.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257364" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_create.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257369" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_ctl\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_ctl.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257374" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Pipe\ Size\.gvi" StoragePath="Common\Host\Linux RT Pipes\Set Pipe Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257380" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="unlink\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\unlink.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257385" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Errno\.gvi" StoragePath="Common\Host\Linux RT Pipes\Clear Errno.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257484" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Sub Message Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Messages.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257499" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE UL TTI Configuration To U64.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Delete\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Delete.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU RX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257539" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Initiate\ Stream\.gvi" StoragePath="USRP RIO\Host\Initiate Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Level\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Level).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Gain\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Gain).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DCI Interpreter DCI1x.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257575" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config DL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257580" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DLSCH Config.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257585" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config UL Grant.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257590" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257595" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257600" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU TX.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257605" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Subframe\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Subframe SNR.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257610" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SAP Sub Header.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257615" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\ from\ PRB\ Allocation\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Calculate Transport Block Size from PRB Allocation.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257620" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Delete\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Delete FIFO.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257626" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Writer.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Reader.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MCS\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MCS.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257641" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ CCE\ Offset\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check CCE Offset.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257646" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Common\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Common).gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257655" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UERS\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check UERS MAC PDU Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Calculate Transport Block Size.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Raw\ SNR\ to\ Unbiased\ Estimates\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Map Raw SNR to Unbiased Estimates.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257670" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Signal\ and\ Noise\ Power\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Signal and Noise Power.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257675" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\ Range\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index Range.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257680" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Number\ Sub\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Number Sub Messages.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257685" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Confirm\ Mode\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Confirm Mode.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="close\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\close.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257700" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate\ Sample\ Rate\.gvi" StoragePath="USRP RIO\Host\Calculate Sample Rate.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257705" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\.gvi" StoragePath="USRP RIO\Host\Configure Frequency.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="257730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\ Shift\.gvi" StoragePath="USRP RIO\Host\Configure Frequency Shift.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257754" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="258015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Abort\ Stream\.gvi" StoragePath="USRP RIO\Host\Abort Stream.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="258020" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="258021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stream\ Status\.gvi" StoragePath="USRP RIO\Host\Check Stream Status.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="265070" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="266257" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="266258" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="266659" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="266696" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Send\ Notification\.gvi" StoragePath="Multi-RAT\RT Startup Send Notification.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271137" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Create\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Create Notifier.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271142" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Receive\ Notivication\.gvi" StoragePath="Multi-RAT\RT Startup Receive Notivication.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="271147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Destroy\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Destroy Notifier.gvi" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253095" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
						<UDRRepositoryManagerDefinition Location="" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253096" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253097" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.RT" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\RT&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257215" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Set\ CPU\ Pool\ Assignments\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257216" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Get\ Number\ of\ CPUs\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257217" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RT\ CPU\ Pool\ Assignments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257242" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Set\ CPU\ Pool\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257243" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="RT\ CPU\ Pool\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257244" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="System\ Mask\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257245" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Timed\ Structures\ Mask\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257246" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ni_emb\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="ni_emb.sli" Id="257293" Name="ni_emb\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="9" Id="257294" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LedOutput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="34" Id="257295" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LedInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="53" Id="257296" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PrintStringToConsole" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="74" Id="257297" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetHighResTimestampFreq" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="94" Id="257298" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetHighResTimestamp" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="120" Id="257299" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="UserSwitchInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="139" Id="257300" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SystemSwitchInput" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="158" Id="257301" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetNumCPUs" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="174" Id="257302" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetCPULoad" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257303" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="CPU\ Mask\.gtype" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253098" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253185" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="node_template_TimingPrimitives\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257136" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257157" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257249" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257285" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257399" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257403" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_CP_Gain_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257428" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257429" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257430" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257431" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257432" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKout_OSCin_Sel_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257433" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257434" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257435" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R6\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257436" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKout_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257437" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R7\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257438" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R8\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257439" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R10\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257440" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__FEEDBACK_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257441" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__VCO_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257442" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__Reserved1_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257443" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__OSCout_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257444" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R11\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257445" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__SYNC_Status_CLKin_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257446" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__SYNC_CLKin2_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257447" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257448" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R12\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257449" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__HOLDOVER_MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257450" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LD_HOLDOVER_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257451" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LD_HOLDOVER_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257452" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R13\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257453" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_SELECT_MODE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257454" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__Status_CLKin_MUX_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257455" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R14\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257456" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_BUF_TYPE_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257457" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__LOS_TIMEOUT_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257458" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R15\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257459" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R16\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257460" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__XTAL_LVL_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257461" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R24\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257462" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_WND_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257463" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_N_R_DLY_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257464" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_R4_R3_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257465" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_C3_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257466" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_C4_LF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257467" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R25\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257468" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R26\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257469" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL_CP_POL_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257470" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_WND_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257471" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R27\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257472" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__CLKin_PreR_DIV_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257473" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL1_CP_Gain_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257474" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R28\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257475" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R29\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257476" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__PLL2_FAST_PDF_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257477" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__OSCin_FREQ_T\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257478" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R30\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257479" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LMK04816\ v1\ Shared\.lvlib__R31\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257696" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="266457" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253099" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253100" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253112" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__IQ\ Imbalance\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253113" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Characterization\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253114" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Characterization\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253115" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Device\ Data\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253116" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Header\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253117" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__DB\ Queue\ Reference\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253118" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Semaphore\ RefNum\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253119" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Bus\ Session\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253124" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__niUsrpRio\ Session\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253201" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Simple\ Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253243" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TimedLoopMode\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253290" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253311" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filter\ Error\ Codes\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253312" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253338" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Build\ Error\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Multiplex\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253457" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Fire\ Software\-Triggered\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253463" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Stop\ Timed\ Structure\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253469" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Filter\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253472" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Code\ For\ Multiple\ Errors\ In\ One\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253473" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Parse\ Protocol\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253474" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(multiple\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Flatten\ Error\ \(multiple\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253476" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lvalarms\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lvalarms.sli" Id="253914" Name="lvalarms\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="9" Id="253915" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetPoolAffinityMask__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="33" Id="253916" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcDeleteName__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="77" Id="253917" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcNewTickTimerLV__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="114" Id="253918" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="TSrcNewTSCLV__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="175" Id="253919" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="CreateSoftwareTriggerTimingSource__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="199" Id="253920" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AlarmAbort__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="279" Id="253921" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetGroupMember__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="338" Id="253922" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ResetGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="365" Id="253923" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FireSoftwareTriggerTimingSource__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="394" Id="253924" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AlarmAddToGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="446" Id="253925" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AbortGroup__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="480" Id="253926" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SetLogMode__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="498" Id="253927" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetAlarmName__NATIONAL_INSTRUMENTS_lvalarms" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="541" Id="253928" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetLoggedData__NATIONAL_INSTRUMENTS_lvalarms" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253487" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Daughterboard\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253488" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Session\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Call\ Chain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Call\ Chain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="General\ Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Error\ Or\ Warning\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Extract\ Aggregated\ Errors\ Or\ Self\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Is\ Warning\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Flatten\ Error\ \(call\ chain\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253911" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(multiple\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253912" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="error\ protocol\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepend\ Protocol\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Special\ Tags\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(call\ chain\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Unflatten\ Error\ \(location\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253932" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ state\ data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253933" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__CPLD\ Power\ Mode\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Call\ Chain\ To\ String\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253935" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lv_GEH\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lv_GEH.sli" Id="253962" Name="lv_GEH\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="253963" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NCGGeneralErrorHandler" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="253936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Demultiplex\ Errors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253937" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(call\ chain\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253956" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Parent\ Ref\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253957" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Boolean\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253959" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ Configuration\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253960" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TagReturnType\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253961" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="JSON\ \(location\)\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="253973" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="lv_GEH_userDefinedDescriptions\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256800" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Description\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256801" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256807" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="System\ Exec\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="256863" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TimedLoopWakeupReason\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Error\ Cluster\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="256999" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Close\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Enable\ Front\ End\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Display\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257022" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\ Dialog\ Type\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257078" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Translate\ NG\ to\ CG\ Error\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257079" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="System\ Exec\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="System Exec.sli" Id="257107" Name="System\ Exec\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257108" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SystemExec_Wrapper" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257080" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Localization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257081" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="localization\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Code\ Database\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257083" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Multiple\ Description\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Find\ Tag\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257085" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Close\ Session\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257086" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Release\ Semaphore\ Reference\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257087" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Update\ ATR\ State\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257088" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257089" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Decode\ Daughterboard\ Names\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Parse\ Scope\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257091" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Dequeue\ DB\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257092" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Enqueue\ DB\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257093" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Send\ Radio\ Commands\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257094" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Default\ ATR\ States\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257095" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Device\ Subfunction\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257096" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configuration\ FPGA\ Ref\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257113" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Location\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257114" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lv_error\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="lv_error.sli" Id="257146" Name="lv_error\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="2" Id="257147" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GGetOneErrorCode" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257115" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ and\ Replace\ Pattern\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257116" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="SystemExec_Wrapper_wkDir\ in_Term4_ID82\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257117" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="SystemExec_Wrapper_waitUntilCompletion\ in_Term13_ID82\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RemoveNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257119" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Semaphore\ Refnum\ Core\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257120" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257121" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ADC\ Gain\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257122" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Coerce\ Gain\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Gain\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257124" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Settings\ Packet\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257125" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Settings\ Packet\ Destination\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257126" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ ATR\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257127" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ATR\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ ATR\ Construction\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257129" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__DB\ Types\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257130" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__usrpDboardId\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257131" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Radio\ Registers\ Command\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Write\ Register\ Array\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257133" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Radio\ Responses\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257134" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Release\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257135" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Acquire\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257137" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__RF\ Channel\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="GetNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257149" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Gain\ Bit\ Mask\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257150" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Gain\ Bit\ Mask\ WBX\ Tx\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257151" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Encode\ Instruction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Notify\ Host\ Cmd\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Not\ A\ Semaphore\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ Index\ From\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257155" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Write\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257156" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Register\ Read\ Request\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257158" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Register\ Array\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Error\ Handler\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257161" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Host\ Register\ Read\ Cmd\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Error\ Cluster\ From\ Error\ Code\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257194" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Open\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257228" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Front\ End\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257229" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ Persistent\ Device\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257230" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Clocking\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257231" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Radio\ Settings\ Versions\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257232" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Open\ Session\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257233" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Reset\ CPLD\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257234" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Verify\ Hardware\ Version\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257235" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Versions\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257236" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Cache\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257237" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="getRioInterfaceNumberFromFpgaRef\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257238" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Obtain\ Semaphore\ Reference\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257239" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_open\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257240" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_read\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257241" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niusrprio_close\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257247" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Set\ Instruction\ FIFO\ Depth\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257248" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Constants\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257250" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257251" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Characterization\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257252" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Device\ Data\ Header\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257253" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Load\ EEPROM\ Characterization\ Data\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257254" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__EEPROM\ Data\ Section\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257275" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Default\ ATR\ Values\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257276" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Clocks\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257277" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ Initial\ ATR\ States\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257278" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Radio\ SPI\ Divider\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257279" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Map\ Global\ Registers\ Address\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257280" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="_nirio_device_attributes\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257281" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="_nirio_device_attrGet32\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257282" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference,RealTimeVI" ContentName="niusrprio.sli" Id="257287" Name="niusrprio\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="10" Id="257288" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_close" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="29" Id="257289" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_enumerate" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="60" Id="257290" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_open" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="83" Id="257291" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_read" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc,RealTimeVI" ContentIdentifier="118" Id="257292" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="niusrprio_write" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257283" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="AddNamedSemaphorePrefix\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Validate\ Semaphore\ Size\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257286" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Write\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257304" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Device\ Data\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257305" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Read\ EEPROM\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257306" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Characterization\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257307" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(EEPROM\ Header\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257318" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(Characterization\ Data\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257329" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ATR\ SPI\ Targets\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257330" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ ATR\ SPI\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257341" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Software\-Triggered\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257342" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ DAC\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257343" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ ADC\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257344" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Wait\ until\ Done\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257345" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__What\ to\ Wait\ for\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257346" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Clock\ Select\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257347" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ LMK04816\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257348" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Write\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257349" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U16\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257350" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U32\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257351" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(U8\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257352" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(LV\ Timestamp\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257353" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__From\ Byte\ Array\ \(F32\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__SPI\ Addr\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257390" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Reference\ Frequency\ Select\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257391" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ LMK04816\ Initialization\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257392" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Send\ LMK04816\ SPI\ Commands\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257393" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Get\ Data\ Clock\ Rate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257394" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Check\ Data\ Clock\ Rate\ and\ Bandwidth\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257395" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Initialize\ Daughterboard\ Clock\ Rate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v0\ Host\.lvlib__Read\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257397" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Query\ Status\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257398" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__What\ to\ Query\ for\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257400" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Elapsed\ Time\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257401" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="subElapsedTime\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257402" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Global\ Registers\ LMK04816\ SPI\ Command\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257404" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R8\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257405" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257406" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257407" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257408" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257409" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257410" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257411" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R6\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257412" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R10\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257413" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R7\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R11\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257415" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R12\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257416" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R15\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257417" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R25\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257418" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R14\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257419" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R13\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257420" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R24\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257421" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R16\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257422" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R28\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257423" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R29\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257424" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R30\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257425" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R26\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LMK04816\ v1\ Shared\.lvlib__Encode\ R27\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257427" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__LMK04816\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257480" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Access\ DAC\ SPI\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257481" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FormatTime\ String\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257482" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ Global\ Registers\ SPI\ Control\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Construct\ LMK04816\ SPI\ Instruction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257574" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Map\ Channel\ to\ Characterization\ Data\ Index\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Timing\ Source\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257697" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ IQ\ Imbalance\ Correction\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Gain\ Setting\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257699" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Level\ Range\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257710" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ Active\ Antenna\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257729" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ Antenna\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257735" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ LO\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ ATR\ Generation\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ CPLD\ Register\ TXDRV\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257751" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Antenna\ Coercion\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257752" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Configure\ LO\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257753" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257788" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Encode\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257789" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Decode\ CPLD\ Register\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257790" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ WBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257791" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ SBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ CBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257793" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Coerce\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257794" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__LO\ LPF\ Enable\ Update\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257795" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Generate\ UBX\ LO\ Power\ State\ Config\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257796" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ LO\ Freq\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Set\ CPLD\ Frequency\ Settings\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257846" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__CPLD\ Settings\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257851" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257852" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257853" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257854" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257855" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257856" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257857" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tune\ Synth\ ADF4351\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ ADF4351\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257860" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tuning\ Constraints\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Dividers\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Calculate\ Coerced\ Frequency\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ MAX2870\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257864" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Synthesizer\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257865" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257866" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257867" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257868" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257869" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257870" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Create\ MAX2871\ Packets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257872" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Synthesizer\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257873" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register1\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257874" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register3\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257875" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register4\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257876" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register5\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257877" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register2\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257878" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871_Register0\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Determine\ LO\ Frequency\ Band\ UBX\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Band\ Index\ to\ UBX\ RX\ Band\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Band\ Index\ to\ UBX\ TX\ Band\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tune\ UBX\ LO\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257883" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ LO\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257956" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257957" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__ADF4351\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257960" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Tuning\ Settings\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257961" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257962" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257963" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257964" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257965" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2870\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 5\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 4\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 3\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 2\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 1\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__MAX2871\ REG\ 0\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257973" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ TX\ LO\ Band\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference,RealTimeVI" Id="257974" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__UBX\ RX\ LO\ Band\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="257975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ Host\.lvlib__Determine\ UBX\ LO\ Output\ Power\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference,RealTimeVI" Id="258012" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ for\ Equality\.gvi" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253064" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253065" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253066" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253067" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference,RealTimeVI" Id="253068" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.RT" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\RT&quot;" />
				</EmbeddedDefinitionReference>
			</NameScopingEnvoy>
			<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/SystemDesigner/Usrp/SystemModel}Process.RealTimeFpgaExternalDeviceTarget,Fpga,InProcessFPGASimulationTarget,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory" Id="252580" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="FPGA\ Target\ UE">
				<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.BoardIo,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo" Id="252581" Name="BoardIo">
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF Control Command Reset" Id="252582" Name="RF\ Control\ Command\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Reset" Id="252583" Name="Data\ Clock\ PLL\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Data Clock PLL Locked" Id="252584" Name="Data\ Clock\ PLL\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DAC FIFO Reset" Id="252585" Name="DAC\ FIFO\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Reset" Id="252586" Name="ADC\ Clock\ PLL\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/ADC Clock PLL Locked" Id="252587" Name="ADC\ Clock\ PLL\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" Id="252588" Name="RF\ 0\/Rx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" Id="252589" Name="RF\ 0\/Rx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" Id="252590" Name="RF\ 0\/Rx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" Id="252591" Name="RF\ 0\/Rx\/Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="252592" Name="RF\ 0\/Rx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" Id="252593" Name="RF\ 0\/Rx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="252594" Name="RF\ 0\/Rx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" Id="252595" Name="RF\ 0\/Tx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" Id="252596" Name="RF\ 0\/Tx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" Id="252597" Name="RF\ 0\/Tx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="252598" Name="RF\ 0\/Tx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" Id="252599" Name="RF\ 0\/Tx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="252600" Name="RF\ 0\/Tx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data In" Id="252601" Name="RF\ 0\/Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Last" Id="252602" Name="RF\ 0\/Control\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Data Valid" Id="252603" Name="RF\ 0\/Control\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Control Ready for Input" Id="252604" Name="RF\ 0\/Control\ Ready\ for\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Out" Id="252605" Name="RF\ 0\/Response\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Last" Id="252606" Name="RF\ 0\/Response\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Data Valid" Id="252607" Name="RF\ 0\/Response\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 0_SD_ESCAPE_FD_SLASH_/Response Ready for Output" Id="252608" Name="RF\ 0\/Response\ Ready\ for\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/I" Id="252609" Name="RF\ 1\/Rx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Q" Id="252610" Name="RF\ 1\/Rx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Enable" Id="252611" Name="RF\ 1\/Rx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Data Valid" Id="252612" Name="RF\ 1\/Rx\/Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="252613" Name="RF\ 1\/Rx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate I" Id="252614" Name="RF\ 1\/Rx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Rx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="252615" Name="RF\ 1\/Rx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/I" Id="252616" Name="RF\ 1\/Tx\/I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Q" Id="252617" Name="RF\ 1\/Tx\/Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Enable" Id="252618" Name="RF\ 1\/Tx\/Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Swap IQ" Id="252619" Name="RF\ 1\/Tx\/Swap\ IQ" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate I" Id="252620" Name="RF\ 1\/Tx\/Negate\ I" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Tx_SD_ESCAPE_FD_SLASH_/Negate Q" Id="252621" Name="RF\ 1\/Tx\/Negate\ Q" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data In" Id="252622" Name="RF\ 1\/Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Last" Id="252623" Name="RF\ 1\/Control\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Data Valid" Id="252624" Name="RF\ 1\/Control\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Control Ready for Input" Id="252625" Name="RF\ 1\/Control\ Ready\ for\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Out" Id="252626" Name="RF\ 1\/Response\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Last" Id="252627" Name="RF\ 1\/Response\ Last" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Data Valid" Id="252628" Name="RF\ 1\/Response\ Data\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/RF 1_SD_ESCAPE_FD_SLASH_/Response Ready for Output" Id="252629" Name="RF\ 1\/Response\ Ready\ for\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/DRAM Ready" Id="252630" Name="DRAM\ Ready" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data In" Id="252631" Name="Global\ Control\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Data Out" Id="252632" Name="Global\ Control\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Address" Id="252633" Name="Global\ Control\ Address" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Select" Id="252634" Name="Global\ Control\ Select" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Write Enable" Id="252635" Name="Global\ Control\ Write\ Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Cycle Enable" Id="252636" Name="Global\ Control\ Cycle\ Enable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Strobe" Id="252637" Name="Global\ Control\ Strobe" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Acknowledge" Id="252638" Name="Global\ Control\ Acknowledge" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Global Control Reset" Id="252639" Name="Global\ Control\ Reset" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Clock Chip Locked" Id="252640" Name="Clock\ Chip\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/Reference Clock" Id="252641" Name="Reference\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Locked" Id="252642" Name="GPS\ Locked" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS PPS" Id="252643" Name="GPS\ PPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In" Id="252644" Name="GPS\ Data\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Valid" Id="252645" Name="GPS\ Data\ In\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data In Ready For Input" Id="252646" Name="GPS\ Data\ In\ Ready\ For\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out" Id="252647" Name="GPS\ Data\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Valid" Id="252648" Name="GPS\ Data\ Out\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS Data Out Ready For Output" Id="252649" Name="GPS\ Data\ Out\ Ready\ For\ Output" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA" Id="252650" Name="GPS\ NMEA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Valid" Id="252651" Name="GPS\ NMEA\ Valid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/GPS NMEA Ready For Input" Id="252652" Name="GPS\ NMEA\ Ready\ For\ Input" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig In" Id="252653" Name="PPS\ Trig\ In" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/PPS Trig Out" Id="252654" Name="PPS\ Trig\ Out" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/TX1 RX1" Id="252655" Name="LED\/RF\ 0\/TX1\ RX1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 0_SD_ESCAPE_FD_SLASH_/RX2" Id="252656" Name="LED\/RF\ 0\/RX2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/REF" Id="252657" Name="LED\/REF" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/PPS" Id="252658" Name="LED\/PPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/GPS" Id="252659" Name="LED\/GPS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/LINK" Id="252660" Name="LED\/LINK" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/TX1 RX1" Id="252661" Name="LED\/RF\ 1\/TX1\ RX1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/LED_SD_ESCAPE_FD_SLASH_/RF 1_SD_ESCAPE_FD_SLASH_/RX2" Id="252662" Name="LED\/RF\ 1\/RX2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 0" Id="252663" Name="AUX\ I\/O\ 0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 1" Id="252664" Name="AUX\ I\/O\ 1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 2" Id="252665" Name="AUX\ I\/O\ 2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 3" Id="252666" Name="AUX\ I\/O\ 3" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 4" Id="252667" Name="AUX\ I\/O\ 4" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 5" Id="252668" Name="AUX\ I\/O\ 5" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 6" Id="252669" Name="AUX\ I\/O\ 6" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 7" Id="252670" Name="AUX\ I\/O\ 7" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 8" Id="252671" Name="AUX\ I\/O\ 8" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 9" Id="252672" Name="AUX\ I\/O\ 9" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 10" Id="252673" Name="AUX\ I\/O\ 10" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BoardIo/AUX I_SD_ESCAPE_FD_SLASH_/O 11" Id="252674" Name="AUX\ I\/O\ 11" />
				</ContentReference>
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/ReliableClkIn" Id="252675" Name="ReliableClkIn" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/BusClk" Id="252676" Name="BusClk" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DmaClk" Id="252677" Name="DmaClk" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RioClk40" Id="252678" Name="\40\ MHz\ Onboard\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk" Id="252679" Name="Data\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk2x" Id="252680" Name="Data\ Clock\ x2" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/RadioClk3x" Id="252681" Name="Data\ Clock\ x3" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramUserClk" Id="252682" Name="DRAM\ Clock" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/Dram0ClkUser" Id="252683" Name="Dram0ClkUser" />
				<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaSclSubtarget,Fpga,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory,SCL" Id="252684" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Single\-Cycle\ Logic">
					<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
					<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy" Id="252878" ModelDefinitionType="BuildSpecification" Name="Interactive">
						<BuildSpecificationDefinition Id="252879" TopLevelComponentRefId="252884" xmlns="http://www.ni.com/GComponent.xsd">
							<CompilerSymbolTable Id="252880" xmlns="http://www.ni.com/PlatformFramework" />
							<ComponentConfigurationReference AssociatedEnvoyId="252881" ConfigName="Default" Id="252884" />
						</BuildSpecificationDefinition>
						<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="252881" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
							<SparseEnvoyManager Id="252882">
								<SparseEnvoyManagerDependencySource Id="252883" Target=":NullTarget:Default\ Component" />
							</SparseEnvoyManager>
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="253106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
							<UDRRepositoryManagerDefinition Location="" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253107" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253108" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253109" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253110" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253073" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253074" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253075" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253076" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaHardwareSubtarget,Fpga,InProcessFPGATarget,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory" Id="252685" MirrorName=":FPGA\ Target\ UE" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="ImplicitHardwareSubtarget">
					<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
					<NameScopingEnvoy Bindings="Envoy,DefinitionReference,NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel,SystemDiagramEnumerateTargetService,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaSclSubtarget,Fpga,NationalInstruments.Fpga.Dfir.FpgaFamily.Kintex7,ProcessBackedProjectServiceMetaFactory,SCL" Id="252896" MirrorName=":FPGA\ Target\ UE:Single\-Cycle\ Logic" ModelDefinitionType="NationalInstruments.SystemDesigner.SystemDiagram.SystemDiagramTargetModel" Name="Single\-Cycle\ Logic">
						<SystemDiagramTarget xmlns="http://www.ni.com/SystemDesigner/SystemDiagram" />
						<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy" Id="252897" MirrorName=":FPGA\ Target\ UE:Single\-Cycle\ Logic:Interactive" ModelDefinitionType="BuildSpecification" Name="Interactive">
							<BuildSpecificationDefinition Id="252898" TopLevelComponentRefId="253063" xmlns="http://www.ni.com/GComponent.xsd">
								<CompilerSymbolTable Id="252899" xmlns="http://www.ni.com/PlatformFramework" />
								<ComponentConfigurationReference AssociatedEnvoyId="252900" ConfigName="Default" Id="253063" />
							</BuildSpecificationDefinition>
							<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="252900" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component">
								<SparseEnvoyManager Id="252901">
									<SparseEnvoyManagerDependencySource Id="252902" Target=":NullTarget:Default\ Component" />
								</SparseEnvoyManager>
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="253085" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
								<UDRRepositoryManagerDefinition Location="" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253086" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253087" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253088" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
							</EmbeddedDefinitionReference>
							<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253089" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
								<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
							</EmbeddedDefinitionReference>
						</NameScopingEnvoy>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253081" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253082" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253083" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253084" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.BoardIo,ProcessBackedProjectServiceMetaFactory" Id="252903" Name="BoardIo">
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252904" Name="RF\ Control\ Command\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252905" Name="Data\ Clock\ PLL\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252906" Name="Data\ Clock\ PLL\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252907" Name="DAC\ FIFO\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252908" Name="ADC\ Clock\ PLL\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252909" Name="ADC\ Clock\ PLL\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="252910" Name="RF\ 0\/Rx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="252911" Name="RF\ 0\/Rx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252912" Name="RF\ 0\/Rx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252913" Name="RF\ 0\/Rx\/Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252914" Name="RF\ 0\/Rx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252915" Name="RF\ 0\/Rx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252916" Name="RF\ 0\/Rx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="252917" Name="RF\ 0\/Tx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="252918" Name="RF\ 0\/Tx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252919" Name="RF\ 0\/Tx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252920" Name="RF\ 0\/Tx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252921" Name="RF\ 0\/Tx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252922" Name="RF\ 0\/Tx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252923" Name="RF\ 0\/Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252924" Name="RF\ 0\/Control\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252925" Name="RF\ 0\/Control\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252926" Name="RF\ 0\/Control\ Ready\ for\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252927" Name="RF\ 0\/Response\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252928" Name="RF\ 0\/Response\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252929" Name="RF\ 0\/Response\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252930" Name="RF\ 0\/Response\ Ready\ for\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="252931" Name="RF\ 1\/Rx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogInput,ProcessBackedProjectServiceMetaFactory" Id="252932" Name="RF\ 1\/Rx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252933" Name="RF\ 1\/Rx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252934" Name="RF\ 1\/Rx\/Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252935" Name="RF\ 1\/Rx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252936" Name="RF\ 1\/Rx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252937" Name="RF\ 1\/Rx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="252938" Name="RF\ 1\/Tx\/I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.AnalogOutput,ProcessBackedProjectServiceMetaFactory" Id="252939" Name="RF\ 1\/Tx\/Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252940" Name="RF\ 1\/Tx\/Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252941" Name="RF\ 1\/Tx\/Swap\ IQ" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252942" Name="RF\ 1\/Tx\/Negate\ I" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252943" Name="RF\ 1\/Tx\/Negate\ Q" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252944" Name="RF\ 1\/Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252945" Name="RF\ 1\/Control\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252946" Name="RF\ 1\/Control\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252947" Name="RF\ 1\/Control\ Ready\ for\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252948" Name="RF\ 1\/Response\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252949" Name="RF\ 1\/Response\ Last" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252950" Name="RF\ 1\/Response\ Data\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252951" Name="RF\ 1\/Response\ Ready\ for\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252952" Name="DRAM\ Ready" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252953" Name="Global\ Control\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252954" Name="Global\ Control\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252955" Name="Global\ Control\ Address" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252956" Name="Global\ Control\ Select" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252957" Name="Global\ Control\ Write\ Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252958" Name="Global\ Control\ Cycle\ Enable" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252959" Name="Global\ Control\ Strobe" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252960" Name="Global\ Control\ Acknowledge" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252961" Name="Global\ Control\ Reset" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252962" Name="Clock\ Chip\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252963" Name="Reference\ Clock" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252964" Name="GPS\ Locked" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252965" Name="GPS\ PPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252966" Name="GPS\ Data\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252967" Name="GPS\ Data\ In\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252968" Name="GPS\ Data\ In\ Ready\ For\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252969" Name="GPS\ Data\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252970" Name="GPS\ Data\ Out\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252971" Name="GPS\ Data\ Out\ Ready\ For\ Output" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252972" Name="GPS\ NMEA" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252973" Name="GPS\ NMEA\ Valid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252974" Name="GPS\ NMEA\ Ready\ For\ Input" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="252975" Name="PPS\ Trig\ In" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252976" Name="PPS\ Trig\ Out" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252977" Name="LED\/RF\ 0\/TX1\ RX1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252978" Name="LED\/RF\ 0\/RX2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252979" Name="LED\/REF" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252980" Name="LED\/PPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252981" Name="LED\/GPS" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252982" Name="LED\/LINK" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252983" Name="LED\/RF\ 1\/TX1\ RX1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutputWithReadBack,ProcessBackedProjectServiceMetaFactory" Id="252984" Name="LED\/RF\ 1\/RX2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252985" Name="AUX\ I\/O\ 0" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252986" Name="AUX\ I\/O\ 1" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252987" Name="AUX\ I\/O\ 2" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252988" Name="AUX\ I\/O\ 3" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252989" Name="AUX\ I\/O\ 4" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252990" Name="AUX\ I\/O\ 5" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252991" Name="AUX\ I\/O\ 6" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252992" Name="AUX\ I\/O\ 7" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252993" Name="AUX\ I\/O\ 8" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252994" Name="AUX\ I\/O\ 9" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252995" Name="AUX\ I\/O\ 10" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.TriggerInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="252996" Name="AUX\ I\/O\ 11" />
					</ContentReference>
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="252997" Name="ReliableClkIn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="252998" Name="BusClk" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="252999" Name="DmaClk" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253000" Name="\40\ MHz\ Onboard\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253001" Name="Data\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253002" Name="Data\ Clock\ x2" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253003" Name="Data\ Clock\ x3" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253004" Name="DRAM\ Clock" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.FpgaClock,ProcessBackedProjectServiceMetaFactory" Id="253005" Name="Dram0ClkUser" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253006" Name="Port0_TX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253007" Name="Port0_TX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253008" Name="Port0_RX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253009" Name="Port0_RX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253010" Name="Port1_TX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253011" Name="Port1_TX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253012" Name="Port1_RX_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253013" Name="Port1_RX_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253014" Name="Port0_Tx_Fault" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253015" Name="Port0_Tx_Disable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253016" Name="Port0_RS0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253017" Name="Port0_RS1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253018" Name="Port0_Mod_ABS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="253019" Name="Port0_SCL" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="253020" Name="Port0_SDA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253021" Name="Port0_Rx_LOS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253022" Name="Port1_Tx_Fault" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253023" Name="Port1_Tx_Disable" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253024" Name="Port1_RS0" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253025" Name="Port1_RS1" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253026" Name="Port1_Mod_ABS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="253027" Name="Port1_SCL" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" Id="253028" Name="Port1_SDA" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253029" Name="Port1_Rx_LOS" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253030" Name="MGT_RefClk156p25MHz_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253031" Name="MGT_RefClk156p25MHz_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253032" Name="MGT_RefClk125MHz_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253033" Name="MGT_RefClk125MHz_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253034" Name="MGT_CpriRefClk_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253035" Name="MGT_CpriRefClk_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253036" Name="CPRI_RecoveredClkOut_p" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253037" Name="CPRI_RecoveredClkOut_n" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253038" Name="LED_Port0Present" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253039" Name="LED_Port1Present" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253040" Name="LED_Port0Active" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253041" Name="LED_Port1Active" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253042" Name="SocketClk40" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.DramMemoryBank,ProcessBackedProjectServiceMetaFactory" Id="253043" Name="DRAM\ Bank\ 0">
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253044" Name="dDram0WrFifoFull" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253045" Name="dDram0AddrFifoFull" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253046" Name="dDram0RdDataValid" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253047" Name="dDram0WrFifoWrEn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253048" Name="dDram0AddrFifoWrEn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253049" Name="dDram0AddrFifoAddr" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253050" Name="dDram0AddrFifoCmd" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253051" Name="dDram0RdFifoDataOut" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253052" Name="dDram0WrFifoDataIn" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" Id="253053" Name="dDram0WrFifoMaskData" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253054" Name="dDram0PhyInitDone" />
						<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" Id="253055" Name="Dram0ClkUser_2" />
					</ContentReference>
					<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,MirroringNameScopingEnvoy" Id="253056" MirrorName=":FPGA\ Target\ UE:Interactive" ModelDefinitionType="BuildSpecification" Name="Interactive">
						<BuildSpecificationDefinition Id="253057" TopLevelComponentRefId="253062" xmlns="http://www.ni.com/GComponent.xsd">
							<CompilerSymbolTable Id="253058" xmlns="http://www.ni.com/PlatformFramework" />
							<ComponentConfigurationReference AssociatedEnvoyId="253059" ConfigName="Default" Id="253062" />
						</BuildSpecificationDefinition>
						<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="253059" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component">
							<SparseEnvoyManager Id="253060">
								<SparseEnvoyManagerDependencySource Id="253061" Target=":NullTarget:Default\ Component" />
							</SparseEnvoyManager>
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="253958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ UE\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO UE.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference" Id="253971" ModelDefinitionType="GResourceDefinition" Name="LTE\ AFW\ Resources\.grsc" StoragePath="LTE AFW Resources.grsc" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Registers.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264444" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="reg\.host\ read\.data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\reg.host read.data to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264456" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="register\ instruction\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\register instruction to typedef.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264463" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Resources\.gvi" StoragePath="USRP RIO\FPGA\Create Resources.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264469" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264481" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264487" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimates\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimates to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH RX Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264499" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U64\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U64 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U32\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U32 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Constellation FIFO Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH RX Bit Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Sample Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Build\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Build Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ PXSCH\ Host\ Interface\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE RX PXSCH Host Interface.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Sync\ Write\ Status\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE RX Sync Write Status Registers.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX1.15.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ PDSCH\ Dynamic\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE Get PDSCH Dynamic Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ IQ\ Sample\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL IQ Sample Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264565" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ TX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH TX Bit Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264571" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Time\ and\ Frequency\ Offset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Store Time and Frequency Offset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264577" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX IQ Processing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264583" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264589" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE MAC TX.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264595" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE PUSCH TX Configuration Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264601" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264607" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264613" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TTI Handling.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264619" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ UL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Dynamic UL Configuration Delay.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ TX\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE RF TX Trigger Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ TX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream TX Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream RX Top.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264643" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264645" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264647" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LEDs\.gvi" StoragePath="USRP RIO\FPGA\LEDs.gvi" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Autocorrelation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264678" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decimate\ 16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Decimate 16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264684" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Cross Correlation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Cross Correlation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264696" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ Estimation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO Estimation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Frame\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Align Frame.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264708" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Validation\ TDD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Validation TDD.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Adjust\ Timing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Adjust Timing.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CFO\ Compensation\ Frequency\ Shift\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE CFO Compensation Frequency Shift.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Autocorrelation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Power\ Measurement\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Power Measurement.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE CP Removal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Symbol\ Start\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Generate Symbol Start.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Overwrite\ Timing\ By\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Overwrite Timing By Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Sync\ Reset\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Sync Reset Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 2\.14\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 2.14 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ LLR\ Demapper\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH LLR Demapper Descrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ FFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Xilinx FFT.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Resource Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Equalizer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Equalizer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation UERS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cell\ ID\ modulo\ 6\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Cell ID modulo 6.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264817" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Status\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Status to U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264823" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U8\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U8 T2H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264829" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Demapper\ PDSCH\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Resource Demapper PDSCH.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264835" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ FIFO\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH FIFO Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264841" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Configuration\ to\ PXSCH\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Configuration to PXSCH Params.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264847" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Extract\ PDSCH\ Sample\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE DL RX Extract PDSCH Sample.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX1\.15\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX1.15 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Throttle\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Throttle Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264865" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ TS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 TS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Symbol\ Start\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Symbol Start Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264878" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Interpreter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Interpreter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ LLR\ Demap\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH LLR Demap Descrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Scrambler\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Scrambler Modulator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RB\ Allocation\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH RB Allocation Delay.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264908" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Trigger\ Delay\ 10x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Trigger Delay 10x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264914" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PxSCH Channel Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264920" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DC Insertion.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264926" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL TX Resource Mapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264938" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264944" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ IFFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Xilinx IFFT.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264950" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE CP Insertion.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264956" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CP\ Length\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Calculate CP Length.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264962" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Frequency Offset Correction.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX2\.14\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX2.14 to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX2.14.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264986" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE UL TX TDD5 Select Subframe.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE DCI1 to PUSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264998" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ TX\ Frame\ Start\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Create TX Frame Start Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265004" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265010" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ PDSCH\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE PDCCH PDSCH Trigger.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265016" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ UL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE U64 To UL TTI Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265022" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mark\ Valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI Mark Valid.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265028" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ DL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE U64 To DL TTI Configuration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265034" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265040" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LED\ color\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\LED color to U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265046" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Output\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Output Stream Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265052" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Multi-Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265059" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265065" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mini\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE Mini MAC TX.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Input\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Input Stream Control.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265079" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Multi-Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265085" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Trigger\ Signal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Align Trigger Signal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265091" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ ADC\ Value\ Clipping\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Check ADC Value Clipping.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265103" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion to typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265109" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="trigger\ event\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\trigger event to U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 16\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 16 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 31\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 31 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Delay\ Input\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Delay Input.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265136" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PSS\ Cell\ ID\ modulo\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE PSS Cell ID modulo 3.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265142" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 0\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 0.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 1.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 24\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 24 Bit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265166" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265173" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265180" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mean\ OFDM\ Symbol\ Power\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Mean OFDM Symbol Power.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265186" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ Slot\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per Slot.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265192" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ RF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per RF.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265198" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE LLR Demapper.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265204" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Softbit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Softbit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265210" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Cinit\ to\ X1\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Cinit to X1 X2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265216" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265222" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Softbit\ Serializer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Softbit Serializer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265228" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bits\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\Bits to Array.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265234" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ Calculate\ Inverse\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Estimation Calculate Inverse Magnitude.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265240" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate R Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265246" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ H\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate H Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265252" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Conjugate\ H\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate Conjugate H R Div Magnitude H.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265258" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Removal.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265264" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Channel Pattern Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265270" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Channel Estimator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265276" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265282" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Tracking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Frequency Tracking.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265288" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265294" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation UERS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265300" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Subframe\ Accumulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Subframe Accumulator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265306" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Channel Estimation Alignment Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265312" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Generation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265318" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265324" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Demux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Demux.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265330" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ 2\ to\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer 2 to 3.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265336" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Viterbi\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Viterbi Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265342" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to Array.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265348" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ CRC\ Check\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder CRC Check.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ 4\ X\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver 4 X U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265360" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Validator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Validator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265366" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Message\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Message to U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265372" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Interpreter DCI1x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265378" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PDSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE DCI1 to PDSCH Encoder Parameters.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265384" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Encoder\ to\ Decoder\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH Encoder to Decoder Params.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265390" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265402" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Bit\ to\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Bit to Symbol.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265408" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ TDD\ 5\ 5\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ FDD\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping FDD UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265420" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Shift\ Right\ Round\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Shift Right Round Saturate.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Add\ and\ CB\ Segmentation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC Add and CB Segmentation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265432" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265444" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE PxSCH Parameter Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265450" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32\ Modulo\ N\ Iterative\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\I32 Modulo N Iterative.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265456" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Block\ Allocation\ Type1\ to\ PRB\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Resource Block Allocation Type1 to PRB.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265462" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Transport Block Size.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265468" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Core\ Stream\ Controller\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Core Stream Controller.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265474" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265477" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Single Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265484" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Single Channel).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Synchronous\ Latch\ Dominant\ Set\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Synchronous Latch Dominant Set.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265650" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\LLR Demapper.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265656" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265658" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xor\ Array\ Elements\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Xor Array Elements U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X1.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265678" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265684" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Negate\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Negate Saturate.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265696" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Check\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\CRC\LTE CRC Check Top.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265708" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Decoder\ Output\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Channel Decoder Output Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265713" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265719" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher Circular Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Linear\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Linear Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265731" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265737" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265743" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Extractor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Termination Bit Extractor.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265755" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265761" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Calculate\ Initial\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Calculate Initial Beta.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265767" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265773" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265779" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ BCJR\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder BCJR State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE Turbo Decoder Termination Bit Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265791" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Input\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Input State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Output\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Output State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\ Output\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder Output Reordering.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265815" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265821" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265827" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265833" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ and\ A\ Priori\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit and A Priori Read Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265839" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\ without\ A\ Priori\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation without A Priori.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265851" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\ wo\ Normalization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation wo Normalization.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265857" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Subsegment\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Subsegment Decoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Read Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Window\ Parameter\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Window Parameter Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Number\ of\ Fill\ Bits\ before\ Column\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Windowed\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Windowed QPP Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR A Priori Crossbar.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Bit Crossbar.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Hard\ Decision\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Hard Decision.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265942" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Compute\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Compute.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265948" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Linear QPP Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265960" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO Address Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Timing\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Timing Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266014" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\ Iteration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha Iteration.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266020" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Code\ Block\ Size\ Table\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Get Code Block Size Table Index.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266026" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=1\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=1).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266032" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=\-32\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=-32).gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Windowed\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Windowed QPP Interleaver Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266044" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ BRAM\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer BRAM.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266050" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation Core.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266056" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Linear\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Linear QPP Interleaver Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266063" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266069" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Max\ Star\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Max Star.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266075" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha State Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266081" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ \(A\+B\)\ modulo\ K\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE (A+B) modulo K.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266088" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 Complex Multiplication.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266094" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266099" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 +-AxB +-CxD.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266105" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266111" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\ Newtons\ Method\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root Newtons Method.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Barrel\ Shift\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Left Barrel Shift U32.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U8.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266135" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U4\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U4.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266141" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U2.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping DL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266159" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 7\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 7.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266165" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 9\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 9.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266171" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD PSS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266177" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD Zero.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266183" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Zero.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266189" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 PSS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266195" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Guard\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Guard.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266201" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266208" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ C10\.15\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE C10.15 Multiplication.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266213" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Positions\ From\ Cell\ ID\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS Positions From Cell ID.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266220" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE QPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266226" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Reference\ Signal\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Reference Signal Scrambler.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266232" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266237" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266243" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266245" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map\ LTE\ to\ Common\ Modulation\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Map LTE to Common Modulation Symbol.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266251" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\QPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266260" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266266" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Calculate Cinit.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266272" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Trigger Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266278" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Recalculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Recalculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266283" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x16\ Linear\ Interpolation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x16 Linear Interpolation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266290" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U16\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U16 with Reset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266296" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266301" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Path\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Path Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266307" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266313" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266319" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Calculation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266325" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Bit\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Bit Reordering.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266331" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Combine\ Traceback\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Combine Traceback Output.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266337" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Branch Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266343" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Branch Metric Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266349" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266355" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Constants.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266361" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select 8x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266367" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 2x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 2x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266373" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 32x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 32x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266385" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 16x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 16x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266391" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 8x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266397" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 4x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 4x.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266404" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CRC16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Calculate CRC16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266410" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U8\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U8 with Reset.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266416" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to U16.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266422" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver U64.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266427" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Number\ of\ Rows\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Number of Rows.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266433" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Write\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Write Address.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266439" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Read\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Read Address.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266445" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Row\ Index\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Row Index Interleaver.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266452" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PRB\ Collisions\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Check PRB Collisions.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266459" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266465" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266471" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266477" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD SRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD DMRS.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher State Machine.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Coding\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Coding Parameter Computation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Page.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Memory.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Turbo\ Parameters\ K\ Plus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Turbo Parameters K Plus.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculation\ Subtract\ Fill\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266542" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ U25\ Modulo\ U18\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher U25 Modulo U18.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Read\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Read Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Buffer.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Write Stream Generator.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266573" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Termination\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Store Termination Bits.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266579" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Termination\ Bits\ To\ Streams\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Map Termination Bits To Streams.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266584" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Filter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Filter.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266591" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC24\ Adder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC24 Adder.gcdl" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266597" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266604" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="impairments\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\impairments from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266610" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266616" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="gain\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\gain from typedef.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266625" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Offset Correction.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266661" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ Calculation\ One\ Level\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit Calculation One Level.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\16\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\16-QAM Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266673" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\64\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\64-QAM Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266679" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\LTE BPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266685" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\BPSK Modulation.gcdl" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266691" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\256\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\256-QAM Modulation.gcdl" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="253090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
							<UDRRepositoryManagerDefinition Location="" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253091" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265525" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Cmd\ Data\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Process\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference" Id="265530" ModelDefinitionType="GResourceDefinition" Name="niInstr\ Register\ Bus\ v0\.grsc" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265536" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Rising\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Falling\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265538" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Synchronous\ Latch\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265539" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__U32\ to\ IQ\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__I16\ to\ IQ\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265542" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Retrieve\ Instruction\ From\ Host\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265544" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Toggle\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265545" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Frequency\ Shift\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Decode\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Notify\ Host\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Host\ Register\ Read\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265633" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Handshake\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265638" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Register\ Instruction\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265645" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__NCO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265646" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Complex\ Multiply\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265647" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Boolean\ FF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265648" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265941" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266645" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266646" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Create\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266647" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Future\ Event\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266648" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Time\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266649" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Create\.gvi" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266650" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Resources\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266651" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Resources\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266652" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Resources\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266653" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266654" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(6\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266655" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266656" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266657" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266658" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266699" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Impairments\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266700" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Data\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266701" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266703" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ to\ I16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266706" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ Base\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266715" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Reset\ Control\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Adjust\ Delay\ Range\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266717" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Apply\ Phase\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266718" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Data\ Memory\ Reset\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266719" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Resize\ and\ Calculate\ Overflow\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Sync\ FIFO\ and\ Accumulator\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266721" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Overflow\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266723" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FIPB1spc2x\.eip" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__Register\ Address\ to\ GPS\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Serial\ Data\ Capture\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266727" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Read\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(2\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266729" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266731" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266733" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.ready\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266734" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266735" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266737" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266739" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.value\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266740" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.oversample\ factor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266741" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266743" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266745" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Register\ Address\ to\ Synchronization\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Global\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266747" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Identification\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Board\ Registers\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Radio\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(5\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266751" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Future\ Event\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266752" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Identification\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266753" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Board\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266763" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculate\ Processing\ ParametersPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266764" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Adjust\ DelayPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266765" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Selectable\ Data\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266766" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Reset\ ControlPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266767" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Accumulators\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Control\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266769" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Blocks\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266770" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Parallel\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266771" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Power\ Of\ Two\ Decimation\ Accumulator\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266772" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Out\ Mux\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266773" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266775" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266776" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Overflow\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266777" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266778" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Cycles\ Per\ MACPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266779" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Serial\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Synchronous\ LatchPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266781" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Register\ \-\ IQ\ dataPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266782" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ FIFO\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266783" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Output\ Scale\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266784" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Validated\ IQ\ Data\ \-\ 1\ spc\ constantPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266787" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Time\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266789" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x1pPL\.eip" />
							<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266790" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x2pbPL\.eip" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266808" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Writing\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266809" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Reading\ State\.gtype" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Pack\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266811" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__D\ Latch\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
							<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266843" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Radio\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253092" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265526" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265527" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266697" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Data\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266724" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266788" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__PPS\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266792" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266804" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Registers\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266805" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Time\ Registers\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266807" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ Shared\.lvlib__Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266842" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Registers\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266844" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266845" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Global\ Registers\ State\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266854" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
							<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266855" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253093" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
						</EmbeddedDefinitionReference>
						<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253094" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
							<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
						</EmbeddedDefinitionReference>
					</NameScopingEnvoy>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253077" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253078" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253079" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253080" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_p" Id="252686" Name="Port0_TX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_TX_n" Id="252687" Name="Port0_TX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_p" Id="252688" Name="Port0_RX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RX_n" Id="252689" Name="Port0_RX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_p" Id="252690" Name="Port1_TX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_TX_n" Id="252691" Name="Port1_TX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_p" Id="252692" Name="Port1_RX_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RX_n" Id="252693" Name="Port1_RX_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Fault" Id="252694" Name="Port0_Tx_Fault" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Tx_Disable" Id="252695" Name="Port0_Tx_Disable" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS0" Id="252696" Name="Port0_RS0" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_RS1" Id="252697" Name="Port0_RS1" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Mod_ABS" Id="252698" Name="Port0_Mod_ABS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SCL" Id="252699" Name="Port0_SCL" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_SDA" Id="252700" Name="Port0_SDA" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port0_Rx_LOS" Id="252701" Name="Port0_Rx_LOS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Fault" Id="252702" Name="Port1_Tx_Fault" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Tx_Disable" Id="252703" Name="Port1_Tx_Disable" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS0" Id="252704" Name="Port1_RS0" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_RS1" Id="252705" Name="Port1_RS1" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Mod_ABS" Id="252706" Name="Port1_Mod_ABS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SCL" Id="252707" Name="Port1_SCL" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInputAndOutputIntTristate,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_SDA" Id="252708" Name="Port1_SDA" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/Port1_Rx_LOS" Id="252709" Name="Port1_Rx_LOS" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_p" Id="252710" Name="MGT_RefClk156p25MHz_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk156p25MHz_n" Id="252711" Name="MGT_RefClk156p25MHz_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_p" Id="252712" Name="MGT_RefClk125MHz_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_RefClk125MHz_n" Id="252713" Name="MGT_RefClk125MHz_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_p" Id="252714" Name="MGT_CpriRefClk_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/MGT_CpriRefClk_n" Id="252715" Name="MGT_CpriRefClk_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_p" Id="252716" Name="CPRI_RecoveredClkOut_p" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/CPRI_RecoveredClkOut_n" Id="252717" Name="CPRI_RecoveredClkOut_n" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Present" Id="252718" Name="LED_Port0Present" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Present" Id="252719" Name="LED_Port1Present" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port0Active" Id="252720" Name="LED_Port0Active" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/LED_Port1Active" Id="252721" Name="LED_Port1Active" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/SystemDesigner/Common/SystemModel}Port.DigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/MGT Socket/SocketClk40" Id="252722" Name="SocketClk40" />
				<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Process,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.DramMemoryBank,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0" Id="252723" Name="DRAM\ Bank\ 0">
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoFull" Id="252724" Name="dDram0WrFifoFull" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoFull" Id="252725" Name="dDram0AddrFifoFull" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdDataValid" Id="252726" Name="dDram0RdDataValid" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoWrEn" Id="252727" Name="dDram0WrFifoWrEn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoWrEn" Id="252728" Name="dDram0AddrFifoWrEn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoAddr" Id="252729" Name="dDram0AddrFifoAddr" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0AddrFifoCmd" Id="252730" Name="dDram0AddrFifoCmd" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0RdFifoDataOut" Id="252731" Name="dDram0RdFifoDataOut" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoDataIn" Id="252732" Name="dDram0WrFifoDataIn" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalInput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0WrFifoMaskData" Id="252733" Name="dDram0WrFifoMaskData" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/dDram0PhyInitDone" Id="252734" Name="dDram0PhyInitDone" />
					<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.Restricted.SystemDesigner.SystemModelCore.Port,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Port.DramDigitalOutput,ProcessBackedProjectServiceMetaFactory" ContentName="{:/252229}[{http://www.ni.com/SystemDesigner/Usrp/SystemModel}USRP-2974]USRP-2974/NI USRP-2974Fpga/DramBank0/Dram0ClkUser" Id="252735" Name="Dram0ClkUser_2" />
				</ContentReference>
				<NameScopingEnvoy Bindings="VILibFpga,Envoy,DefinitionReference,BuildSpecification,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy" Id="252871" ModelDefinitionType="BuildSpecification" Name="Interactive">
					<BuildSpecificationDefinition Id="252872" TopLevelComponentRefId="252877" xmlns="http://www.ni.com/GComponent.xsd">
						<CompilerSymbolTable Id="252873" xmlns="http://www.ni.com/PlatformFramework" />
						<ComponentConfigurationReference AssociatedEnvoyId="252874" ConfigName="Default" Id="252877" />
					</BuildSpecificationDefinition>
					<EmbeddedDefinitionReference Bindings="ComponentMoC,Envoy,DefinitionReference,SparseEnvoyManager,EmbeddedReference" Id="252874" ModelDefinitionType="SparseEnvoyManager" Name="Default\ Component" Reparentable="False">
						<SparseEnvoyManager Id="252875">
							<SparseEnvoyManagerDependencySource Id="252876" Target=":NullTarget:Default\ Component" />
						</SparseEnvoyManager>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="68145" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ UE\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO UE.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource,ProcessBackedProjectServiceMetaFactory" Id="253970" ModelDefinitionType="GResourceDefinition" Name="LTE\ AFW\ Resources\.grsc" StoragePath="LTE AFW Resources.grsc" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264437" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Registers.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264443" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264449" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="reg\.host\ read\.data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\reg.host read.data to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="register\ instruction\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\register instruction to typedef.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="264462" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Resources\.gvi" StoragePath="USRP RIO\FPGA\Create Resources.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264468" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264474" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264480" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264486" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimates\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimates to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH RX Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U64\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U64 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U32\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U32 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Constellation FIFO Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH RX Bit Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Sample Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Build\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Build Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ PXSCH\ Host\ Interface\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE RX PXSCH Host Interface.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264540" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Sync\ Write\ Status\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE RX Sync Write Status Registers.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264546" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX1.15.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264552" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ PDSCH\ Dynamic\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE Get PDSCH Dynamic Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264558" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ IQ\ Sample\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL IQ Sample Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ TX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH TX Bit Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264570" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Time\ and\ Frequency\ Offset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Store Time and Frequency Offset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264576" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX IQ Processing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264582" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264588" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE MAC TX.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264594" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE PUSCH TX Configuration Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264600" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264606" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264612" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TTI Handling.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264618" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ UL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Dynamic UL Configuration Delay.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264624" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ TX\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE RF TX Trigger Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264630" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ TX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream TX Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream RX Top.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264642" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264644" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc,ContentKind_{http://www.ni.com/SystemDesigner/Vi}Process.Vi,ProcessBackedProjectServiceMetaFactory" Id="264646" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LEDs\.gvi" StoragePath="USRP RIO\FPGA\LEDs.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264671" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Autocorrelation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264677" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decimate\ 16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Decimate 16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264683" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Cross Correlation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264689" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Cross Correlation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264695" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ Estimation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO Estimation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264701" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Frame\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Align Frame.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264707" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Validation\ TDD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Validation TDD.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264713" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Adjust\ Timing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Adjust Timing.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264719" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CFO\ Compensation\ Frequency\ Shift\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE CFO Compensation Frequency Shift.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264725" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Autocorrelation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264731" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Power\ Measurement\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Power Measurement.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264737" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE CP Removal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264743" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Symbol\ Start\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Generate Symbol Start.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264749" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Overwrite\ Timing\ By\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Overwrite Timing By Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264755" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Sync\ Reset\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Sync Reset Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264761" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 2\.14\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 2.14 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264767" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ LLR\ Demapper\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH LLR Demapper Descrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264773" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264779" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ FFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Xilinx FFT.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264785" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Resource Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264791" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Equalizer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Equalizer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation UERS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cell\ ID\ modulo\ 6\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Cell ID modulo 6.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264816" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Status\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Status to U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264822" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U8\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U8 T2H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Demapper\ PDSCH\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Resource Demapper PDSCH.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264834" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ FIFO\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH FIFO Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Configuration\ to\ PXSCH\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Configuration to PXSCH Params.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Extract\ PDSCH\ Sample\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE DL RX Extract PDSCH Sample.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX1\.15\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX1.15 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Throttle\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Throttle Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ TS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 TS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Symbol\ Start\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Symbol Start Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264877" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264883" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Interpreter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Interpreter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264889" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ LLR\ Demap\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH LLR Demap Descrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Scrambler\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Scrambler Modulator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264901" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RB\ Allocation\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH RB Allocation Delay.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264907" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Trigger\ Delay\ 10x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Trigger Delay 10x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PxSCH Channel Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264919" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DC Insertion.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264925" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL TX Resource Mapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264937" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264943" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ IFFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Xilinx IFFT.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE CP Insertion.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CP\ Length\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Calculate CP Length.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264961" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Frequency Offset Correction.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX2\.14\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX2.14 to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264973" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX2.14.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DL TX TDD5 Select Subframe.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264985" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE UL TX TDD5 Select Subframe.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE DCI1 to PUSCH Encoder Parameters.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="264997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ TX\ Frame\ Start\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Create TX Frame Start Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ PDSCH\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE PDCCH PDSCH Trigger.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ UL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE U64 To UL TTI Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mark\ Valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI Mark Valid.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265027" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ DL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE U64 To DL TTI Configuration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265039" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LED\ color\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\LED color to U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265045" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Output\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Output Stream Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Multi-Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265058" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265064" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mini\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE Mini MAC TX.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265071" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Input\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Input Stream Control.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265078" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Multi-Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Trigger\ Signal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Align Trigger Signal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ ADC\ Value\ Clipping\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Check ADC Value Clipping.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265102" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion to typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="trigger\ event\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\trigger event to U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 16\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 16 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 31\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 31 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Delay\ Input\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Delay Input.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265135" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PSS\ Cell\ ID\ modulo\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE PSS Cell ID modulo 3.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265141" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 0\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 0.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 1.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265159" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 24\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 24 Bit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265165" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265172" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265179" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mean\ OFDM\ Symbol\ Power\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Mean OFDM Symbol Power.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265185" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ Slot\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per Slot.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265191" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ RF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per RF.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265197" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE LLR Demapper.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265203" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Softbit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Softbit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265209" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Cinit\ to\ X1\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Cinit to X1 X2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265215" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265221" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Softbit\ Serializer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Softbit Serializer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265227" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bits\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\Bits to Array.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265233" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ Calculate\ Inverse\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Estimation Calculate Inverse Magnitude.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265239" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate R Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265245" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ H\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate H Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265251" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Conjugate\ H\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate Conjugate H R Div Magnitude H.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265257" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Removal.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265263" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Channel Pattern Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265269" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Channel Estimator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265275" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265281" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Tracking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Frequency Tracking.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265287" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265293" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation UERS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265299" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Subframe\ Accumulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Subframe Accumulator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265305" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Channel Estimation Alignment Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265311" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Generation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265317" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265323" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Demux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Demux.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265329" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ 2\ to\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer 2 to 3.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265335" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Viterbi\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Viterbi Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265341" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to Array.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265347" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ CRC\ Check\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder CRC Check.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265353" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ 4\ X\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver 4 X U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265359" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Validator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Validator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265365" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Message\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Message to U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265371" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Interpreter DCI1x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265377" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PDSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE DCI1 to PDSCH Encoder Parameters.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265383" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Encoder\ to\ Decoder\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH Encoder to Decoder Params.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265389" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265395" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265401" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Bit\ to\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Bit to Symbol.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265407" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ TDD\ 5\ 5\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265413" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ FDD\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping FDD UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265419" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Shift\ Right\ Round\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Shift Right Round Saturate.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265425" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Add\ and\ CB\ Segmentation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC Add and CB Segmentation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265431" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265437" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265443" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE PxSCH Parameter Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265449" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32\ Modulo\ N\ Iterative\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\I32 Modulo N Iterative.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Block\ Allocation\ Type1\ to\ PRB\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Resource Block Allocation Type1 to PRB.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265461" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Transport Block Size.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265467" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Core\ Stream\ Controller\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Core Stream Controller.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265473" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265476" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Single Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Single Channel).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Synchronous\ Latch\ Dominant\ Set\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Synchronous Latch Dominant Set.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265649" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\LLR Demapper.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265655" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265657" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265659" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xor\ Array\ Elements\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Xor Array Elements U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265671" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X1.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265677" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265683" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Negate\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Negate Saturate.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265689" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265695" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265701" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Check\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\CRC\LTE CRC Check Top.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265707" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Decoder\ Output\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Channel Decoder Output Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher Circular Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Linear\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Linear Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Extractor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Termination Bit Extractor.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Calculate\ Initial\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Calculate Initial Beta.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ BCJR\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder BCJR State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE Turbo Decoder Termination Bit Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Input\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Input State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Output\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Output State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\ Output\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder Output Reordering.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265816" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265822" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265834" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ and\ A\ Priori\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit and A Priori Read Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\ without\ A\ Priori\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation without A Priori.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\ wo\ Normalization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation wo Normalization.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Subsegment\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Subsegment Decoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Read Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265876" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Window\ Parameter\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Window Parameter Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Number\ of\ Fill\ Bits\ before\ Column\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Windowed\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Windowed QPP Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR A Priori Crossbar.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Bit Crossbar.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Hard\ Decision\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Hard Decision.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265943" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Compute\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Compute.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Linear QPP Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265961" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265973" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO Address Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265985" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Timing\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Timing Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="265997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\ Iteration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha Iteration.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Code\ Block\ Size\ Table\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Get Code Block Size Table Index.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266027" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=1\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=1).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=\-32\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=-32).gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266039" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Windowed\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Windowed QPP Interleaver Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266045" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ BRAM\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer BRAM.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation Core.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266057" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Linear\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Linear QPP Interleaver Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266064" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266070" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Max\ Star\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Max Star.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266076" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha State Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ \(A\+B\)\ modulo\ K\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE (A+B) modulo K.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266087" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 Complex Multiplication.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266093" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266100" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 +-AxB +-CxD.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266112" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\ Newtons\ Method\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root Newtons Method.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Barrel\ Shift\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Left Barrel Shift U32.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U8.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266136" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U4\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U4.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266142" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U2.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping DL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 7\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 7.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266166" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 9\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 9.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266172" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD PSS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD Zero.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Zero.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266190" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 PSS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266196" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Guard\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Guard.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266202" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266207" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ C10\.15\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE C10.15 Multiplication.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266214" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Positions\ From\ Cell\ ID\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS Positions From Cell ID.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266219" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE QPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266225" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Reference\ Signal\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Reference Signal Scrambler.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266231" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Calculate Cinit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266238" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266244" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266246" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map\ LTE\ to\ Common\ Modulation\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Map LTE to Common Modulation Symbol.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266252" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\QPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266259" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266265" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Calculate Cinit.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266271" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Trigger Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266277" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Recalculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Recalculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x16\ Linear\ Interpolation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x16 Linear Interpolation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266289" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U16\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U16 with Reset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266295" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266302" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Path\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Path Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266314" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266320" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Calculation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266326" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Bit\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Bit Reordering.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266332" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Combine\ Traceback\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Combine Traceback Output.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266338" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Branch Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266344" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Branch Metric Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266350" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266356" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Constants.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266362" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select 8x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266368" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 2x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 2x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266374" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 32x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 32x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266380" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266386" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 16x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 16x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266392" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 8x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266398" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 4x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 4x.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266403" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CRC16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Calculate CRC16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266409" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U8\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U8 with Reset.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266415" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to U16.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266421" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver U64.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266428" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Number\ of\ Rows\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Number of Rows.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266434" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Write\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Write Address.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266440" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Read\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Read Address.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266446" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Row\ Index\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Row Index Interleaver.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266451" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PRB\ Collisions\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Check PRB Collisions.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266458" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266464" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266470" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266476" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266482" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD SRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266488" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD DMRS.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266500" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher State Machine.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Coding\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Coding Parameter Computation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Page.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Memory.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Turbo\ Parameters\ K\ Plus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Turbo Parameters K Plus.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculation\ Subtract\ Fill\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ U25\ Modulo\ U18\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher U25 Modulo U18.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266548" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266554" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Read\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Read Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266560" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Buffer.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266566" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Write Stream Generator.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266572" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Termination\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Store Termination Bits.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266578" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Termination\ Bits\ To\ Streams\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Map Termination Bits To Streams.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266585" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Filter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Filter.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266590" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC24\ Adder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC24 Adder.gcdl" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266596" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266603" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="impairments\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\impairments from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266609" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266615" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="gain\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\gain from typedef.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266624" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Offset Correction.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266660" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ Calculation\ One\ Level\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit Calculation One Level.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\16\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\16-QAM Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266672" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\64\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\64-QAM Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266678" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\LTE BPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266684" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\BPSK Modulation.gcdl" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/LabVIEW.FPGA/SystemDesigner/SystemModel}Process.SclVi,ProcessBackedProjectServiceMetaFactory" Id="266690" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\256\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\256-QAM Modulation.gcdl" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition,EmbeddedReference" Id="253101" ModelDefinitionType="NationalInstruments.LabVIEW.VI.UserDefinedRefnums.UdrRepositoryManagerDefinition" Name="udr\.lib" Reparentable="False">
						<UDRRepositoryManagerDefinition Location="" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253102" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264433" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Cmd\ Data\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264436" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264461" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Process\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference,ContentKind_{http://www.ni.com/SystemDesigner/SystemModel}Process.GResource,ProcessBackedProjectServiceMetaFactory" Id="264652" ModelDefinitionType="GResourceDefinition" Name="niInstr\ Register\ Bus\ v0\.grsc" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264657" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264658" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Process\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264659" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Retrieve\ Instruction\ From\ Host\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264660" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Register\ Instruction\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264661" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Falling\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264662" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Synchronous\ Latch\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264663" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264664" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Create\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Future\ Event\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264666" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Create\ Time\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="264667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Create\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264668" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Resources\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264669" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Resources\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264670" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Resources\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264815" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="264870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Detect\ Rising\ Edge\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265057" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__U32\ to\ IQ\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265077" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__I16\ to\ IQ\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265096" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265097" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(6\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265098" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265099" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265100" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Future\ Event\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265101" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ FPGA\.lvlib__Time\ Register\ Bus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265114" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Decode\ Instruction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265115" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Notify\ Host\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265116" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Host\ Register\ Read\ Cmd\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265171" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Toggle\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Frequency\ Shift\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265482" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265490" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__Register\ Address\ to\ GPS\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265491" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Serial\ Data\ Capture\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Read\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(2\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265494" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ master\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265496" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265497" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265498" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.ready\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265499" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265500" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.arm\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265503" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265504" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.value\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ meas\.oversample\ factor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.adjust\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Write\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Read\ cptr\.period\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Synchronization\ v1\ FPGA\.lvlib__Register\ Address\ to\ Synchronization\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Future\ Event\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Address\ to\ Time\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Global\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Identification\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Board\ Registers\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Radio\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Read\ Completion\ Mux\ \(5\ inputs\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceReportInvalidSession\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265566" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationDMAFifoConstant\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_GetSDFifoCreateLock\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_ReleaseSDFifoCreateLock\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265631" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Register\ Bus\ v1\ FPGA\.lvlib__Write\ Handshake\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265632" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265634" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoRead\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265635" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceCheckAccessErrors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265636" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationResourceReportAccessErrors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265639" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterRead\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265640" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIoCreate\.gvi" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265641" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__NCO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265642" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Complex\ Multiply\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265643" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Boolean\ FF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="265644" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266598" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Up\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266599" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266600" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266601" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Impairments\ \-\ 1\ spc\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266602" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ to\ I16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266622" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__IQ\ Data\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266623" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266630" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Writing\ State\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266631" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Registers\ Reading\ State\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266632" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ GPS\ v1\ FPGA\.lvlib__GPS\ Pack\ Data\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266633" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266634" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__D\ Latch\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266638" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Identification\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266640" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ Basic\ Elements\ v1\ FPGA\.lvlib__Count\ Down\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266641" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Radio\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266644" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niUsrpRio\ Config\ v1\ FPGA\.lvlib__Register\ Address\ to\ Board\ Register\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266705" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Digital\ Gain\ Base\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266707" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Reset\ Control\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266708" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Adjust\ Delay\ Range\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266709" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Apply\ Phase\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266710" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Data\ Memory\ Reset\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266711" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Resize\ and\ Calculate\ Overflow\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266712" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Sync\ FIFO\ and\ Accumulator\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266713" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Interpolator\ Overflow\ Delay\ \-\ 1\ spc\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculate\ Processing\ ParametersPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266757" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Adjust\ DelayPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266758" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Selectable\ Data\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266759" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Reset\ ControlPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266760" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Accumulators\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266761" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Control\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Blocks\ \-\ 1\ spc\ \-\ 2x\ ocPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266791" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FIPB1spc2x\.eip" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266793" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Calculation\ Cycles\ Per\ MACPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266794" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Parallel\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266795" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Power\ Of\ Two\ Decimation\ Accumulator\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266796" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Distributer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266797" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Out\ Mux\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266799" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266800" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266801" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Overflow\ Delay\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266802" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationCdlRegisterClockIfNeeded\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationRegisterWrite\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266806" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoWrite\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266812" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_MultiplierTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266813" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoFullCount\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266829" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_IntAccumulatorWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266830" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_IntAccumulatorWrapper_x\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266831" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_AdderWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266832" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_Atan2Wrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266833" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_DivWrapper_Configuration\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266835" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_MulWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266837" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_PolarToRectWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266838" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_RectToPolarWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266839" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SinCosWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266840" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SqrtWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266841" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_SubtracterWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Output\ Scale\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266847" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Validated\ IQ\ Data\ \-\ 1\ spc\ constantPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266848" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 1\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266849" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Processing\ Block\ IPIN\ \-\ 1\ spc\ \-\ 2x\ oc\ \-\ 2\ pbPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266850" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Fractional\ Accumulator\ \-\ 1\ spc\ \-\ Serial\ ModePL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266851" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Synchronous\ LatchPL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Data\ Register\ \-\ IQ\ dataPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,ProtectedClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="266853" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="niInstr\ DSP\ v1\ FPGA\.lvlib__Fractional\ Decimator\ Serial\ Mode\ Retimer\ FIFO\ \-\ 1\ spcPL\.gcdlprotected" OverridingModelDefinitionType="ProtectedClockDrivenLogic" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266856" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryInitialValuesCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266857" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCreateBase\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimBundleEnables\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266859" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimBundleResets\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266860" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimTemplate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimMultiplier\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimArithmetic\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimPatternDetect\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimP\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266865" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eSimUpdateState\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266866" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eCheckMode\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266867" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eReportInvalidMode\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Dsp48eCheckArithmetic\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266869" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AccumulatorTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AdderTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCreate\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryRead\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266873" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryCommitWrites\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryWarnOutOfBounds\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationFifoFullThreshold\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266876" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_ShowError\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266877" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinGetDllPathRootDirectory\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="266878" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IPINode\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="IPINode.dll.sli" Id="266880" Name="IPINode\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="266881" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetNIFPGAWorkingDirectory" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinReportDllMissingError\.gvi" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266882" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x1pPL\.eip" />
						<FileReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition,FileReference" Id="266883" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.IPIntegrationModelDefinition" Name="FDPB1spc2x2pbPL\.eip" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationMemoryWrite\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266885" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationReportRuntimeError\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_AddSubTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_DivTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266889" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationIpinCheckClockErrors\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_Atan2Temp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266891" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_SubtracterTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266892" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="nifxpmath_HtCmulTemp\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FourWireProtocol\(cint64\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FifoReadWrite\(cint64\)\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_FifoReadWrite\(bool\)\.gvi" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253103" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264434" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Impairments\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="264435" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Gain\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265475" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niInstr\ DSP\ v1\ Shared\.lvlib__IQ\ Data\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265489" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Subsystem\ ID\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265519" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__PPS\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265533" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Error\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="265534" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FPGA_Template_EmulationLogErrorAndShowDialog\.gvi" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="265543" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FPGA_Template_lvffrt\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="FPGA_Template_lvffrt.dll.sli" Id="265550" Name="FPGA_Template_lvffrt\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="265551" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LogMessageToOutputWindow" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="45" Id="265552" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulCreateLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="75" Id="265553" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulReadLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="105" Id="265554" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaEmulWriteLocalGlobal" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="145" Id="265555" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_DMAFIFOEmptyCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="165" Id="265556" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_DMAFIFOFullCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="185" Id="265557" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_TargetDMAFIFORead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="215" Id="265558" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_TargetDMAFIFOWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="250" Id="265559" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RegisterDMAFIFO" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="280" Id="265560" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FpgaRegisterQElementForWaitOnOcc" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="295" Id="265561" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RemoteCallOpen" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="340" Id="265562" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_RemoteCallRun" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="427" Id="265563" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FpgaRegisterQElementForWaitOnOcc" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265564" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="FPGA_Template_LogMessageToOutputWindow_highlightSource\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="265565" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="FPGA_Template_NextGen_RemoteCallOpen_InputNames\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="265568" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="lvSimController\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="lvSimController.dll.sli" Id="265570" Name="lvSimController\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="265571" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckReadErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="40" Id="265572" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckWriteErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="70" Id="265573" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckEmptyCountErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="100" Id="265574" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckFullCountErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="190" Id="265575" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckDramRequestErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="220" Id="265576" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckDramRetrieveErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="250" Id="265577" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckClearErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="280" Id="265578" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_ResourceCheckAcknowledgeErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="310" Id="265579" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckSemaphoreAcquireErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="340" Id="265580" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckSemaphoreReleaseErrors" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="370" Id="265581" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="415" Id="265582" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForClear" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="445" Id="265583" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_FifoHasClearPending" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="485" Id="265584" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoFullCountWriteDomain" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="520" Id="265585" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetDmaStorageId" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="545" Id="265586" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoFullCountReadDomain" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="575" Id="265587" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="605" Id="265588" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="NextGen_IsDMAFIFO" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="625" Id="265589" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_FifoUpdateTimingQueuesForWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="650" Id="265590" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedFifoResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="685" Id="265591" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateFifoResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="715" Id="265592" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedFifoAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="745" Id="265593" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetClockInfo" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="800" Id="265594" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedDramAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="830" Id="265595" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedDramResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="890" Id="265596" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedDmaAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="920" Id="265597" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedDmaResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="945" Id="265598" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="985" Id="265599" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1025" Id="265600" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedRegisterResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1060" Id="265601" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedMemoryResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1100" Id="265602" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateRegisterResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1130" Id="265603" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateMemoryResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1165" Id="265604" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedRegisterAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1195" Id="265605" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedMemoryAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1225" Id="265606" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramGetDataForRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1275" Id="265607" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramGetOperationCount" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1310" Id="265608" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_DramRequestData" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1355" Id="265609" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeClear" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1390" Id="265610" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetSemaphoreQueueRef" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1415" Id="265611" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeWrite" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1455" Id="265612" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeAcknowledge" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1475" Id="265613" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_HandshakeRead" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1510" Id="265614" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_NamedHandshakeAlreadyCreated" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1540" Id="265615" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateHandshakeResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1560" Id="265616" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateNamedHandshakeResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1585" Id="265617" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateSemaphoreResource" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1605" Id="265618" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CheckIfSemaphoreAcquiredInSameCycle" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1655" Id="265619" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_IsValidClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1680" Id="265620" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetTopLevelClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1700" Id="265621" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="GetCurrentSimTime" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1715" Id="265622" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetClockTicksFromPS" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1740" Id="265623" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateStandaloneClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1810" Id="265624" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_RegisterForTimeEvent" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1835" Id="265625" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_GetPSFromClockTicks" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1860" Id="265626" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_CreateStandaloneClockWithSimId" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1910" Id="265627" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RemoteCall_StartSimulation" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1940" Id="265628" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RemoteCall_StepClock" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1965" Id="265629" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_MemoryGetArrayQueueReference" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1997" Id="265630" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Nextgen_RegisterWrite" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266621" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ GPS\ v1\ Shared\.lvlib__GPS\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266635" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Future\ Event\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266636" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Synchronization\ v1\ Shared\.lvlib__Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266637" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Time\ v1\ Shared\.lvlib__Time\ Registers\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266639" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Registers\ State\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266642" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Radio\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266643" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Global\ Registers\ State\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266754" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Identification\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266755" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="niUsrpRio\ Config\ v1\ Shared\.lvlib__Board\ Register\ Addresses\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="266814" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="FxpSim\.dll\.sli">
							<NameScopingContentReference Bindings="Envoy,ContentReference,NameScopingContentReference" ContentName="FxpSim.dll.sli" Id="266815" Name="FxpSim\.dll\.sli" SynchronizeNameWithOwningEnvoy="True">
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="10" Id="266816" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="IntAccumulatorWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="80" Id="266817" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AdderWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="170" Id="266818" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="AddSubWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="225" Id="266819" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="Atan2Wrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="310" Id="266820" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="DivWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="395" Id="266821" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="ExpWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="470" Id="266822" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="MulWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="560" Id="266823" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="LnWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="640" Id="266824" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="PolarToRectWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="740" Id="266825" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="RectToPolarWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="840" Id="266826" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SinCosWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="925" Id="266827" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SqrtWrapper" />
								<ContentReference Bindings="Envoy,ContentReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibraryEntryPoint,SharedLibraryEntryPoint,NationalInstruments.ExternalCodeReference.SourceModel.SharedLibraryEntryPointContent.Moc" ContentIdentifier="1000" Id="266828" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="SubtracterWrapper" />
							</NameScopingContentReference>
						</SourceFileReference>
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266834" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_ExpWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="266836" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="nifxpmath_LnWrapper_config\ in\.gtype" />
						<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference,NationalInstruments.LabVIEW.FPGA.OutsideSingleCycleLoop.Moc" Id="266888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="node_template_AddArrayElements\.gvi" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253104" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
					</EmbeddedDefinitionReference>
					<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253105" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
						<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
					</EmbeddedDefinitionReference>
				</NameScopingEnvoy>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253069" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Fpga" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Fpga&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253070" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Common" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Common&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253071" ModelDefinitionType="RepositoryManagerDefinition" Name="instr\.lib" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\instr.lib&quot;" />
				</EmbeddedDefinitionReference>
				<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,RepositoryManagerDefinition,EmbeddedReference" Id="253072" ModelDefinitionType="RepositoryManagerDefinition" Name="vi\.lib\.Native" Reparentable="False">
					<RepositoryManagerDefinition Location="&quot;&lt;AppDir&gt;\\Resources\\vi.lib\\Native&quot;" />
				</EmbeddedDefinitionReference>
			</NameScopingEnvoy>
		</EmbeddedDefinitionReference>
		<NameScopingEnvoy Bindings="Envoy,DefinitionReference,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy,NullTarget" Id="10" ModelDefinitionType="NullTarget" Name="NullTarget">
			<NullTarget />
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,PackageReferencesDefinition,EmbeddedReference" Id="18" ModelDefinitionType="PackageReferencesDefinition" Name="ProjectReferences">
				<PackageReferencesDefinition xmlns="http://www.ni.com/GComponent.xsd" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="7974" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Conditioning_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Conditioning/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8011" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Filtering_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Filtering/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8016" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Fitting_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Fitting/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8021" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Generation_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Generation/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8026" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Interpolation_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Interpolation/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8031" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_LinearAlgebra_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/LinearAlgebra/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8036" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Measurement_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Measurement/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8041" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Operations_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Operations/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8046" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Resampling_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Resampling/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8051" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Statistics_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Statistics/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8056" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Support_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Support/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8061" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Transforms_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Transforms/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8066" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_AnalysisBase_Windows_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/AnalysisBase/Windows/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8071" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Conditioning_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Conditioning/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8076" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Filtering_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Filtering/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8081" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Fitting_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Fitting/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8086" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Generation_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Generation/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8091" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Geometry_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Geometry/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8096" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_IntegralDifferentiation_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/IntegralDifferentiation/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8101" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Interpolation_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Interpolation/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8106" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_LinearAlgebra_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/LinearAlgebra/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8111" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Matrix_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Matrix/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8116" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Measurement_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Measurement/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8121" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Operations_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Operations/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8126" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Polynomial_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Polynomial/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8131" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Probability_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Probability/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8136" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Resampling_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Resampling/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8141" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_SpecialFunc_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/SpecialFunc/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8146" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Statistics_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Statistics/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8151" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Support_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Support/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8156" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Transforms_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Transforms/1.0.0.0/src" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,PackageInterfaceDefinition,HideInfFilesTree,FileReference,SourceFileReference,EnvoyManager" Id="8161" ModelDefinitionType="PackageInterfaceDefinition" Name="NI_Analysis_Windows_1\.0\.0\.0_src\.niaddon" StoragePath="nipm://nistore/NI/Analysis/Windows/1.0.0.0/src" />
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="21" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ DL\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW DL.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="23" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ eNodeB\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW eNodeB.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="25" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ UE\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW UE.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,ComponentDefinition,NationalInstruments.Component.Moc,EmbeddedReference" Id="83" ModelDefinitionType="ComponentDefinition" Name="Default\ Component">
				<ComponentDefinition DefaultConfigurationName="Default" Id="25636" xmlns="http://www.ni.com/GComponent.xsd">
					<CompilerSymbolTable Id="84" xmlns="http://www.ni.com/PlatformFramework" />
					<ComponentConfiguration Id="85" Name="Default">
						<CompilerSymbolTable Id="86" xmlns="http://www.ni.com/PlatformFramework" />
					</ComponentConfiguration>
				</ComponentDefinition>
				<SourceFileReference Bindings="Envoy,DefinitionReference,GResourceDefinition,NationalInstruments.GResource.Moc,FileReference,SourceFileReference" Id="523" ModelDefinitionType="GResourceDefinition" Name="LTE\ AFW\ Resources\.grsc" StoragePath="LTE AFW Resources.grsc" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="595" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stop\.gvi" StoragePath="Common\Host\Check Stop.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="596" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ Socket\ Option\.gvi" StoragePath="Common\Host\Get Socket Option.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="597" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Socket\ Option\.gvi" StoragePath="Common\Host\Set Socket Option.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="598" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Stop\ On\ Error\.gvi" StoragePath="Common\Host\Stop On Error.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="5481" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\.gvi" StoragePath="Common\Host\Create Stop.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="10354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Add\ Header\ and\ CRC\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Add Header and CRC.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="10356" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Check\ Header\ and\ CRC\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Check Header and CRC.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="10358" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Extract\ Packet\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Extract Packet.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="10360" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DTP\ Header\.gvi" StoragePath="Common\Host\Data Transfer Protocol\DTP Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="15709" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\.gtype" StoragePath="Common\Types\Modulation.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="15713" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX\ Modulation\ Symbol\.gtype" StoragePath="Common\Types\TX Modulation Symbol.gtype" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42801" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 +-AxB +-CxD.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42803" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\18x25\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\18x25 Complex Multiplication.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42805" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x16\ Linear\ Interpolation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x16 Linear Interpolation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42807" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ \+\-AxB\ \+\-CxD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 +-AxB +-CxD.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42809" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\25x35\ Complex\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\25x35 Complex Multiplication.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42813" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42815" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42817" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42819" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U4\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U4.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42821" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Leading\ Zero\ Digits\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Leading Zero Digits U8.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42823" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Barrel\ Shift\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Left Barrel Shift U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42825" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\ Newtons\ Method\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root Newtons Method.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42827" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reciprocal\ Square\ Root\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Reciprocal Square Root.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42829" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Shift\ Right\ Round\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Arithmetic\Shift Right Round Saturate.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42833" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ With\ Init\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 With Init.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42835" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U32\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U32 Dominant Increment.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42851" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42861" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Indexer\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Indexer U8.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42863" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U16\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U16 with Reset.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42865" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U32\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U32 with Reset.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42867" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mod\ N\ Latch\ U8\ with\ Reset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Mod N Latch U8 with Reset.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42871" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42875" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42879" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42881" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Overflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Overflow Counter.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42883" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIFO\ Underflow\ Counter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\FIFO\FIFO Underflow Counter.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42885" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Branch Metric Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42887" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ 802\.11\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi 802.11 Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42889" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select 8x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42891" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Add\ Compare\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Add Compare Select.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42893" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Bit\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Bit Reordering.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42895" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Combine\ Traceback\ Output\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Combine Traceback Output.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42897" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 16x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 16x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42899" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 2x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 2x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42901" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 32x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 32x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42903" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 4x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 4x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\ 8x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State 8x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42907" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Find\ Best\ State\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Find Best State.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42909" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Branch\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Branch Metric Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ LTE\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi LTE Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Path\ Metric\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Path Metric Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42915" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\ Traceback\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi Traceback Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42919" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Viterbi\Viterbi.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\LLR Demapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit to Signed Magnitude.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\16\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\16-QAM Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\256\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\256-QAM Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42933" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="\64\-QAM\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\64-QAM Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42935" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\BPSK Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42937" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\LTE BPSK Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42939" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map\ LTE\ to\ Common\ Modulation\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Map LTE to Common Modulation Symbol.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42941" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42943" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\TX\Modulation\QPSK Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42945" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bits\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\Bits to Array.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42947" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX0\.16\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX0.16 to U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX1\.15\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX1.15 to U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42951" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX2\.14\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX2.14 to U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42953" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX3\.13\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX3.13 to U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42955" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX4\.21\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX4.21 to U64.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42957" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX1.15.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42959" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX2.14.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="42961" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX3\.13\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\U32 to CFX3.13.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="50898" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Send\ Status\.gtype" StoragePath="Common\Types\DTP Send Status.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="50900" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Extract\ States\.gtype" StoragePath="Common\Types\DTP Extract States.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="50902" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DTP\ Pending\ Data\.gtype" StoragePath="Common\Types\DTP Pending Data.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="50904" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX1\.15\.gvi" StoragePath="Common\Host\Type Conversion\U32 to CFX1.15.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="50906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX2\.14\.gvi" StoragePath="Common\Host\Type Conversion\U32 to CFX2.14.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="50908" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="U32\ to\ CFX3\.13\.gvi" StoragePath="Common\Host\Type Conversion\U32 to CFX3.13.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="50910" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Search\ U8\ array\.gvi" StoragePath="Common\Host\Search U8 array.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="50912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Random\ Unsigned\.gvi" StoragePath="Common\Host\Random Unsigned.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="64155" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Stop\ Notifier\.gvi" StoragePath="Common\Host\Create Stop Notifier.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="68144" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ DL\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO DL.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="68146" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ UE\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO UE.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="68148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FPGA\ USRP\ RIO\ eNodeB\.gvi" StoragePath="USRP RIO\LTE FPGA USRP RIO eNodeB.gvi" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68150" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="gain\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\gain from typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="impairments\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\impairments from typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data from typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68156" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IQ\ data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\IQ data to typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68158" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LED\ color\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\LED color to U8.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ from\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion from typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\ completion\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\read completion to typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68164" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="reg\.host\ read\.data\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\reg.host read.data to typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68166" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="register\ instruction\ to\ typedef\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\register instruction to typedef.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68168" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="trigger\ event\ to\ U8\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Type Conversion\trigger event to U8.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68170" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Core\ Stream\ Controller\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Core Stream Controller.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="68172" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ Resources\.gvi" StoragePath="USRP RIO\FPGA\Create Resources.gvi" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68174" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Multi-Channel).gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68176" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DDC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DDC (Single Channel).gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="68178" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DDC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DDC Parameters.gtype" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68180" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Multi\-Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Multi-Channel).gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68182" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DUC\ \(Single\ Channel\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\DUC (Single Channel).gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="68184" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="DUC\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\DUC Parameters.gtype" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68186" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Input\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Input Stream Control.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="68188" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LEDs\.gvi" StoragePath="USRP RIO\FPGA\LEDs.gvi" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68190" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream RX Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68192" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Stream\ TX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\LTE USRP Stream TX Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68194" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Output\ Stream\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Output Stream Control.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="68196" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="USRP RIO\FPGA\Registers.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="68198" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ Parameters\.gtype" StoragePath="USRP RIO\FPGA\Stream Control Parameters.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="68200" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Stream\ Control\ State\.gtype" StoragePath="USRP RIO\FPGA\Stream Control State.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="74341" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ USRP\ Data\ Clock\ Rate\ and\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Check USRP Data Clock Rate and Bandwidth.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="76259" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="USRP\ bandwidth\.gtype" StoragePath="Common\Types\USRP bandwidth.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="85358" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Host\ Session\.gtype" StoragePath="LTE v2.2\Types\LTE Host Session.gtype" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87698" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ C10\.15\ Multiplication\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE C10.15 Multiplication.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87700" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimates\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimates to U64.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87702" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation CRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87704" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Channel Estimation UERS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87706" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Tracking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Frequency Tracking.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87708" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87710" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation CRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87712" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ Interpolation\ UERS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE Linear Interpolation UERS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87714" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Channel Estimation Alignment Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87716" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Subframe\ Accumulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Channel Estimation\LTE UERS Subframe Accumulator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87718" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CRC16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Calculate CRC16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87720" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ CRC\ Check\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder CRC Check.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87722" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Softbit\ to\ Signed\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Softbit to Signed Magnitude.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87724" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Decoder\ Viterbi\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Decoder Viterbi Core.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87726" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Demux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Demux.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87728" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ 2\ to\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer 2 to 3.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87730" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ Array\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to Array.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87732" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Deserializer\ Boolean\ to\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Deserializer Boolean to U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87734" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Interpreter DCI1x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87736" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Message\ to\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Message to U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87738" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Validator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE DCI Validator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87740" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Decoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87742" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Interpreter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH DCI Interpreter.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87744" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ LLR\ Demap\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH LLR Demap Descrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87746" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ RX\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE PDCCH RX Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87748" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Block\ Allocation\ Type1\ to\ PRB\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Resource Block Allocation Type1 to PRB.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87750" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Toggle\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDCCH Decoder\LTE Toggle.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87752" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Extract\ PDSCH\ Sample\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE DL RX Extract PDSCH Sample.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87754" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Encoder\ to\ Decoder\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH Encoder to Decoder Params.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87756" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ FIFO\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH FIFO Control.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87758" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Configuration\ to\ PXSCH\ Params\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Configuration to PXSCH Params.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87760" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\PDSCH Decoder\LTE PDSCH RX Sample Select.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87762" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Adjust\ Timing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Adjust Timing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87764" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Frame\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Align Frame.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87766" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Autocorrelation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87768" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 16\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 16 Bit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87770" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 24\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 24 Bit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87772" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Magnitude\ 31\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Calculate Magnitude 31 Bit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87774" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CFO\ Compensation\ Frequency\ Shift\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE CFO Compensation Frequency Shift.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87776" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Cross Correlation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87778" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decimate\ 16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Decimate 16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87780" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Delay\ Input\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Delay Input.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87782" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Build\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Build Configuration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87784" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Sync\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE DL RX Sync Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87786" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 0\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 0.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87788" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 1.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87790" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO 2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87792" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ IFO\ Estimation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE IFO Estimation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87794" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Overwrite\ Timing\ By\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Overwrite Timing By Trigger.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87796" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Autocorrelation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Autocorrelation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87798" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Detection\ Cross\ Correlation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Detection Cross Correlation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87800" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Peak\ Validation\ TDD\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Peak Validation TDD.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87802" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Sync\ Write\ Status\ Registers\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE RX Sync Write Status Registers.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87804" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Sync\ Reset\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\Synchronization\LTE Sync Reset Generation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87806" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ IQ\ Sample\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL IQ Sample Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87808" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Constellation FIFO Write.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87810" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ Input\ FIFO\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX Input FIFO Select.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87812" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE DL RX IQ Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87814" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ PDSCH\ Dynamic\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL RX\LTE Get PDSCH Dynamic Configuration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87816" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Builder\ DCI\ 1x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Builder DCI 1x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87818" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Convolutional\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Convolutional Encoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87820" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Attach\ CRC\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Attach CRC.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87822" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\ Initialization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting Initialization.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87824" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Encoder\ Tail\ Biting\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Encoder Tail Biting.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87826" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mux\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Mux.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87828" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Reserializer\ 3\ to\ 2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Reserializer 3 to 2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87830" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Serializer\ Vector\ to\ Bit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE DCI Serializer Vector to Bit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87832" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ DCI\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH DCI Encoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87834" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\ Interleaver\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Scrambler Interleaver Modulator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87836" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Transmitter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDCCH Transmitter\LTE PDCCH Transmitter.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87838" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PDSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE DCI1 to PDSCH Encoder Parameters.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87840" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\PDSCH Transmitter\LTE PDSCH TX Configuration Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87842" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Mark\ Valid\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI Mark Valid.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87844" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ PSS\ PRB\ Masking\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DCI PSS PRB Masking.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87846" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TTI Handling.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87848" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX IQ Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87850" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX PSS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87852" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Trigger\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE DL TX Trigger Write.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87854" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ DL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Dynamic DL Configuration Delay.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87856" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PSS\ Cell\ ID\ modulo\ 3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE PSS Cell ID modulo 3.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87858" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scale\ IQ\ 16\.1\ to\ 16\.2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE Scale IQ 16.1 to 16.2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87860" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ DL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\DL TX\LTE U64 To DL TTI Configuration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87862" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Calculate Cinit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87864" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\CRS\LTE CRS Generation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87866" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ \(A\+B\)\ modulo\ K\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE (A+B) modulo K.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87868" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Linear\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Linear QPP Interleaver Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87870" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decompress\ Windowed\ QPP\ Interleaver\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Decompress Windowed QPP Interleaver Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87872" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Code\ Block\ Size\ Table\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Get Code Block Size Table Index.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87874" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Linear\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Linear QPP Interleaver.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87876" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=\-32\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=-32).gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87878" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ \(Step\ Size\=1\)\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation (Step Size=1).gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87880" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPP\ Interleaver\ Calculation\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE QPP Interleaver Calculation Core.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87882" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Windowed\ QPP\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\QPP Interleaver\LTE Windowed QPP Interleaver.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87884" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Transport Block Size.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87886" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Turbo\ Parameters\ K\ Plus\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Calculate Turbo Parameters K Plus.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87888" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PRB\ Collisions\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Check PRB Collisions.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87890" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Coding\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Coding Parameter Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87892" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87894" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Compute\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Compute.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87896" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE CRC Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87898" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Parameter\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE PxSCH Parameter Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87900" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87902" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87904" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Interleaved\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Interleaved Address Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87906" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Linear\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Linear Address Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87908" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Number\ of\ Fill\ Bits\ before\ Column\ Index\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Number of Fill Bits before Column Index.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87910" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculation\ Subtract\ Fill\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculation Subtract Fill Bits.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87912" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ Parameter\ Calculator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher Parameter Calculator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87914" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Rate\ Matcher\ U25\ Modulo\ U18\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Data Channel\LTE Rate Matcher U25 Modulo U18.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87916" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 T2H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87918" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 1\.15\ TS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 1.15 TS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87920" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ CFX\ 2\.14\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write CFX 2.14 T2H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87922" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U32\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U32 T2H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87924" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U64\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U64 T2H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87926" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FIFO\ Write\ U8\ T2H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\FIFOs\LTE FIFO Write U8 T2H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87928" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ 4\ X\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver 4 X U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87930" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Deinterleaver\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Deinterleaver U64.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87932" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ 4\ X\ U3\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver 4 X U3.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87934" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Number\ of\ Rows\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Number of Rows.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87936" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Read\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Read Address.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87938" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Get\ Write\ Address\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver Get Write Address.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87940" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ U16\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Interleaver U16.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87942" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Row\ Index\ Interleaver\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Interleaver\LTE Row Index Interleaver.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87944" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87946" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ QPSK\ Modulation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Modulation\LTE QPSK Modulation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87948" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\ Positions\ From\ Cell\ ID\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS Positions From Cell ID.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87950" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE CRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87952" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Channel Pattern Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87954" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL Resource Demapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87956" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL TX Resource Mapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87958" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE DL.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87960" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD DMRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87962" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD PSS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87964" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD SRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87966" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ FDD\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE FDD Zero.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\ up\ to\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator up to Subframe.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Index\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Index Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87972" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ PDSCH\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE PDCCH PDSCH Trigger.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ DL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping DL.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ FDD\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping FDD UL.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87978" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Physical\ Channel\ ID\ Mapping\ TDD\ 5\ 5\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Physical Channel ID Mapping TDD 5 5 UL.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87980" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Resource\ Demapper\ PDSCH\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE Resource Demapper PDSCH.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 DMRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Guard\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Guard.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87986" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ PSS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 PSS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87988" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 SRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TDD\ 5\ 5\ Zero\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE TDD 5 5 Zero.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87992" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 7\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 7.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87994" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ AP\ 9\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UERS AP 9.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87996" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Channel\ Pattern\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Channel Pattern Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="87998" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ Resource\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL Resource Demapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88000" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ Resource\ Mapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL TX Resource Mapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88002" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Resource Mapper\LTE UL.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88004" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Conjugate\ H\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate Conjugate H R Div Magnitude H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88006" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ H\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate H Div Magnitude H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88008" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ R\ Div\ Magnitude\ H\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Calculate R Div Magnitude H.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88010" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Equalizer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Equalizer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88012" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ Calculate\ Inverse\ Magnitude\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\Channel Equalizer\LTE Channel Estimation Calculate Inverse Magnitude.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88014" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Check\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\CRC\LTE CRC Check Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88016" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher Circular Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88018" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher State Machine.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88020" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Rate Matcher\LTE RX Rate Matcher.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88022" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88024" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR A Priori Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88026" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88028" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88030" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Reordering\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Bit Reordering Read Address Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88032" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ and\ A\ Priori\ Read\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit and A Priori Read Address Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88034" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ BRAM\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer BRAM.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88036" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory Page.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88038" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88040" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer Write Stream Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88042" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Softbit\ Input\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Softbit Input Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88044" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\ Iteration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha Iteration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88046" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Alpha\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Alpha.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88048" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta Page.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88050" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory Beta.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88052" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Stake\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE BCJR Stake Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88054" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Memories\LTE Turbo Decoder Termination Bit Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88056" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88058" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Alpha\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Alpha State Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88060" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\ wo\ Normalization\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation wo Normalization.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88064" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta State Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88066" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Beta\ Timing\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Beta Timing Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88068" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\ without\ A\ Priori\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation without A Priori.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88070" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Gamma\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Gamma Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88072" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\ Address\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO Address Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88074" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LIFO\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LIFO.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88076" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88078" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ LLR\ State\ Computation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR LLR State Computation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88080" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Max\ Star\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Max Star.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88082" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Subsegment\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\Subsegment Decoder\LTE BCJR Subsegment Decoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88084" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ A\ Priori\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR A Priori Crossbar.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88086" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Bit\ Crossbar\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Bit Crossbar.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88088" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Calculate\ Initial\ Beta\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Calculate Initial Beta.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88090" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Constants\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Constants.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88092" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\ Output\ Reordering\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder Output Reordering.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88094" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Decoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88096" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Hard\ Decision\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Hard Decision.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88098" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ BCJR\ Window\ Parameter\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE BCJR Window Parameter Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88100" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ BCJR\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder BCJR State Machine.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88102" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Input\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Input State Machine.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88104" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Output\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Output State Machine.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\ Termination\ Bit\ Extractor\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder Termination Bit Extractor.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88108" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\Turbo Dec\LTE Turbo Decoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88110" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Core\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Core.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88112" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Decoder\ Output\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Channel Decoder Output Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88114" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\ Status\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder Status to U64.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88116" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Channel\ Decoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH Channel Decoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ LLR\ Demapper\ Descrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH LLR Demapper Descrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88120" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PXSCH RX Bit Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88122" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Softbit\ Serializer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE PxSCH Softbit Serializer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RX\ PXSCH\ Host\ Interface\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\PXSCH\LTE RX PXSCH Host Interface.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88126" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Channel Estimator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE CP Removal.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88130" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Offset Correction.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88132" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Removal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE DC Removal.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88134" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ LLR\ Demapper\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE LLR Demapper.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88136" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ FFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\RX\LTE Xilinx FFT.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88138" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Negate\ Saturate\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Negate Saturate.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88140" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDCCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE PDCCH Scrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88142" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Reference\ Signal\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Reference Signal Scrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88144" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Cinit\ to\ X1\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Cinit to X1 X2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88146" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X1\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X1.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Process\ X2\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Process X2.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88150" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\ Softbit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler Softbit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Scrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xor\ Array\ Elements\ U32\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\Scrambler\LTE Xor Array Elements U32.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88156" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC\ Add\ and\ CB\ Segmentation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC Add and CB Segmentation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88158" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CRC24\ Adder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\CRC\LTE CRC24 Adder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Memory\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Memory.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\ Page\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer Page.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88164" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ Circular\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher Circular Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88166" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\ State\ Machine\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher State Machine.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88168" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Rate\ Matcher\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Rate Matcher\LTE TX Rate Matcher.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88170" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88172" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Read\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Read Stream Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88174" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interleaver\ Write\ Stream\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Interleaver Write Stream Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88176" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Termination\ Bits\ To\ Streams\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Map Termination Bits To Streams.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Termination\ Bits\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Store Termination Bits.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88180" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Filter\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Filter.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88182" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\ Top\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder Top.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Turbo\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\Turbo Encoder\LTE Turbo Encoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88186" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE MAC TX.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88188" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mini\ MAC\ TX\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE Mini MAC TX.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88190" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PxSCH\ Channel\ Encoder\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PxSCH Channel Encoder.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88192" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Bit\ to\ Symbol\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Bit to Symbol.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88194" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Deserializer\ Scrambler\ Modulator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Deserializer Scrambler Modulator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88196" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ RB\ Allocation\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH RB Allocation Delay.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88198" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ Scrambler\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH Scrambler.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88200" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PXSCH\ TX\ Bit\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\PXSCH\LTE PXSCH TX Bit Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88202" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ CP\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE CP Insertion.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88204" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DC\ Insertion\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DC Insertion.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88206" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE DL TX TDD5 Select Subframe.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88208" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Trigger\ Delay\ 10x\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Trigger Delay 10x.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88210" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\ with\ Loopback\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write with Loopback.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88212" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX FIFO Write.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88214" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TX\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE TX Trigger.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88216" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ TDD5\ Select\ Subframe\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE UL TX TDD5 Select Subframe.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88218" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Xilinx\ IFFT\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\TX\LTE Xilinx IFFT.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88220" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Calculate\ Cinit\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Calculate Cinit.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88222" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Generation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Generation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88224" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Recalculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Recalculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88226" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UERS\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\UERS\LTE UERS Trigger Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88228" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="I32\ Modulo\ N\ Iterative\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\I32 Modulo N Iterative.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88230" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Trigger\ Signal\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Align Trigger Signal.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88232" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ CP\ Length\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Calculate CP Length.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88234" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Cell\ ID\ modulo\ 6\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Cell ID modulo 6.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88236" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ ADC\ Value\ Clipping\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Check ADC Value Clipping.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88238" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ TX\ Frame\ Start\ Trigger\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Create TX Frame Start Trigger.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88240" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Frequency\ Offset\ Correction\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Frequency Offset Correction.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88242" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Symbol\ Start\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Generate Symbol Start.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88244" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ RF\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per RF.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88246" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Maximum\ Power\ per\ Slot\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Maximum Power per Slot.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88248" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Mean\ OFDM\ Symbol\ Power\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Mean OFDM Symbol Power.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88250" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Power\ Measurement\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Power Measurement.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88252" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ TX\ Trigger\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE RF TX Trigger Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88254" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Symbol\ Start\ Generator\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Symbol Start Generator.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88256" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Synchronous\ Latch\ Dominant\ Set\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Synchronous Latch Dominant Set.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88258" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Throttle\ Control\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\Shared\LTE Throttle Control.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88260" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Channel\ Estimation\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE Channel Estimation DMRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88262" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DMRS\ Channel\ Estimation\ Alignment\ Buffer\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\Channel Estimation\LTE DMRS Channel Estimation Alignment Buffer.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88264" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE DCI1 to PUSCH Parameters.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88266" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ RX\ Sample\ Select\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\PUSCH Decoder\LTE PUSCH RX Sample Select.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88268" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ PUSCH\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE Calculate PUSCH Configuration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88270" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Constellation\ FIFO\ Write\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Constellation FIFO Write.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88272" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ Input\ FIFO\ Read\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX Input FIFO Read.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88274" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL RX\LTE UL RX IQ Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88276" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI1\ to\ PUSCH\ Encoder\ Parameters\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE DCI1 to PUSCH Encoder Parameters.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88278" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PUSCH\ TX\ Configuration\ Calculation\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\PUSCH Transmitter\LTE PUSCH TX Configuration Calculation.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88280" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Dynamic\ UL\ Configuration\ Delay\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Dynamic UL Configuration Delay.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88282" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Store\ Time\ and\ Frequency\ Offset\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE Store Time and Frequency Offset.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ To\ UL\ TTI\ Configuration\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE U64 To UL TTI Configuration.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88286" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Handling\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TTI Handling.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88288" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ DMRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX DMRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88290" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ IQ\ Processing\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX IQ Processing.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="88292" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ SRS\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="LTE v2.2\FPGA\UL TX\LTE UL TX SRS.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="91984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U8\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U8 with Enable.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="91991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U16\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U16 with Enable.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="92022" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pulse\ to\ Strobe\ U32\ with\ Enable\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Pulse to Strobe U32 with Enable.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="92049" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U8\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U8 Dominant Increment.gcdl" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="92051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Counters\Counter U16 Dominant Increment.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="92172" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Modulation\ Bit\ Mapping\ Scheme\.gtype" StoragePath="Common\Types\Modulation Bit Mapping Scheme.gtype" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="92175" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit\ Calculation\ One\ Level\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\RX\Bit Processing\Softbit Calculation One Level.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101421" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="clockid\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\clockid.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101423" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101425" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_events\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_events.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101427" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_event_names\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_event_names.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101429" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="epoll_operations\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\epoll_operations.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101431" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="errno\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\errno.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101433" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="itimerspec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\itimerspec.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101435" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="timespec\.gtype" StoragePath="Common\Host\Linux RT Pipes\System Calls\Types\timespec.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101437" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="close\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\close.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101439" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_create.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101441" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_ctl\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_ctl.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101443" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="epoll_wait\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\epoll_wait.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101445" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="mkfifo\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\mkfifo.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101447" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="open\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\open.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101449" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="read\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\read.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary,NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary.Moc,FileReference,SourceFileReference" Id="101451" ModelDefinitionType="NationalInstruments.MocCommon.ExternalCode.SourceModel.SharedLibrary" Name="system\ calls\.sli" StoragePath="Common\Host\Linux RT Pipes\System Calls\system calls.sli" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101453" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_create\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_create.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="timerfd_settime\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\timerfd_settime.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101457" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="unlink\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\unlink.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101459" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="write\.gvi" StoragePath="Common\Host\Linux RT Pipes\System Calls\write.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101461" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Reader\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Reader.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="101463" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Pipe\ Writer\.gtype" StoragePath="Common\Host\Linux RT Pipes\Types\Pipe Writer.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101465" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Clear\ Errno\.gvi" StoragePath="Common\Host\Linux RT Pipes\Clear Errno.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101467" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Reader.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101469" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Close\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Close Pipe Writer.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101471" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Convert\ Errno\ to\ LabVIEW\ Error\.gvi" StoragePath="Common\Host\Linux RT Pipes\Convert Errno to LabVIEW Error.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101473" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Create FIFO.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101475" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Delete\ FIFO\.gvi" StoragePath="Common\Host\Linux RT Pipes\Delete FIFO.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101477" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Reader\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Reader.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101479" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Open\ Pipe\ Writer\.gvi" StoragePath="Common\Host\Linux RT Pipes\Open Pipe Writer.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Set\ Pipe\ Size\.gvi" StoragePath="Common\Host\Linux RT Pipes\Set Pipe Size.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101485" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Write Pipe.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="101596" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Pipe\.gvi" StoragePath="Common\Host\Linux RT Pipes\Read Pipe.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="148213" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ and\ Hold\ Maximum\.gvi" StoragePath="Common\Host\Timing Measurement\Get and Hold Maximum.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="148215" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ Time\.gvi" StoragePath="Common\Host\Timing Measurement\Get Time.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163545" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Configure\ RF\ Timing\ Offset\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Configure RF Timing Offset.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ RX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL RX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ DL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable DL TX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163551" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ UL\ RX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable UL RX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ UL\ TX\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Disable UL TX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ RX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE DL RX FIFO Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE DL TX FIFO Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Timing Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ RX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL RX Configuration.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163563" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ TX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic DL TX Configuration.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163565" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Dynamic UL Configuration.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Send Feedback Information.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163569" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ Loopback\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL Loopback.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163571" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ RX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL RX Baseband.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163573" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Baseband.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163575" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ DL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup DL TX Set Active.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163579" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ RX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL RX Baseband.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Baseband\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Baseband.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163583" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ UL\ TX\ Set\ Active\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup UL TX Set Active.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163585" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ RX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE UL RX FIFO Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163587" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TX\ FIFO\ Initialization\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE UL TX FIFO Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163659" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Signal\ and\ Noise\ Power\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Signal and Noise Power.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163661" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate SNR.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163663" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Subframe\ SNR\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Calculate Subframe SNR.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Raw\ SNR\ to\ Unbiased\ Estimates\.gvi" StoragePath="LTE v2.2\Host\SNR\LTE Map Raw SNR to Unbiased Estimates.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163667" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UDP\ Port\ In\ Use\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Check UDP Port In Use.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163669" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Receive UDP Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="163671" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ UDP\ Data\.gvi" StoragePath="LTE v2.2\Host\UDP Interface\LTE Send UDP Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167901" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Constants\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Constants.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167903" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167905" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Add\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Add Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167907" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Constants\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Constants.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167909" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Create\ Sessions\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Create Sessions.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167911" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Create\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Create.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167913" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Delete\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Delete.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167915" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Init\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Init.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167917" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Readers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Readers.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167919" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Open\ Writers\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Open Writers.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167921" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\ From\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read From Transport.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167923" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Read\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Read.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167925" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Remove\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Remove Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167927" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Send\ To\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Send To Transport.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167929" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Write\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Write.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167931" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167935" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Device\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Device Location.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167937" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ General\ Message\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE General Message Header.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167939" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ RX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC RX Config.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167941" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ MAC\ TX\ Config\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE MAC TX Config.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167943" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Confirm\ Check\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Confirm Check Parameter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167945" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ DL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config DL Grant Parameter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167947" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DCI\ Config\ UL\ Grant\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DCI Config UL Grant Parameter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167949" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Config\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Config Type ID.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167951" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DL TX Type ID.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167953" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ DLSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message DLSCH Config Parameter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167955" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Location\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Location.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167957" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Header\ Type\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Header Type.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167959" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\ Defined\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID Defined.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167961" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message Type ID.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167963" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ UL\ TX\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message UL TX Type ID.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="167965" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ SAP\ Sub\ Header\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE SAP Sub Header.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167967" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ CCE\ Offset\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check CCE Offset.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167969" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Confirm\ Mode\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Confirm Mode.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167971" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Count\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Count.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167973" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ TX\ Confirm\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL TX Confirm Messages.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167975" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check General Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167977" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MAC PDU Size.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167979" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ MCS\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check MCS.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167981" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ Body\ Length\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message Body Length.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167983" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ ID\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message ID Location Field.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167985" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Message\ Type\ ID\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Message Type ID.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167987" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Number\ Sub\ Messages\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check Number Sub Messages.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167989" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config DL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167991" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DCI Config UL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167993" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check PHY SAP DLSCH Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167995" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SAP Sub Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167997" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\ Range\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index Range.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="167999" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ SFN\ TTI\ Index\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check SFN TTI Index.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168001" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode General Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168003" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168005" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Message\ ID\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Message ID.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168007" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config DL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168009" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DCI Config UL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168011" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168013" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Config Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168015" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DL TX Payload Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168017" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168019" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU RX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168021" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ DLSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP DLSCH MAC PDU TX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168023" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ Map\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP Map Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168025" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168027" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL TX Payload Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168029" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ RX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU RX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168031" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ ULSCH\ MAC\ PDU\ TX\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP ULSCH MAC PDU TX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168033" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode SAP Sub Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168035" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode Sub Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168037" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ General\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode General Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168039" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Confirm\ Message\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Confirm Message.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168041" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ DL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config DL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168043" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DCI\ Config\ UL\ Grant\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DCI Config UL Grant.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168045" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168047" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Config Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168049" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DL TX Payload Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168051" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ DLSCH\ Config\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP DLSCH Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168053" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP Timing Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168055" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ UL\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP UL RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168057" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ PHY\ SAP\ UL\ TX\ Payload\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode PHY SAP UL TX Payload Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168059" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ SAP\ Sub\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode SAP Sub Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168061" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Encode\ Sub\ Message\ Header\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Encode Sub Message Header.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168063" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Map\ Message\ Location\ Field\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Map Message Location Field.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168065" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Generate\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Generate RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168067" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ PHY\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive PHY Confirm.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168069" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ RX\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive RX Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168071" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ Receive\ Timing\ Indication\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY Receive Timing Indication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168073" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Abstraction\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Abstraction.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168075" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PHY\ TX\ Request\ Confirm\ Handler\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE PHY TX Request Confirm Handler.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="168091" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Timing\ Indication\ RT\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive Timing Indication RT.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170503" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Abort\ Stream\.gvi" StoragePath="USRP RIO\Host\Abort Stream.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate\ Sample\ Rate\.gvi" StoragePath="USRP RIO\Host\Calculate Sample Rate.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Check\ Stream\ Status\.gvi" StoragePath="USRP RIO\Host\Check Stream Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\ Shift\.gvi" StoragePath="USRP RIO\Host\Configure Frequency Shift.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Frequency\.gvi" StoragePath="USRP RIO\Host\Configure Frequency.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Common\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Common).gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Gain\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Gain).gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure\ Signal\ \(Level\)\.gvi" StoragePath="USRP RIO\Host\Configure Signal (Level).gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="170519" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Mode\.gtype" StoragePath="USRP RIO\Host\Configure Signal Mode.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="170521" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Configure\ Signal\ Parameters\.gtype" StoragePath="USRP RIO\Host\Configure Signal Parameters.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Initiate\ Stream\.gvi" StoragePath="USRP RIO\Host\Initiate Stream.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Abort\ Receive\ Stream\.gvi" StoragePath="USRP RIO\LTE Host\LTE Abort Receive Stream.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170527" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Apply\ AGC\ Output\.gvi" StoragePath="USRP RIO\LTE Host\LTE Apply AGC Output.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Power\ Calibration\ Offset\.gvi" StoragePath="USRP RIO\LTE Host\LTE Calculate Power Calibration Offset.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Control\ Power\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE Control Power Gain.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170533" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Disable\ Frontend\.gvi" StoragePath="USRP RIO\LTE Host\LTE Disable Frontend.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Cleanup.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE DL Host Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170539" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ eNodeB\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE eNodeB Host Cleanup.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ eNodeB\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE eNodeB Host Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ RF\ Clock\ Rate\.gvi" StoragePath="USRP RIO\LTE Host\LTE RF Clock Rate.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170545" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RF\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RF.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup RX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ TX\.gvi" StoragePath="USRP RIO\LTE Host\LTE Setup TX.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170551" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Cleanup\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Cleanup.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UE\ Host\ Initialization\.gvi" StoragePath="USRP RIO\LTE Host\LTE UE Host Initialization.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Unbundle\ Session\.gvi" StoragePath="USRP RIO\LTE Host\LTE Unbundle Session.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="170557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ USRP\ Calculate\ Level\ From\ Gain\.gvi" StoragePath="USRP RIO\LTE Host\LTE USRP Calculate Level From Gain.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="171577" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="Streaming\ Xvcr\ FPGA\ Ref\.gtype" StoragePath="USRP RIO\Host\Streaming Xvcr FPGA Ref.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="172502" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ DL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic DL Tx Payload.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="172506" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receice\ PDSCH\ Decoding\ Status\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receice PDSCH Decoding Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173493" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Align\ Feedback\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Align Feedback Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173495" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Average\ Error\ Rate\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate Average Error Rate.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173497" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate Channel Estimates.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173499" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ DL\ Throughput\ and\ BLER\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate DL Throughput and BLER.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173501" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ RX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate RX Power Spectrum.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173503" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ TX\ Power\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate TX Power Spectrum.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173505" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ UL\ Throughput\ and\ BLER\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Calculate UL Throughput and BLER.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173507" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Collect\ DL\ Status\ Info\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Collect DL Status Info.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ TX\ Trigger\ Offset\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Compute TX Trigger Offset.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Create\ Dynamic\ DL\ TX\ Configuration\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Create Dynamic DL TX Configuration.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DCI\ Interpreter\ DCI1x\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DCI Interpreter DCI1x.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ ACK\ NACK\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Decode ACK NACK.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Determine\ Configuration\ Trigger\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Determine Configuration Trigger.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ DL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE DL TTI Configuration To U64.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Payload\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Payload.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Extract\ Received\ DCI\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Extract Received DCI.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ ADC\ and\ IFFT\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Get ADC and IFFT Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173527" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Interpret\ PUSCH\ Payload\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Interpret PUSCH Payload.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MCS\ Regulation\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE MCS Regulation.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ PDSCH\ Channel\ Decoder\ Status\ from\ U32\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE PDSCH Channel Decoder Status from U32.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173533" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Channel Estimates.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173535" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ Constellation\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read Constellation Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173537" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ DL\ BB\ Power\ and\ sync\ status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read DL BB Power and sync status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173539" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDCCH\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDCCH Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173541" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PDSCH\ Decoder\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PDSCH Decoder Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173543" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ PUSCH\ Decoder\ Status\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read PUSCH Decoder Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173545" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ and\ TX\ Spectrum\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX and TX Spectrum.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173547" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ RX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read RX Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173549" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ BB\ Power\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX BB Power.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173551" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ TX\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read TX Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173553" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ UL\ BB\ Power\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read UL BB Power.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173555" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ UL\ Data\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Read UL Data.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U32\ to\ CDB\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U32 to CDB.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ U64\ to\ Channel\ Estimates\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE U64 to Channel Estimates.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="173561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ UL\ TTI\ Configuration\ To\ U64\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE UL TTI Configuration To U64.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177945" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receice\ PUSCH\ Decoding\ Status\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receice PUSCH Decoding Status.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177947" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ PDSCH\ MAC\ PDU\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive PDSCH MAC PDU.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177949" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ PUSCH\ MAC\ PDU\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Receive PUSCH MAC PDU.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177968" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Calculate Transport Block Size.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177970" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Assembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Assembly.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177974" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ PDU\ Disassembly\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC PDU Disassembly.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177976" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare Tx Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="177982" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ TTI\ Counter\ to\ SFN\ and\ TTI\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE TTI Counter to SFN and TTI.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="178984" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Send\ Dynamic\ UL\ Tx\ Payload\.gvi" StoragePath="LTE v2.2\Host\PHY SAP\LTE Send Dynamic UL Tx Payload.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="178990" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Prepare\ UL\ Tx\ Config\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Prepare UL Tx Config.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="187129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Calculate\ Transport\ Block\ Size\ from\ PRB\ Allocation\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Calculate Transport Block Size from PRB Allocation.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="187131" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ DL\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check DL MAC PDU Size.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="187133" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ UERS\ MAC\ PDU\ Size\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Check UERS MAC PDU Size.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="187147" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Decode\ PHY\ SAP\ UL\ TX\ Config\ Request\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Decode PHY SAP UL TX Config Request.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="187153" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ UL\ TX\ Config\ Type\ ID\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message UL TX Config Type ID.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="187155" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ UERS\ Check\ Pararmeter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE UERS Check Pararmeter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="189208" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Handle\ DL\ TX\ Confirm\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\LTE Handle DL TX Confirm.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="189214" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Request\ Information\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Request Information.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="189216" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Dequeue\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Dequeue Requests.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="189222" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ MAC\ Enque\ Requests\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE MAC Enque Requests.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="193614" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Compute\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Compute Feedback Information.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="193620" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Receive\ Feedback\ Information\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Receive Feedback Information.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="195776" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Host\ UE\.gvi" StoragePath="LTE Host UE.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="195778" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Host\ eNodeB\.gvi" StoragePath="LTE Host eNodeB.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="203757" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Get\ System\ Model\ Name\.gvi" StoragePath="Common\Host\Get System Model Name.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="205910" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Confirmation\ States\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Confirmation States.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="208062" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Check\ Subframe\ for\ Transmit\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Check Subframe for Transmit.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="208068" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Subframe\ Type\.gtype" StoragePath="LTE v2.2\Types\LTE Subframe Type.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="210223" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Transport\ Session\ Index\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Transport\Types\LTE Transport Session Index.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="210231" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Get\ Transport\ Session\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Get Transport Session.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="212390" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Transport\ Clean\ Up\.gvi" StoragePath="LTE v2.2\Host\L1L2 API\Transport\LTE Transport Clean Up.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="214557" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Right\ Trim\ String\.gvi" StoragePath="Common\Host\Right Trim String.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="214564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Left\ Trim\ String\.gvi" StoragePath="Common\Host\Left Trim String.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="214570" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trim\ String\.gvi" StoragePath="Common\Host\Trim String.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="223280" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Setup\ RT\ Parameters\.gvi" StoragePath="LTE v2.2\Host\Configuration\LTE Setup RT Parameters.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.MocCommon.Modeling.TypeDefinition,FileReference,SourceFileReference" Id="223286" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="LTE\ Message\ ULSCH\ Config\ Parameter\.gtype" StoragePath="LTE v2.2\Host\L1L2 API\Types\LTE Message ULSCH Config Parameter.gtype" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="225459" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Read\ Device\ Bandwidth\.gvi" StoragePath="Common\Host\USRP\Read Device Bandwidth.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="227665" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Generate\ Error\ Report\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Generate Error Report.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="229845" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Read\ External\ MAC\ Output\.gvi" StoragePath="LTE v2.2\Host\MAC\LTE Read External MAC Output.gvi" />
				<SourceFileReference Bindings="NationalInstruments.LabVIEW.FPGA.InsideSingleCycleLoop.Moc,SCL,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic,Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,FileReference,SourceFileReference" Id="232041" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CFX10\.15\ to\ U64\.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Common\FPGA\Type Conversion\CFX10.15 to U64.gcdl" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="236637" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTE\ Remove\ Timed\ Loop\ Abort\ Error\.gvi" StoragePath="LTE v2.2\Host\Conversion\LTE Remove Timed Loop Abort Error.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="247579" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U16\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U16 Dominant Increment.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="247581" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U32\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U32 Dominant Increment.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="247583" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Counter\ U8\ Dominant\ Increment\.gvi" StoragePath="Common\Host\Counters\Counter U8 Dominant Increment.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="271109" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Create\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Create Notifier.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="271111" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Destroy\ Notifier\.gvi" StoragePath="Multi-RAT\RT Startup Destroy Notifier.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="271113" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Receive\ Notivication\.gvi" StoragePath="Multi-RAT\RT Startup Receive Notivication.gvi" />
				<SourceFileReference Bindings="Envoy,DefinitionReference,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument,NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument.Moc,FileReference,SourceFileReference" Id="271115" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RT\ Startup\ Send\ Notification\.gvi" StoragePath="Multi-RAT\RT Startup Send Notification.gvi" />
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="58319" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ DL\.lvbitx">
				<FpgaBitfile FamilyName="USRP 294xR; 295xR 200 MSps" xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW DL.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="58320" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ eNodeB\.lvbitx">
				<FpgaBitfile FamilyName="USRP 294xR; 295xR 200 MSps" xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW eNodeB.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="58321" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 120\ MHz\ BW\ UE\.lvbitx">
				<FpgaBitfile FamilyName="USRP 294xR; 295xR 200 MSps" xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 120 MHz BW UE.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="70492" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ DL\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW DL.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="70493" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ DL\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW DL.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="70494" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ UE\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW UE.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="70495" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ UE\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW UE.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="70496" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ eNodeB\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW eNodeB.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="70497" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 40\ MHz\ BW\ eNodeB\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 40 MHz BW eNodeB.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="72418" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ UE\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW UE.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="72419" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ UE\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW UE.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="72420" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ eNodeB\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW eNodeB.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="72421" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ eNodeB\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW eNodeB.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition,EmbeddedReference" Id="106954" ModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.Project.SourceModel.FpgaBitfileModelDefinition" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ DL\.lvbitx">
				<FpgaBitfile xmlns="http://www.ni.com/LabVIEW.FPGA">
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW DL.lvbitx"</p.StoragePath>
				</FpgaBitfile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="106955" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="LTE\ FPGA\ USRP\ RIO\ 160\ MHz\ BW\ DL\.lvinfo">
				<ExternalFile>
					<p.StoragePath>"Builds\\LTE FPGA USRP RIO 160 MHz BW DL.lvinfo"</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="261227" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="Getting\ Started\ Guide\.pdf">
				<ExternalFile>
					<p.StoragePath>Getting Started Guide.pdf</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
			<EmbeddedDefinitionReference Bindings="Envoy,DefinitionReference,NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType,ProjectItemDragDropDefaultService,EmbeddedReference" Id="261228" ModelDefinitionType="NationalInstruments.ProjectExplorer.ExternalFileSupport.Modeling.ExternalFileType" Name="Readme\.html">
				<ExternalFile>
					<p.StoragePath>Readme.html</p.StoragePath>
				</ExternalFile>
			</EmbeddedDefinitionReference>
		</NameScopingEnvoy>
		<NameScopingEnvoy Bindings="Envoy,DefinitionReference,DataDepot,ProjectDefaultCopyPasteServiceOptOut,ProjectDefaultDragDropServiceOptOut,EmbeddedReference,ScopingEnvoy,NameScopingEnvoy" Id="14" ModelDefinitionType="DataDepot" Name="DataDepot">
			<DataDepot />
		</NameScopingEnvoy>
	</Project>
	<ProjectInformation Author="" xmlns="http://www.ni.com/PlatformFramework">
		<p.Description></p.Description>
	</ProjectInformation>
	<DataTypeReferenceTable xmlns="http://www.ni.com/PlatformFramework">
		<p.TypeReference TypeId="c7d549a5e7a94804b8ab36470d2c984e">
			<Composite Id="1" Name="SystemDiagramCable" GenericTypeDefinition="Void" BaseType="Void" />
		</p.TypeReference>
	</DataTypeReferenceTable>
</SourceFile>