<stg><name>dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:0  %data_3_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:1  %data_2_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:2  %data_1_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:3  %data_0_V_read_3 = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:13  %trunc_ln1118 = trunc i33 %data_0_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="36" op_0_bw="36" op_1_bw="27" op_2_bw="9">
<![CDATA[
arrayctor.loop1.preheader:14  %shl_ln = call i36 @_ssdm_op_BitConcatenate.i36.i27.i9(i27 %trunc_ln1118, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:15  %trunc_ln1118_1 = trunc i33 %data_0_V_read_3 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="36" op_0_bw="36" op_1_bw="31" op_2_bw="5">
<![CDATA[
arrayctor.loop1.preheader:16  %shl_ln1118_1 = call i36 @_ssdm_op_BitConcatenate.i36.i31.i5(i31 %trunc_ln1118_1, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:17  %sub_ln1118 = sub i36 %shl_ln1118_1, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %trunc_ln708_3202 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %sub_ln1118, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3202"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="36" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:28  %sext_ln1116_1718_cast = sext i33 %data_2_V_read_3 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_1718_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:29  %mul_ln1118_4022 = mul i36 -551, %sext_ln1116_1718_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4022"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:30  %trunc_ln708_3207 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4022, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3207"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:31  %trunc_ln1118_2 = trunc i33 %data_2_V_read_3 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="36" op_0_bw="36" op_1_bw="28" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:32  %shl_ln1118_2 = call i36 @_ssdm_op_BitConcatenate.i36.i28.i8(i28 %trunc_ln1118_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:33  %trunc_ln1118_3 = trunc i33 %data_2_V_read_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1118_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
arrayctor.loop1.preheader:34  %shl_ln1118_3 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %trunc_ln1118_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:35  %sub_ln1118_1 = sub i36 %shl_ln1118_2, %shl_ln1118_3

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:36  %trunc_ln708_3208 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %sub_ln1118_1, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3208"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:37  %mul_ln1118_4023 = mul i36 312, %sext_ln1116_1718_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4023"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:38  %trunc_ln708_3209 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4023, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3209"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:39  %mul_ln1118_4024 = mul i36 -602, %sext_ln1116_1718_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4024"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:40  %trunc_ln708_3210 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4024, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3210"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="36" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:41  %sext_ln1116_1719_cast = sext i33 %data_3_V_read_3 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_1719_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:42  %mul_ln1118_4025 = mul i36 -540, %sext_ln1116_1719_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4025"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:43  %trunc_ln708_3211 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4025, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3211"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:44  %mul_ln1118_4026 = mul i36 601, %sext_ln1116_1719_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4026"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %trunc_ln708_3212 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4026, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3212"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:46  %mul_ln1118_4027 = mul i36 498, %sext_ln1116_1719_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4027"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %trunc_ln708_3213 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4027, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3213"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:48  %mul_ln1118_4028 = mul i36 -532, %sext_ln1116_1719_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4028"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %trunc_ln708_3214 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4028, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3214"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:51  %add_ln703_1519 = add i16 %trunc_ln708_3207, %trunc_ln708_3211

]]></Node>
<StgValue><ssdm name="add_ln703_1519"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:54  %add_ln703_1522 = add i16 %trunc_ln708_3208, %trunc_ln708_3212

]]></Node>
<StgValue><ssdm name="add_ln703_1522"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:57  %add_ln703_1525 = add i16 %trunc_ln708_3209, %trunc_ln708_3213

]]></Node>
<StgValue><ssdm name="add_ln703_1525"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:60  %add_ln703_1528 = add i16 %trunc_ln708_3210, %trunc_ln708_3214

]]></Node>
<StgValue><ssdm name="add_ln703_1528"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str20, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="36" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:6  %sext_ln1116_cast = sext i33 %data_0_V_read_3 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:7  %mul_ln1118 = mul i36 487, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:9  %mul_ln1118_4016 = mul i36 695, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4016"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4016, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:11  %mul_ln1118_4017 = mul i36 -396, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4017"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %trunc_ln708_3201 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4017, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3201"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="36" op_0_bw="33">
<![CDATA[
arrayctor.loop1.preheader:19  %sext_ln1116_1717_cast = sext i33 %data_1_V_read_3 to i36

]]></Node>
<StgValue><ssdm name="sext_ln1116_1717_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:20  %mul_ln1118_4018 = mul i36 550, %sext_ln1116_1717_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4018"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %trunc_ln708_3203 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4018, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3203"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:22  %mul_ln1118_4019 = mul i36 -683, %sext_ln1116_1717_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4019"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:23  %trunc_ln708_3204 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4019, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3204"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:24  %mul_ln1118_4020 = mul i36 109, %sext_ln1116_1717_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4020"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:25  %trunc_ln708_3205 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4020, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3205"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
arrayctor.loop1.preheader:26  %mul_ln1118_4021 = mul i36 683, %sext_ln1116_1717_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4021"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %trunc_ln708_3206 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %mul_ln1118_4021, i32 20, i32 35)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3206"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:50  %add_ln703 = add i16 %trunc_ln708_3203, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:52  %p_Val2_s = add i16 %add_ln703_1519, %add_ln703

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:53  %add_ln703_1521 = add i16 %trunc_ln708_3204, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_1521"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:55  %acc_1_V = add i16 %add_ln703_1522, %add_ln703_1521

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:56  %add_ln703_1524 = add i16 %trunc_ln708_3205, %trunc_ln708_3201

]]></Node>
<StgValue><ssdm name="add_ln703_1524"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:58  %acc_2_V = add i16 %add_ln703_1525, %add_ln703_1524

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:59  %add_ln703_1527 = add i16 %trunc_ln708_3206, %trunc_ln708_3202

]]></Node>
<StgValue><ssdm name="add_ln703_1527"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:61  %acc_3_V = add i16 %add_ln703_1528, %add_ln703_1527

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:62  %res_0_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_s, i10 0)

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop1.preheader:63  %sext_ln728 = sext i26 %res_0_V_write_assign to i33

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:64  %res_1_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_1_V, i10 0)

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop1.preheader:65  %sext_ln728_1 = sext i26 %res_1_V_write_assign to i33

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:66  %res_2_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_2_V, i10 0)

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop1.preheader:67  %sext_ln728_2 = sext i26 %res_2_V_write_assign to i33

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
arrayctor.loop1.preheader:68  %res_3_V_write_assign = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %acc_3_V, i10 0)

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop1.preheader:69  %sext_ln728_3 = sext i26 %res_3_V_write_assign to i33

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="132" op_0_bw="132" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:70  %mrv = insertvalue { i33, i33, i33, i33 } undef, i33 %sext_ln728, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="132" op_0_bw="132" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:71  %mrv_1 = insertvalue { i33, i33, i33, i33 } %mrv, i33 %sext_ln728_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="132" op_0_bw="132" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:72  %mrv_2 = insertvalue { i33, i33, i33, i33 } %mrv_1, i33 %sext_ln728_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="132" op_0_bw="132" op_1_bw="33">
<![CDATA[
arrayctor.loop1.preheader:73  %mrv_3 = insertvalue { i33, i33, i33, i33 } %mrv_2, i33 %sext_ln728_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="132">
<![CDATA[
arrayctor.loop1.preheader:74  ret { i33, i33, i33, i33 } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
