<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fifo_apo_synth_1" LaunchDir="/home/vladimir/FACTOR_TO_XILINX_13.12.19_0741/test_ethernet_ddr3_fifo/project_led.runs/fifo_apo_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_arp_synth_1" LaunchDir="/home/vladimir/FACTOR_TO_XILINX_13.12.19_0741/test_ethernet_ddr3_fifo/project_led.runs/fifo_arp_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_icmp_synth_1" LaunchDir="/home/vladimir/FACTOR_TO_XILINX_13.12.19_0741/test_ethernet_ddr3_fifo/project_led.runs/fifo_icmp_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_2" LaunchDir="/home/vladimir/FACTOR_TO_XILINX_13.12.19_0741/test_ethernet_ddr3_fifo/project_led.runs/synth_2" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fifo_apo_synth_1"/>
		<Parent Id="fifo_arp_synth_1"/>
		<Parent Id="fifo_icmp_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="/home/vladimir/FACTOR_TO_XILINX_13.12.19_0741/test_ethernet_ddr3_fifo/project_led.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_2"/>
		<Parent Id="fifo_apo_synth_1"/>
		<Parent Id="fifo_arp_synth_1"/>
		<Parent Id="fifo_icmp_synth_1"/>
	</Run>
</Runs>

