Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 24 13:17:38 2018
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sensor_control_sets_placed.rpt
| Design       : sensor
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+--------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                | rangesen/p_0_in0               |                1 |              2 |
|  CLK_IBUF_BUFG | rangesen/p_0_in                | rangesen/TRIGGER_i_1_n_0       |                1 |              2 |
|  CLK_IBUF_BUFG | LDRin3_IBUF                    | swit3_IBUF                     |                1 |              2 |
|  CLK_IBUF_BUFG | LDRin2_IBUF                    | swit2_IBUF                     |                1 |              2 |
|  CLK_IBUF_BUFG | LDRin_IBUF                     | swit1_IBUF                     |                1 |              2 |
|  CLK_IBUF_BUFG | Vin1_IBUF                      | swit4_IBUF                     |                1 |              2 |
|  CLK_IBUF_BUFG | rangesen/santimetre[0]_i_2_n_0 | rangesen/santimetre[0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG | rangesen/count[0]_i_2_n_0      | rangesen/count[0]_i_1_n_0      |                5 |             34 |
|  CLK_IBUF_BUFG |                                |                                |                8 |             42 |
+----------------+--------------------------------+--------------------------------+------------------+----------------+


