$date
	Sun Oct 23 08:32:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#996770
b100 &
b100 %
1$
b100 !
1"
#996771
0"
#996774
b10 &
b10 %
#996778
b1 &
b1 %
1#
#996782
b0 &
0#
b0 %
0$
#2006377
b1101 !
1"
#2006378
b1101 &
b1101 %
1$
#2006379
0"
#2006382
b101000 &
b101000 %
#2006386
b10100 &
b10100 %
#2006390
b1010 &
b1010 %
#2006394
b101 &
b101 %
#2006398
b10000 &
b10000 %
#2006402
b1000 &
b1000 %
#2006406
b100 &
b100 %
#2006410
b10 &
b10 %
#2006414
b1 &
1#
b1 %
#2006418
b0 &
b0 %
0#
0$
#2936490
b1011 &
b1011 %
1$
b1011 !
1"
#2936491
0"
#2936494
b100010 &
b100010 %
#2936498
b10001 &
b10001 %
#2936502
b110100 &
b110100 %
#2936506
b11010 &
b11010 %
#2936510
b1101 &
b1101 %
#2936514
b101000 &
b101000 %
#2936518
b10100 &
b10100 %
#2936522
b1010 &
b1010 %
#2936526
b101 &
b101 %
#2936530
b10000 &
b10000 %
#2936534
b1000 &
b1000 %
#2936538
b100 &
b100 %
#2936542
b10 &
b10 %
#2936546
b1 &
b1 %
1#
#2936550
b0 &
0#
b0 %
0$
#4500012
