{
    "project":"simulate_iverilog",
    "installed tools": [
        "xilinx",
        "altera",
        "icarus"
    ],
    "flow_steps": {
        "1" : "clean_up",
        "2" : "ram_hack",
        "3" : "prepare",
        "4" : "simulation"
    },
    "flow" : {
        "clean_up" : {
            "executable" : "rm",
            "arguments" : "-f dump.vcd a.out hack.vh"
        },
        "ram_hack":{
            "executable": "../tools/ram_image_hack.py ",
            "arguments" : " --simulation $simulation"
        },        
        "prepare" : {
            "executable" : "touch",
            "arguments" : "cds.lib"
        },
        "simulation" : {
            "executable": "ncverilog",
            "arguments" : " -64bit -v93 +access+rwc -clean -cdslib cds.lib -f rtl_sim.f -timescale 1ns/1ns +define+NCVERILOG $simulation"
        },
        "run" : {
            "executable" : "./a.out",
            "arguments"  : " "
        }
    }
}
