Analysis & Synthesis report for ex_14top
Mon Dec 12 11:47:47 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ex_14top|spi2dac:spi|sr_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ROM:datarom|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated
 16. Parameter Settings for User Entity Instance: divide5k:divide5
 17. Parameter Settings for User Entity Instance: ROM:datarom|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: spi2dac:spi
 19. Parameter Settings for User Entity Instance: const_mult:mult|lpm_mult:lpm_mult_component
 20. altsyncram Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A31"
 23. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A19"
 24. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A10"
 25. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A4"
 26. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A1"
 27. Port Connectivity Checks: "bin2bcd_16:mult_to_bcd"
 28. Port Connectivity Checks: "const_mult:mult"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 12 11:47:47 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; ex_14top                                        ;
; Top-level Entity Name           ; ex_14top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 76                                              ;
; Total pins                      ; 51                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 10,240                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex_14top           ; ex_14top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; add3_ge5.v                       ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/add3_ge5.v                                  ;         ;
; pwm.v                            ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/pwm.v                                       ;         ;
; hex_to_7seg.v                    ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/hex_to_7seg.v                               ;         ;
; bin2bcd_16.v                     ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/bin2bcd_16.v                                ;         ;
; ROM.v                            ; yes             ; User Wizard-Generated File             ; C:/Verilog_Lab/part_3/ex14/ROM.v                                       ;         ;
; divide5k.v                       ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/divide5k.v                                  ;         ;
; ex_14top.v                       ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/ex_14top.v                                  ;         ;
; spi2dac.v                        ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/spi2dac.v                                   ;         ;
; const_mult.v                     ; yes             ; User Wizard-Generated File             ; C:/Verilog_Lab/part_3/ex14/const_mult.v                                ;         ;
; addprev_addr_w_sw.v              ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/addprev_addr_w_sw.v                         ;         ;
; addr_reg.v                       ; yes             ; User Verilog HDL File                  ; C:/Verilog_Lab/part_3/ex14/addr_reg.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_olh1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Verilog_Lab/part_3/ex14/db/altsyncram_olh1.tdf                      ;         ;
; rom_data.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Verilog_Lab/part_3/ex14/rom_data.mif                                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_d9h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Verilog_Lab/part_3/ex14/db/add_sub_d9h.tdf                          ;         ;
; db/add_sub_89h.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Verilog_Lab/part_3/ex14/db/add_sub_89h.tdf                          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 130            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 229            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 19             ;
;     -- 5 input functions                    ; 20             ;
;     -- 4 input functions                    ; 120            ;
;     -- <=3 input functions                  ; 70             ;
;                                             ;                ;
; Dedicated logic registers                   ; 76             ;
;                                             ;                ;
; I/O pins                                    ; 51             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 10240          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 47             ;
; Total fan-out                               ; 1266           ;
; Average fan-out                             ; 3.04           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name       ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |ex_14top                                         ; 229 (0)           ; 76 (0)       ; 10240             ; 0          ; 51   ; 0            ; |ex_14top                                                                                                                                                     ; ex_14top          ; work         ;
;    |ROM:datarom|                                  ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex_14top|ROM:datarom                                                                                                                                         ; ROM               ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex_14top|ROM:datarom|altsyncram:altsyncram_component                                                                                                         ; altsyncram        ; work         ;
;          |altsyncram_olh1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 10240             ; 0          ; 0    ; 0            ; |ex_14top|ROM:datarom|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated                                                                          ; altsyncram_olh1   ; work         ;
;    |addprev_addr_w_sw:adder|                      ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|addprev_addr_w_sw:adder                                                                                                                             ; addprev_addr_w_sw ; work         ;
;    |addr_reg:address_reg|                         ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|addr_reg:address_reg                                                                                                                                ; addr_reg          ; work         ;
;    |bin2bcd_16:mult_to_bcd|                       ; 93 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd                                                                                                                              ; bin2bcd_16        ; work         ;
;       |add3_ge5:A11|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A11                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A12|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A12                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A14|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A14                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A15|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A15                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A16|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A16                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A17|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A17                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A18|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A18                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A20|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A20                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A21|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A21                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A22|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A22                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A24|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A24                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A25|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A25                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A26|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A26                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A27|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A27                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A28|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A28                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A29|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A29                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A30|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A30                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A32|                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A32                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A33|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A33                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A34|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A34                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A35|                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A35                                                                                                                 ; add3_ge5          ; work         ;
;       |add3_ge5:A3|                               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A3                                                                                                                  ; add3_ge5          ; work         ;
;       |add3_ge5:A5|                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A5                                                                                                                  ; add3_ge5          ; work         ;
;       |add3_ge5:A7|                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A7                                                                                                                  ; add3_ge5          ; work         ;
;       |add3_ge5:A8|                               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A8                                                                                                                  ; add3_ge5          ; work         ;
;       |add3_ge5:A9|                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|bin2bcd_16:mult_to_bcd|add3_ge5:A9                                                                                                                  ; add3_ge5          ; work         ;
;    |const_mult:mult|                              ; 36 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult                                                                                                                                     ; const_mult        ; work         ;
;       |lpm_mult:lpm_mult_component|               ; 36 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component                                                                                                         ; lpm_mult          ; work         ;
;          |multcore:mult_core|                     ; 36 (6)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                      ; multcore          ; work         ;
;             |mpar_add:padder|                     ; 30 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add          ; work         ;
;                |lpm_add_sub:adder[0]|             ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub       ; work         ;
;                   |add_sub_d9h:auto_generated|    ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_d9h:auto_generated                      ; add_sub_d9h       ; work         ;
;                |mpar_add:sub_par_add|             ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add          ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub       ; work         ;
;                      |add_sub_89h:auto_generated| ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_89h:auto_generated ; add_sub_89h       ; work         ;
;    |divide5k:divide5|                             ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|divide5k:divide5                                                                                                                                    ; divide5k          ; work         ;
;    |hex_to_7seg:hex0|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|hex_to_7seg:hex0                                                                                                                                    ; hex_to_7seg       ; work         ;
;    |hex_to_7seg:hex1|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|hex_to_7seg:hex1                                                                                                                                    ; hex_to_7seg       ; work         ;
;    |hex_to_7seg:hex2|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|hex_to_7seg:hex2                                                                                                                                    ; hex_to_7seg       ; work         ;
;    |hex_to_7seg:hex3|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|hex_to_7seg:hex3                                                                                                                                    ; hex_to_7seg       ; work         ;
;    |hex_to_7seg:hex4|                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|hex_to_7seg:hex4                                                                                                                                    ; hex_to_7seg       ; work         ;
;    |pwm:pulsewidth|                               ; 16 (16)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|pwm:pulsewidth                                                                                                                                      ; pwm               ; work         ;
;    |spi2dac:spi|                                  ; 23 (23)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |ex_14top|spi2dac:spi                                                                                                                                         ; spi2dac           ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+---------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                  ; Type       ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+---------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+-------+--------------+
; ROM:datarom|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated|ALTSYNCRAM ; M10K block ; ROM  ; 1024         ; 10           ; --           ; --           ; 10240 ; rom_data.mif ;
+---------------------------------------------------------------------------------------+------------+------+--------------+--------------+--------------+--------------+-------+--------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; LPM_MULT     ; 16.0    ; N/A          ; N/A          ; |ex_14top|const_mult:mult ; const_mult.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex_14top|spi2dac:spi|sr_state                                           ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; spi2dac:spi|shift_reg[0,1]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; spi2dac:spi|shift_reg[0] ; Stuck at GND              ; spi2dac:spi|shift_reg[1]               ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ex_14top|spi2dac:spi|Selector1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM:datarom|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divide5k:divide5 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 5000  ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:datarom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 10                   ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; rom_data.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_olh1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2dac:spi ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BUF            ; 1     ; Unsigned Binary                 ;
; GA_N           ; 1     ; Unsigned Binary                 ;
; SHDN_N         ; 1     ; Unsigned Binary                 ;
; TC             ; 11000 ; Unsigned Binary                 ;
; IDLE           ; 00    ; Unsigned Binary                 ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                 ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: const_mult:mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-----------------------------+
; Parameter Name                                 ; Value     ; Type                        ;
+------------------------------------------------+-----------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 10        ; Signed Integer              ;
; LPM_WIDTHB                                     ; 14        ; Signed Integer              ;
; LPM_WIDTHP                                     ; 24        ; Signed Integer              ;
; LPM_WIDTHR                                     ; 0         ; Untyped                     ;
; LPM_WIDTHS                                     ; 1         ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                     ;
; LPM_PIPELINE                                   ; 0         ; Untyped                     ;
; LATENCY                                        ; 0         ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES       ; Untyped                     ;
; USE_EAB                                        ; OFF       ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING   ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                     ;
+------------------------------------------------+-----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; ROM:datarom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 10                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 1                                           ;
; Entity Instance                       ; const_mult:mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 10                                          ;
;     -- LPM_WIDTHB                     ; 14                                          ;
;     -- LPM_WIDTHP                     ; 24                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A31"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; in_num[3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_num[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A19" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; in_num[3] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A10" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; in_num[3] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A4" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; in_num[3] ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd|add3_ge5:A1" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; in_num[3] ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd_16:mult_to_bcd"                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "B[15..15]" will be connected to GND. ;
; B[15] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "const_mult:mult"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; result[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 76                          ;
;     ENA               ; 10                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 9                           ;
;     plain             ; 46                          ;
; arriav_lcell_comb     ; 238                         ;
;     arith             ; 65                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 6                           ;
;     normal            ; 173                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 115                         ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 19                          ;
; boundary_port         ; 51                          ;
; stratixv_ram_block    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 8.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Dec 12 11:47:36 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex_14 -c ex_14top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: C:/Verilog_Lab/part_3/ex14/add3_ge5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: C:/Verilog_Lab/part_3/ex14/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: C:/Verilog_Lab/part_3/ex14/hex_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_16.v
    Info (12023): Found entity 1: bin2bcd_16 File: C:/Verilog_Lab/part_3/ex14/bin2bcd_16.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Verilog_Lab/part_3/ex14/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file divide5k.v
    Info (12023): Found entity 1: divide5k File: C:/Verilog_Lab/part_3/ex14/divide5k.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_14top.v
    Info (12023): Found entity 1: ex_14top File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac.v
    Info (12023): Found entity 1: spi2dac File: C:/Verilog_Lab/part_3/ex14/spi2dac.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file const_mult.v
    Info (12023): Found entity 1: const_mult File: C:/Verilog_Lab/part_3/ex14/const_mult.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file addprev_addr_w_sw.v
    Info (12023): Found entity 1: addprev_addr_w_sw File: C:/Verilog_Lab/part_3/ex14/addprev_addr_w_sw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addr_reg.v
    Info (12023): Found entity 1: addr_reg File: C:/Verilog_Lab/part_3/ex14/addr_reg.v Line: 1
Info (12127): Elaborating entity "ex_14top" for the top level hierarchy
Info (12128): Elaborating entity "divide5k" for hierarchy "divide5k:divide5" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 22
Warning (10230): Verilog HDL assignment warning at divide5k.v(15): truncated value with size 32 to match size of target (16) File: C:/Verilog_Lab/part_3/ex14/divide5k.v Line: 15
Info (12128): Elaborating entity "addprev_addr_w_sw" for hierarchy "addprev_addr_w_sw:adder" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 25
Info (12128): Elaborating entity "addr_reg" for hierarchy "addr_reg:address_reg" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 26
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:datarom" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:datarom|altsyncram:altsyncram_component" File: C:/Verilog_Lab/part_3/ex14/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM:datarom|altsyncram:altsyncram_component" File: C:/Verilog_Lab/part_3/ex14/ROM.v Line: 82
Info (12133): Instantiated megafunction "ROM:datarom|altsyncram:altsyncram_component" with the following parameter: File: C:/Verilog_Lab/part_3/ex14/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_olh1.tdf
    Info (12023): Found entity 1: altsyncram_olh1 File: C:/Verilog_Lab/part_3/ex14/db/altsyncram_olh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_olh1" for hierarchy "ROM:datarom|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "spi2dac" for hierarchy "spi2dac:spi" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 28
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pulsewidth" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 29
Info (12128): Elaborating entity "const_mult" for hierarchy "const_mult:mult" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 32
Info (12128): Elaborating entity "lpm_mult" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component" File: C:/Verilog_Lab/part_3/ex14/const_mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: C:/Verilog_Lab/part_3/ex14/const_mult.v Line: 59
Info (12133): Instantiated megafunction "const_mult:mult|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Verilog_Lab/part_3/ex14/const_mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "10"
    Info (12134): Parameter "lpm_widthb" = "14"
    Info (12134): Parameter "lpm_widthp" = "24"
Info (12128): Elaborating entity "multcore" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12128): Elaborating entity "mpar_add" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder" File: c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d9h.tdf
    Info (12023): Found entity 1: add_sub_d9h File: C:/Verilog_Lab/part_3/ex14/db/add_sub_d9h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_d9h" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_d9h:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mpar_add" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf
    Info (12023): Found entity 1: add_sub_89h File: C:/Verilog_Lab/part_3/ex14/db/add_sub_89h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_89h" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_89h:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "altshift" for hierarchy "const_mult:mult|lpm_mult:lpm_mult_component|altshift:external_latency_ffs" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12131): Elaborated megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component|altshift:external_latency_ffs", which is child of megafunction instantiation "const_mult:mult|lpm_mult:lpm_mult_component" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12128): Elaborating entity "bin2bcd_16" for hierarchy "bin2bcd_16:mult_to_bcd" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 33
Info (12128): Elaborating entity "add3_ge5" for hierarchy "bin2bcd_16:mult_to_bcd|add3_ge5:A1" File: C:/Verilog_Lab/part_3/ex14/bin2bcd_16.v Line: 26
Info (12128): Elaborating entity "hex_to_7seg" for hierarchy "hex_to_7seg:hex0" File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 34
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Verilog_Lab/part_3/ex14/ex_14top.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Verilog_Lab/part_3/ex14/output_files/ex_14top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 249 logic cells
    Info (21064): Implemented 10 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 913 megabytes
    Info: Processing ended: Mon Dec 12 11:47:47 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Verilog_Lab/part_3/ex14/output_files/ex_14top.map.smsg.


