Source Block: zipcpu/rtl/core/dblfetch.v@133:149@HdlStmProcess

	always @(*)
		last_stb = (inflight != 2'b00)||((o_valid)&&(!i_stall_n));

	initial	invalid_bus_cycle = 1'b0;
	always @(posedge i_clk)
		if (i_reset)
			invalid_bus_cycle <= 1'b0;
		else if ((o_wb_cyc)&&(i_new_pc))
			invalid_bus_cycle <= 1'b1;
		else if (!o_wb_cyc)
			invalid_bus_cycle <= 1'b0;

	initial	o_wb_addr = {(AW){1'b1}};
	always @(posedge i_clk)
		if (i_new_pc)
			o_wb_addr <= i_pc[AW+1:2];

Diff Content:
- 139 		if (i_reset)
- 140 			invalid_bus_cycle <= 1'b0;
- 141 		else if ((o_wb_cyc)&&(i_new_pc))
+ 141 		if ((o_wb_cyc)&&(i_new_pc))

Clone Blocks:
