Generating HDL for page 15.56.09.1 F CH UNIT SELECT REGISTER at 9/18/2020 7:56:40 AM
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 4C
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 3E
Removed 5 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_P_Latch, OUT_4A_P_Latch
	and inputs of MS_F_CH_RESET_1,OUT_3A_NoPin
	and logic function of NAND
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_NoPin_Latch, OUT_3A_NoPin_Latch
	and inputs of OUT_4A_P,OUT_5B_R
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_B
	and inputs of OUT_3A_NoPin
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_R
	and inputs of PS_ASSEMBLY_CH_4_BIT,OUT_4G_C
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_4A_P
	and logic function of NOT
Generating Statement for block at 4C with *latched* output pin(s) of OUT_4C_P_Latch, OUT_4C_P_Latch
	and inputs of MS_F_CH_RESET_1,OUT_3C_NoPin
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_NoPin_Latch, OUT_3C_NoPin_Latch
	and inputs of OUT_4C_P,OUT_5D_K,MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_B
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_K
	and inputs of PS_ASSEMBLY_CH_2_BIT,OUT_4G_C
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_4C_P
	and logic function of NOT
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_P_Latch, OUT_4E_P_Latch
	and inputs of MS_F_CH_RESET_1,OUT_3E_NoPin
	and logic function of NAND
Generating Statement for block at 3E with *latched* output pin(s) of OUT_3E_NoPin_Latch, OUT_3E_NoPin_Latch
	and inputs of OUT_4E_P,OUT_5F_R,MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_B
	and inputs of OUT_3E_NoPin
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_R
	and inputs of PS_ASSEMBLY_CH_1_BIT,OUT_4G_C
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_4E_P
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_D
	and inputs of PS_LOZENGE_OR_ASTERISK,PS_I_RING_4_TIME,PS_LAST_LOGIC_GATE_1
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_C, OUT_4G_C, OUT_4G_C, OUT_4G_C
	and inputs of OUT_5G_D
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_NOT_4_BIT
	from gate output OUT_1A_B
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_4_BIT
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_NOT_2_BIT
	from gate output OUT_1C_B
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_2_BIT
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_NOT_1_BIT
	from gate output OUT_1E_B
Generating output sheet edge signal assignment to 
	signal PS_F_CH_U_SEL_REG_1_BIT
	from gate output OUT_1F_C
Generating output sheet edge signal assignment to 
	signal PS_SET_F_CH_UNIT_SEL_REG
	from gate output OUT_4G_C
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 4C
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 3E
