Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:12:54 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/maxmul2x2_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------+
|      Characteristics      |              Path #1             |
+---------------------------+----------------------------------+
| Requirement               | 10.000                           |
| Path Delay                | 2.292                            |
| Logic Delay               | 0.751(33%)                       |
| Net Delay                 | 1.541(67%)                       |
| Clock Skew                | -0.049                           |
| Slack                     | 5.696                            |
| Clock Uncertainty         | 0.035                            |
| Clock Pair Classification | Timed                            |
| Clock Delay Group         | Same Clock                       |
| Logic Levels              | 1                                |
| Routes                    | NA                               |
| Logical Path              | FDRE/C-(1)-LUT3-(1)-DSP48E1/A[0] |
| Start Point Clock         | ap_clk                           |
| End Point Clock           | ap_clk                           |
| DSP Block                 | Seq                              |
| RAM Registers             | None-None                        |
| IO Crossings              | 0                                |
| Config Crossings          | 0                                |
| SLR Crossings             | 0                                |
| PBlocks                   | 0                                |
| High Fanout               | 1                                |
| ASYNC REG                 | 0                                |
| Dont Touch                | 0                                |
| Mark Debug                | 0                                |
| Start Point Pin Primitive | FDRE/C                           |
| End Point Pin Primitive   | DSP48E1/A[0]                     |
| Start Point Pin           | b11_read_reg_510_reg[0]/C        |
| End Point Pin             | p_reg_reg/A[0]                   |
+---------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  3 |
+-----------------+-------------+-----+-----+---+----+
| ap_clk          | 10.000ns    | 180 | 186 | 9 | 48 |
+-----------------+-------------+-----+-----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 423 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


