---
title: ps_1_1__ps_1_2__ps_1_3__ps_1_4 Register
description: Pixel-Shader sind von Registern abhängig, um Vertexdaten zu erhalten, die Pixeldaten auszugeben, temporäre Ergebnisse während der Berechnungen zu speichern und Textur-Samplings zu identifizieren.
ms.assetid: ca25a030-b4da-4893-b9f3-e3bb12f18d83
keywords:
- Register-ps_1_1 für ps_1_4
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 4525b6d3be2e9287f53edc1da0cd2fb188184a69
ms.sourcegitcommit: 592c9bbd22ba69802dc353bcb5eb30699f9e9403
ms.translationtype: MT
ms.contentlocale: de-DE
ms.lasthandoff: 08/20/2020
ms.locfileid: "104473421"
---
# <a name="ps_1_1__ps_1_2__ps_1_3__ps_1_4-registers"></a><span data-ttu-id="9942b-104">PS \_ 1 \_ 1 \_ \_ PS \_ 1 \_ 2 \_ \_ PS \_ 1 \_ 3 \_ \_ PS \_ 1 \_ 4 Register</span><span class="sxs-lookup"><span data-stu-id="9942b-104">ps\_1\_1\_\_ps\_1\_2\_\_ps\_1\_3\_\_ps\_1\_4 Registers</span></span>

<span data-ttu-id="9942b-105">Pixel-Shader sind von Registern abhängig, um Vertexdaten zu erhalten, die Pixeldaten auszugeben, temporäre Ergebnisse während der Berechnungen zu speichern und Textur-Samplings zu identifizieren.</span><span class="sxs-lookup"><span data-stu-id="9942b-105">Pixel shaders depend on registers to get vertex data, to output pixel data, to hold temporary results during calculations and to identify texture sampling stages.</span></span> <span data-ttu-id="9942b-106">Es gibt mehrere Arten von Registern, von denen jede über eine eindeutige Funktionalität verfügt.</span><span class="sxs-lookup"><span data-stu-id="9942b-106">There are several types of registers, each with a unique functionality.</span></span> <span data-ttu-id="9942b-107">Dieser Abschnitt enthält Referenzinformationen zu den von Pixel Shader Version 1 X implementierten Eingabe-und Ausgabe Registern \_ .</span><span class="sxs-lookup"><span data-stu-id="9942b-107">This section contains reference information for the input and output registers implemented by pixel shader version 1\_X.</span></span>

<span data-ttu-id="9942b-108">Registriert haltendaten für die Verwendung durch den Pixelshader.</span><span class="sxs-lookup"><span data-stu-id="9942b-108">Registers hold data for use by the pixel shader.</span></span> <span data-ttu-id="9942b-109">Register werden in den folgenden Abschnitten vollständig beschrieben.</span><span class="sxs-lookup"><span data-stu-id="9942b-109">Registers are fully described in the following sections.</span></span>

-   <span data-ttu-id="9942b-110">Register Typen beschreibt die vier verfügbaren Register Typen und deren Zwecke.</span><span class="sxs-lookup"><span data-stu-id="9942b-110">Register Types describes the four types of registers available and their purposes.</span></span>
-   <span data-ttu-id="9942b-111">Über Port Limit lesen werden die Einschränkungen bei der Verwendung mehrerer Register in einer einzigen Anweisung ausführlich erläutert.</span><span class="sxs-lookup"><span data-stu-id="9942b-111">Read Port Limit details the restrictions on using multiple registers in a single instruction.</span></span>
-   <span data-ttu-id="9942b-112">Schreib geschützter Lese-/Schreibzugriff beschreibt, welche Register zum Lesen, schreiben oder beides verwendet werden können.</span><span class="sxs-lookup"><span data-stu-id="9942b-112">Read only Read Write describes which registers can be used for reading, writing, or both.</span></span>
-   <span data-ttu-id="9942b-113">Bereich Details der Bereich der Komponenten Daten.</span><span class="sxs-lookup"><span data-stu-id="9942b-113">Range details the range of the component data.</span></span>

## <a name="register-types"></a><span data-ttu-id="9942b-114">Register Typen</span><span class="sxs-lookup"><span data-stu-id="9942b-114">Register Types</span></span>



|      |                    | <span data-ttu-id="9942b-115">Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-115">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="9942b-116">Name</span><span class="sxs-lookup"><span data-stu-id="9942b-116">Name</span></span> | <span data-ttu-id="9942b-117">type</span><span class="sxs-lookup"><span data-stu-id="9942b-117">Type</span></span>               | <span data-ttu-id="9942b-118">1\_1</span><span class="sxs-lookup"><span data-stu-id="9942b-118">1\_1</span></span>     | <span data-ttu-id="9942b-119">1\_2</span><span class="sxs-lookup"><span data-stu-id="9942b-119">1\_2</span></span> | <span data-ttu-id="9942b-120">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="9942b-120">1\_3</span></span> | <span data-ttu-id="9942b-121">1\_4</span><span class="sxs-lookup"><span data-stu-id="9942b-121">1\_4</span></span>         |
| <span data-ttu-id="9942b-122">c\#</span><span class="sxs-lookup"><span data-stu-id="9942b-122">c\#</span></span>  | <span data-ttu-id="9942b-123">Konstantes Register</span><span class="sxs-lookup"><span data-stu-id="9942b-123">Constant register</span></span>  | <span data-ttu-id="9942b-124">8</span><span class="sxs-lookup"><span data-stu-id="9942b-124">8</span></span>        | <span data-ttu-id="9942b-125">8</span><span class="sxs-lookup"><span data-stu-id="9942b-125">8</span></span>    | <span data-ttu-id="9942b-126">8</span><span class="sxs-lookup"><span data-stu-id="9942b-126">8</span></span>    | <span data-ttu-id="9942b-127">8</span><span class="sxs-lookup"><span data-stu-id="9942b-127">8</span></span>            |
| <span data-ttu-id="9942b-128">r\#</span><span class="sxs-lookup"><span data-stu-id="9942b-128">r\#</span></span>  | <span data-ttu-id="9942b-129">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="9942b-129">Temporary register</span></span> | <span data-ttu-id="9942b-130">2</span><span class="sxs-lookup"><span data-stu-id="9942b-130">2</span></span>        | <span data-ttu-id="9942b-131">2</span><span class="sxs-lookup"><span data-stu-id="9942b-131">2</span></span>    | <span data-ttu-id="9942b-132">2</span><span class="sxs-lookup"><span data-stu-id="9942b-132">2</span></span>    | <span data-ttu-id="9942b-133">6</span><span class="sxs-lookup"><span data-stu-id="9942b-133">6</span></span>            |
| <span data-ttu-id="9942b-134">t\#</span><span class="sxs-lookup"><span data-stu-id="9942b-134">t\#</span></span>  | <span data-ttu-id="9942b-135">Textur Register</span><span class="sxs-lookup"><span data-stu-id="9942b-135">Texture register</span></span>   | <span data-ttu-id="9942b-136">4</span><span class="sxs-lookup"><span data-stu-id="9942b-136">4</span></span>        | <span data-ttu-id="9942b-137">4</span><span class="sxs-lookup"><span data-stu-id="9942b-137">4</span></span>    | <span data-ttu-id="9942b-138">4</span><span class="sxs-lookup"><span data-stu-id="9942b-138">4</span></span>    | <span data-ttu-id="9942b-139">6</span><span class="sxs-lookup"><span data-stu-id="9942b-139">6</span></span>            |
| <span data-ttu-id="9942b-140">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="9942b-140">v\#</span></span>  | <span data-ttu-id="9942b-141">Farbregister</span><span class="sxs-lookup"><span data-stu-id="9942b-141">Color register</span></span>     | <span data-ttu-id="9942b-142">2</span><span class="sxs-lookup"><span data-stu-id="9942b-142">2</span></span>        | <span data-ttu-id="9942b-143">2</span><span class="sxs-lookup"><span data-stu-id="9942b-143">2</span></span>    | <span data-ttu-id="9942b-144">2</span><span class="sxs-lookup"><span data-stu-id="9942b-144">2</span></span>    | <span data-ttu-id="9942b-145">2 in Phase 2</span><span class="sxs-lookup"><span data-stu-id="9942b-145">2 in phase 2</span></span> |



 

-   <span data-ttu-id="9942b-146">Konstante Register enthalten Konstante Daten.</span><span class="sxs-lookup"><span data-stu-id="9942b-146">Constant registers contain constant data.</span></span> <span data-ttu-id="9942b-147">Daten können mithilfe von [**setpixelshaderconstantf**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) in ein konstantes Register geladen werden, oder Sie können mit [DEF-PS](def---ps.md)definiert werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-147">Data can be loaded into a constant register using [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) or it can be defined using [def - ps](def---ps.md).</span></span> <span data-ttu-id="9942b-148">Konstante Register können nicht durch Textur Adress Anweisungen verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-148">Constant registers are not usable by texture address instructions.</span></span> <span data-ttu-id="9942b-149">Die einzige Ausnahme ist die [texm3x3spec-PS-](texm3x3spec---ps.md) Anweisung, die ein konstantes Register verwendet, um einen Augen Strahl Vektor bereitzustellen.</span><span class="sxs-lookup"><span data-stu-id="9942b-149">The only exception is the [texm3x3spec - ps](texm3x3spec---ps.md) instruction, which uses a constant register to supply an eye-ray vector.</span></span>
-   <span data-ttu-id="9942b-150">Temporäre Register werden verwendet, um Zwischenergebnisse zu speichern.</span><span class="sxs-lookup"><span data-stu-id="9942b-150">Temporary registers are used to store intermediate results.</span></span> <span data-ttu-id="9942b-151">R0 fungiert außerdem als Pixel-Shader-Ausgabe.</span><span class="sxs-lookup"><span data-stu-id="9942b-151">r0 additionally serves as the pixel shader output.</span></span> <span data-ttu-id="9942b-152">Der Wert in R0 am Ende des Shaders ist die Pixelfarbe für den Shader.</span><span class="sxs-lookup"><span data-stu-id="9942b-152">The value in r0 at the end of the shader is the pixel color for the shader.</span></span>

    <span data-ttu-id="9942b-153">Bei der shaderüberprüfung tritt für einen Shader, der versucht, aus einem temporären [**Register zu lesen**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) , das nicht von einer vorherigen Anweisung geschrieben wurde, ein Fehler auf.</span><span class="sxs-lookup"><span data-stu-id="9942b-153">Shader validation will fail [**CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) on any shader that attempts to read from a temporary register that has not been written by a previous instruction.</span></span> <span data-ttu-id="9942b-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) führt zu einem Fehler, wenn die Überprüfung aktiviert ist (D3DXSHADER \_ skipvalidation nicht verwenden).</span><span class="sxs-lookup"><span data-stu-id="9942b-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) will fail similarly, assuming validation is enabled (do not use D3DXSHADER\_SKIPVALIDATION).</span></span>

-   <span data-ttu-id="9942b-155">Textur Register</span><span class="sxs-lookup"><span data-stu-id="9942b-155">Texture registers</span></span>

    <span data-ttu-id="9942b-156">Bei Pixel-Shader Version 1 \_ 1 bis 1 \_ 3 enthalten Textur Register Textur Daten oder Texturkoordinaten.</span><span class="sxs-lookup"><span data-stu-id="9942b-156">For pixel shader version 1\_1 to 1\_3, texture registers contain texture data or texture coordinates.</span></span> <span data-ttu-id="9942b-157">Textur Daten werden in ein Textur Register geladen, wenn eine Textur als Stichprobe erstellt wird.</span><span class="sxs-lookup"><span data-stu-id="9942b-157">Texture data is loaded into a texture register when a texture is sampled.</span></span> <span data-ttu-id="9942b-158">Bei der Textur Stichprobe werden Texturkoordinaten verwendet, um einen Farbwert bei den angegebenen (u, v, w, q)-Koordinaten zu suchen, während die Attribute des Textur Stufen Zustands berücksichtigt werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-158">Texture sampling uses texture coordinates to look up, or sample, a color value at the specified (u,v,w,q) coordinates while taking into account the texture stage state attributes.</span></span> <span data-ttu-id="9942b-159">Die Texturkoordinaten Daten werden aus den vertextextur-Koordinatendaten interpoliert und einer bestimmten Textur Phase zugeordnet.</span><span class="sxs-lookup"><span data-stu-id="9942b-159">The texture coordinate data is interpolated from the vertex texture coordinate data and is associated with a specific texture stage.</span></span> <span data-ttu-id="9942b-160">Zwischen der Reihenfolge der Textur Stufen und der Reihenfolge der Texturkoordinaten wird eine 1-zu-eins-Standard Zuordnung angezeigt.</span><span class="sxs-lookup"><span data-stu-id="9942b-160">There is a default one-to-one association between texture stage number and texture coordinate declaration order.</span></span> <span data-ttu-id="9942b-161">Standardmäßig ist der erste Satz von Texturkoordinaten, der im Vertex-Format definiert ist, der Textur Phase 0 zugeordnet.</span><span class="sxs-lookup"><span data-stu-id="9942b-161">By default, the first set of texture coordinates defined in the vertex format is associated with texture stage 0.</span></span>

    <span data-ttu-id="9942b-162">Bei diesen Pixel-Shader-Versionen Verhalten sich Textur Register bei Verwendung von arithmetischen Anweisungen wie bei temporären Registern.</span><span class="sxs-lookup"><span data-stu-id="9942b-162">For these pixel shader versions, texture registers behave just like temporary registers when used by arithmetic instructions.</span></span>

    <span data-ttu-id="9942b-163">Bei Pixel-Shader Version 1 \_ 4 enthalten Textur Register (t) schreibgeschützte \# Texturkoordinaten Daten.</span><span class="sxs-lookup"><span data-stu-id="9942b-163">For pixel shader version 1\_4, texture registers (t\#) contain read-only texture coordinate data.</span></span> <span data-ttu-id="9942b-164">Dies bedeutet, dass der Texturkoordinaten Satz und die Textur Phasen Nummer voneinander unabhängig sind.</span><span class="sxs-lookup"><span data-stu-id="9942b-164">This means that the texture coordinate set and the texture stage number are independent from each other.</span></span> <span data-ttu-id="9942b-165">Die Textur Phasen Nummer (aus der ein Beispiel für eine Textur besteht) wird von der Ziel Registernummer (R0 bis R5) bestimmt.</span><span class="sxs-lookup"><span data-stu-id="9942b-165">The texture stage number (from which to sample a texture) is determined by the destination register number (r0 to r5).</span></span> <span data-ttu-id="9942b-166">Bei der texld-Anweisung wird der Texturkoordinaten Satz durch das Quell Register (t0 bis T5) bestimmt, sodass der Texturkoordinaten Satz beliebigen Textur Stufen zugeordnet werden kann.</span><span class="sxs-lookup"><span data-stu-id="9942b-166">For the texld instruction, the texture coordinate set is determined by the source register (t0 to t5), so the texture coordinate set can be mapped to any texture stage.</span></span> <span data-ttu-id="9942b-167">Außerdem kann das Quell Register (das Angeben von Texturkoordinaten) für texld auch ein temporäres Register (r \# ) sein. in diesem Fall wird der Inhalt des temporären Registers als Texturkoordinaten verwendet.</span><span class="sxs-lookup"><span data-stu-id="9942b-167">In addition, the source register (specifying texture coordinates) for texld can also be a temporary register (r\#), in which case the contents of the temporary register are used as texture coordinates.</span></span>

-   <span data-ttu-id="9942b-168">Farbregister enthalten Farbwerte pro Pixel.</span><span class="sxs-lookup"><span data-stu-id="9942b-168">Color registers contain per-pixel color values.</span></span> <span data-ttu-id="9942b-169">Die Werte werden durch die Iteration pro Pixel der diffusen und Glanz Farbwerte in den Scheitelpunkt Daten abgerufen.</span><span class="sxs-lookup"><span data-stu-id="9942b-169">The values are obtained by per-pixel iteration of the diffuse and specular color values in the vertex data.</span></span> <span data-ttu-id="9942b-170">Für Pixel Shader, Version 1 \_ 4, sind Farbregister nur in der zweiten Phase verfügbar.</span><span class="sxs-lookup"><span data-stu-id="9942b-170">For pixel shader version 1\_4 shaders, color registers are available only during the second phase.</span></span>

    <span data-ttu-id="9942b-171">Wenn der Schattierung-Modus auf D3DSHADE Flat festgelegt ist \_ , wird die Iteration beider Scheitelpunkt Farben (diffs und spectex) deaktiviert.</span><span class="sxs-lookup"><span data-stu-id="9942b-171">If the shade mode is set to D3DSHADE\_FLAT, the iteration of both vertex colors (diffuse and specular) is disabled.</span></span> <span data-ttu-id="9942b-172">Der Nebel wird unabhängig vom schattierten Modus immer noch durch die Pipeline durchlaufen, wenn Pixel Nebel aktiviert ist.</span><span class="sxs-lookup"><span data-stu-id="9942b-172">Regardless of the shade mode, fog will still be iterated by the pipeline if pixel fog is enabled.</span></span> <span data-ttu-id="9942b-173">Denken Sie daran, dass der Nebel später in der Pipeline als der Pixelshader angewendet wird.</span><span class="sxs-lookup"><span data-stu-id="9942b-173">Keep in mind that fog is applied later in the pipeline than the pixelshader.</span></span>

    <span data-ttu-id="9942b-174">Es ist üblich, das Register "v0" mit den diffusen Farbdaten zu laden.</span><span class="sxs-lookup"><span data-stu-id="9942b-174">It is common to load the v0 register with the vertex diffuse color data.</span></span> <span data-ttu-id="9942b-175">Es ist auch üblich, das v1-Register mit den Glanz Farben der Scheitelpunkt Daten zu laden.</span><span class="sxs-lookup"><span data-stu-id="9942b-175">It is also common to load the v1 register with the vertex specular color data.</span></span>

    <span data-ttu-id="9942b-176">Die Datenwerte für die Eingabe Farbe werden mit dem Bereich von 0 bis 1 geklammert (ausgelastet), da dies der gültige Eingabebereich für Farbregister im Pixelshader ist.</span><span class="sxs-lookup"><span data-stu-id="9942b-176">Input color data values are clamped (saturated) to the range 0 through 1 because this is the valid input range for color registers in the pixel shader.</span></span>

    <span data-ttu-id="9942b-177">Pixel-Shader haben Lese geschützten Zugriff auf Farbregister.</span><span class="sxs-lookup"><span data-stu-id="9942b-177">Pixel shaders have read only access to color registers.</span></span> <span data-ttu-id="9942b-178">Der Inhalt dieser Register ist Iterierte Werte, aber die Iterationen werden möglicherweise mit einer deutlich niedrigeren Genauigkeit als Texturkoordinaten ausgeführt.</span><span class="sxs-lookup"><span data-stu-id="9942b-178">The contents of these registers are iterated values, but iteration may be performed at much lower precision than texture coordinates.</span></span>

## <a name="read-port-limit"></a><span data-ttu-id="9942b-179">Grenzwert für Lese Port</span><span class="sxs-lookup"><span data-stu-id="9942b-179">Read Port Limit</span></span>

<span data-ttu-id="9942b-180">Der Grenzwert für den Lese Anschluss gibt die Anzahl verschiedener Register für jeden Registrierungstyp an, der in einer einzigen Anweisung als Quell Register verwendet werden kann.</span><span class="sxs-lookup"><span data-stu-id="9942b-180">The read port limit specifies the number of different registers of each register type that can be used as a source register in a single instruction.</span></span>



|      |                    | <span data-ttu-id="9942b-181">Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-181">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="9942b-182">Name</span><span class="sxs-lookup"><span data-stu-id="9942b-182">Name</span></span> | <span data-ttu-id="9942b-183">type</span><span class="sxs-lookup"><span data-stu-id="9942b-183">Type</span></span>               | <span data-ttu-id="9942b-184">1\_1</span><span class="sxs-lookup"><span data-stu-id="9942b-184">1\_1</span></span>     | <span data-ttu-id="9942b-185">1\_2</span><span class="sxs-lookup"><span data-stu-id="9942b-185">1\_2</span></span> | <span data-ttu-id="9942b-186">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="9942b-186">1\_3</span></span> | <span data-ttu-id="9942b-187">1\_4</span><span class="sxs-lookup"><span data-stu-id="9942b-187">1\_4</span></span>         |
| <span data-ttu-id="9942b-188">c\#</span><span class="sxs-lookup"><span data-stu-id="9942b-188">c\#</span></span>  | <span data-ttu-id="9942b-189">Konstantes Register</span><span class="sxs-lookup"><span data-stu-id="9942b-189">Constant register</span></span>  | <span data-ttu-id="9942b-190">2</span><span class="sxs-lookup"><span data-stu-id="9942b-190">2</span></span>        | <span data-ttu-id="9942b-191">2</span><span class="sxs-lookup"><span data-stu-id="9942b-191">2</span></span>    | <span data-ttu-id="9942b-192">2</span><span class="sxs-lookup"><span data-stu-id="9942b-192">2</span></span>    | <span data-ttu-id="9942b-193">2</span><span class="sxs-lookup"><span data-stu-id="9942b-193">2</span></span>            |
| <span data-ttu-id="9942b-194">r\#</span><span class="sxs-lookup"><span data-stu-id="9942b-194">r\#</span></span>  | <span data-ttu-id="9942b-195">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="9942b-195">Temporary register</span></span> | <span data-ttu-id="9942b-196">2</span><span class="sxs-lookup"><span data-stu-id="9942b-196">2</span></span>        | <span data-ttu-id="9942b-197">2</span><span class="sxs-lookup"><span data-stu-id="9942b-197">2</span></span>    | <span data-ttu-id="9942b-198">2</span><span class="sxs-lookup"><span data-stu-id="9942b-198">2</span></span>    | <span data-ttu-id="9942b-199">3</span><span class="sxs-lookup"><span data-stu-id="9942b-199">3</span></span>            |
| <span data-ttu-id="9942b-200">t\#</span><span class="sxs-lookup"><span data-stu-id="9942b-200">t\#</span></span>  | <span data-ttu-id="9942b-201">Textur Register</span><span class="sxs-lookup"><span data-stu-id="9942b-201">Texture register</span></span>   | <span data-ttu-id="9942b-202">2</span><span class="sxs-lookup"><span data-stu-id="9942b-202">2</span></span>        | <span data-ttu-id="9942b-203">3</span><span class="sxs-lookup"><span data-stu-id="9942b-203">3</span></span>    | <span data-ttu-id="9942b-204">3</span><span class="sxs-lookup"><span data-stu-id="9942b-204">3</span></span>    | <span data-ttu-id="9942b-205">1</span><span class="sxs-lookup"><span data-stu-id="9942b-205">1</span></span>            |
| <span data-ttu-id="9942b-206">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="9942b-206">v\#</span></span>  | <span data-ttu-id="9942b-207">Farbregister</span><span class="sxs-lookup"><span data-stu-id="9942b-207">Color register</span></span>     | <span data-ttu-id="9942b-208">2</span><span class="sxs-lookup"><span data-stu-id="9942b-208">2</span></span>        | <span data-ttu-id="9942b-209">2</span><span class="sxs-lookup"><span data-stu-id="9942b-209">2</span></span>    | <span data-ttu-id="9942b-210">2</span><span class="sxs-lookup"><span data-stu-id="9942b-210">2</span></span>    | <span data-ttu-id="9942b-211">2 in Phase 2</span><span class="sxs-lookup"><span data-stu-id="9942b-211">2 in phase 2</span></span> |



 

<span data-ttu-id="9942b-212">Beispielsweise haben die Farbregister für fast alle Versionen eine Lese Port Beschränkung von zwei.</span><span class="sxs-lookup"><span data-stu-id="9942b-212">For example, the color registers for almost all versions have a read port limit of two.</span></span> <span data-ttu-id="9942b-213">Dies bedeutet, dass eine einzelne Anweisung maximal zwei verschiedene Farbregister (z. a. V0 und v1) als Quell Register verwenden kann.</span><span class="sxs-lookup"><span data-stu-id="9942b-213">This means that a single instruction can use a maximum of two different color registers (v0 and v1 for instance) as source registers.</span></span> <span data-ttu-id="9942b-214">Dieses Beispiel zeigt zwei Farbregister, die in derselben Anweisung verwendet werden:</span><span class="sxs-lookup"><span data-stu-id="9942b-214">This example shows two color registers being used in the same instruction:</span></span>


```
mad r0, v1, c2, v0
```



## <a name="read-only-readwrite"></a><span data-ttu-id="9942b-215">Schreibgeschützt, Lese-/Schreibzugriff</span><span class="sxs-lookup"><span data-stu-id="9942b-215">Read-only, Read/Write</span></span>

<span data-ttu-id="9942b-216">Die Register Typen werden in der folgenden Tabelle gemäß Schreib geschützter Funktion (RO) oder Lese-/Schreibfunktion (RW) identifiziert.</span><span class="sxs-lookup"><span data-stu-id="9942b-216">The register types are identified according to read-only (RO) capability or read/write (RW) capability in the following table.</span></span> <span data-ttu-id="9942b-217">Schreibgeschützte Register können nur als Quell Register in einer Anweisung verwendet werden. Sie können nie als Ziel Register verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-217">Read-only registers can be used only as source registers in an instruction; they can never be used as a destination register.</span></span>



|      |                    | <span data-ttu-id="9942b-218">Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-218">Versions</span></span> |      |      |                    |
|------|--------------------|----------|------|------|--------------------|
| <span data-ttu-id="9942b-219">Name</span><span class="sxs-lookup"><span data-stu-id="9942b-219">Name</span></span> | <span data-ttu-id="9942b-220">type</span><span class="sxs-lookup"><span data-stu-id="9942b-220">Type</span></span>               | <span data-ttu-id="9942b-221">1\_1</span><span class="sxs-lookup"><span data-stu-id="9942b-221">1\_1</span></span>     | <span data-ttu-id="9942b-222">1\_2</span><span class="sxs-lookup"><span data-stu-id="9942b-222">1\_2</span></span> | <span data-ttu-id="9942b-223">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="9942b-223">1\_3</span></span> | <span data-ttu-id="9942b-224">1\_4</span><span class="sxs-lookup"><span data-stu-id="9942b-224">1\_4</span></span>               |
| <span data-ttu-id="9942b-225">c\#</span><span class="sxs-lookup"><span data-stu-id="9942b-225">c\#</span></span>  | <span data-ttu-id="9942b-226">Konstantes Register</span><span class="sxs-lookup"><span data-stu-id="9942b-226">Constant register</span></span>  | <span data-ttu-id="9942b-227">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-227">RO</span></span>       | <span data-ttu-id="9942b-228">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-228">RO</span></span>   | <span data-ttu-id="9942b-229">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-229">RO</span></span>   | <span data-ttu-id="9942b-230">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-230">RO</span></span>                 |
| <span data-ttu-id="9942b-231">r\#</span><span class="sxs-lookup"><span data-stu-id="9942b-231">r\#</span></span>  | <span data-ttu-id="9942b-232">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="9942b-232">Temporary register</span></span> | <span data-ttu-id="9942b-233">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-233">RW</span></span>       | <span data-ttu-id="9942b-234">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-234">RW</span></span>   | <span data-ttu-id="9942b-235">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-235">RW</span></span>   | <span data-ttu-id="9942b-236">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-236">RW</span></span>                 |
| <span data-ttu-id="9942b-237">t\#</span><span class="sxs-lookup"><span data-stu-id="9942b-237">t\#</span></span>  | <span data-ttu-id="9942b-238">Textur Register</span><span class="sxs-lookup"><span data-stu-id="9942b-238">Texture register</span></span>   | <span data-ttu-id="9942b-239">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-239">RW</span></span>       | <span data-ttu-id="9942b-240">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-240">RW</span></span>   | <span data-ttu-id="9942b-241">RW</span><span class="sxs-lookup"><span data-stu-id="9942b-241">RW</span></span>   | <span data-ttu-id="9942b-242">Siehe folgenden Hinweis</span><span class="sxs-lookup"><span data-stu-id="9942b-242">See following note</span></span> |
| <span data-ttu-id="9942b-243">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="9942b-243">v\#</span></span>  | <span data-ttu-id="9942b-244">Farbregister</span><span class="sxs-lookup"><span data-stu-id="9942b-244">Color register</span></span>     | <span data-ttu-id="9942b-245">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-245">RO</span></span>       | <span data-ttu-id="9942b-246">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-246">RO</span></span>   | <span data-ttu-id="9942b-247">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-247">RO</span></span>   | <span data-ttu-id="9942b-248">RO</span><span class="sxs-lookup"><span data-stu-id="9942b-248">RO</span></span>                 |



 

<span data-ttu-id="9942b-249">Registrierungen, die als RW-fähig sind, können zum Speichern von Zwischenergebnissen verwendet werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-249">Registers that are RW capable can be used to store intermediate results.</span></span> <span data-ttu-id="9942b-250">Dies schließt die temporären Register und Textur Register für einige der Shader-Versionen ein.</span><span class="sxs-lookup"><span data-stu-id="9942b-250">This includes the temporary registers and texture registers for some of the shader versions.</span></span>

> [!Note]  
>
> -   <span data-ttu-id="9942b-251">Bei Pixel-Shader, Version 1 \_ 4, sind Textur Register für texturierungs-Anweisungen "ro", und Textur Register können weder aus einer arithmetischen Anleitung gelesen noch in Sie geschrieben werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-251">For pixel shader version 1\_4, texture registers are RO for texture addressing instructions, and texture registers can be neither read from nor written to by arithmetic instructions.</span></span> <span data-ttu-id="9942b-252">Da Textur Register auch Texturkoordinaten Register aufweisen, ist der Ro-Zugriff keine Regression vorheriger Funktionen.</span><span class="sxs-lookup"><span data-stu-id="9942b-252">Also, because texture registers have become texture coordinate registers, having RO access is not a regression of previous functionality.</span></span>

 

## <a name="range"></a><span data-ttu-id="9942b-253">Range</span><span class="sxs-lookup"><span data-stu-id="9942b-253">Range</span></span>

<span data-ttu-id="9942b-254">Der Bereich ist der maximale und minimale Registrierungs Datenwert.</span><span class="sxs-lookup"><span data-stu-id="9942b-254">The range is the maximum and minimum register data value.</span></span> <span data-ttu-id="9942b-255">Die Bereiche variieren je nach Typ des Registers.</span><span class="sxs-lookup"><span data-stu-id="9942b-255">The ranges vary based on the type of register.</span></span> <span data-ttu-id="9942b-256">Die Bereiche für einige der Register können mithilfe von [**getde vicecaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps)von den Geräte Caps abgefragt werden.</span><span class="sxs-lookup"><span data-stu-id="9942b-256">The ranges for some of the registers can be queried from the device caps using [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span></span>



| <span data-ttu-id="9942b-257">Name</span><span class="sxs-lookup"><span data-stu-id="9942b-257">Name</span></span> | <span data-ttu-id="9942b-258">type</span><span class="sxs-lookup"><span data-stu-id="9942b-258">Type</span></span>               | <span data-ttu-id="9942b-259">Range</span><span class="sxs-lookup"><span data-stu-id="9942b-259">Range</span></span>                                               | <span data-ttu-id="9942b-260">Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-260">Versions</span></span>     |
|------|--------------------|-----------------------------------------------------|--------------|
| <span data-ttu-id="9942b-261">c\#</span><span class="sxs-lookup"><span data-stu-id="9942b-261">c\#</span></span>  | <span data-ttu-id="9942b-262">Konstantes Register</span><span class="sxs-lookup"><span data-stu-id="9942b-262">Constant register</span></span>  | <span data-ttu-id="9942b-263">-1 bis + 1</span><span class="sxs-lookup"><span data-stu-id="9942b-263">-1 to +1</span></span>                                            | <span data-ttu-id="9942b-264">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-264">All versions</span></span> |
| <span data-ttu-id="9942b-265">r\#</span><span class="sxs-lookup"><span data-stu-id="9942b-265">r\#</span></span>  | <span data-ttu-id="9942b-266">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="9942b-266">Temporary register</span></span> | <span data-ttu-id="9942b-267">\- PixelShader1xMaxValue bis + PixelShader1xMaxValue</span><span class="sxs-lookup"><span data-stu-id="9942b-267">\- PixelShader1xMaxValue to + PixelShader1xMaxValue</span></span> | <span data-ttu-id="9942b-268">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-268">All versions</span></span> |
| <span data-ttu-id="9942b-269">t\#</span><span class="sxs-lookup"><span data-stu-id="9942b-269">t\#</span></span>  | <span data-ttu-id="9942b-270">Textur Register</span><span class="sxs-lookup"><span data-stu-id="9942b-270">Texture register</span></span>   | <span data-ttu-id="9942b-271">\- MaxTextureRepeat in + maxtextureretorf</span><span class="sxs-lookup"><span data-stu-id="9942b-271">\- MaxTextureRepeat to + MaxTextureRepeat</span></span>           | <span data-ttu-id="9942b-272">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-272">All versions</span></span> |
| <span data-ttu-id="9942b-273">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="9942b-273">v\#</span></span>  | <span data-ttu-id="9942b-274">Farbregister</span><span class="sxs-lookup"><span data-stu-id="9942b-274">Color register</span></span>     | <span data-ttu-id="9942b-275">0 bis 1</span><span class="sxs-lookup"><span data-stu-id="9942b-275">0 to 1</span></span>                                              | <span data-ttu-id="9942b-276">Alle Versionen</span><span class="sxs-lookup"><span data-stu-id="9942b-276">All versions</span></span> |



 

<span data-ttu-id="9942b-277">Die frühe Pixel-Shader-Hardware stellt Daten in Registern mit einer Festkomma Zahl dar.</span><span class="sxs-lookup"><span data-stu-id="9942b-277">Early pixel shader hardware represents data in registers using a fixed-point number.</span></span> <span data-ttu-id="9942b-278">Dadurch wird die Genauigkeit für den Bruchteil einer Zahl auf maximal 8 Bits beschränkt.</span><span class="sxs-lookup"><span data-stu-id="9942b-278">This limits precision to a maximum of approximately eight bits for the fractional part of a number.</span></span> <span data-ttu-id="9942b-279">Beachten Sie dies beim Entwerfen eines Shaders.</span><span class="sxs-lookup"><span data-stu-id="9942b-279">Keep this in mind when designing a shader.</span></span>

<span data-ttu-id="9942b-280">Für die Pixel-Shader-Version 1 \_ 1 bis 1 \_ 3 muss MaxTextureRepeat mindestens eins aufweisen.</span><span class="sxs-lookup"><span data-stu-id="9942b-280">For pixel shader version 1\_1 to 1\_3, MaxTextureRepeat must be a minimum of one.</span></span> <span data-ttu-id="9942b-281">Bei 1 \_ 4 muss MaxTextureRepeat mindestens acht sein.</span><span class="sxs-lookup"><span data-stu-id="9942b-281">For 1\_4, MaxTextureRepeat must be a minimum of eight.</span></span>

<span data-ttu-id="9942b-282">Weitere Informationen zu PixelShader1xMaxValue finden Sie unter [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) .</span><span class="sxs-lookup"><span data-stu-id="9942b-282">See [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) for more information about PixelShader1xMaxValue.</span></span>

## <a name="related-topics"></a><span data-ttu-id="9942b-283">Zugehörige Themen</span><span class="sxs-lookup"><span data-stu-id="9942b-283">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="9942b-284">Register</span><span class="sxs-lookup"><span data-stu-id="9942b-284">Registers</span></span>](dx9-graphics-reference-asm-ps-registers.md)
</dt> </dl>

 

 