
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.51

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency cosine_out[0]$_DFFE_PN0P_/CLK ^
  -0.25 target latency cosine_out[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[11]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.31    0.20    0.25    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.01    1.51 ^ sine_out[11]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.12    0.07    0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.25 ^ sine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.25    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  1.01   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: valid_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.22    0.20    0.21    0.41 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net2 (net)
                  0.20    0.00    0.41 v valid_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.25 ^ valid_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.25   clock reconvergence pessimism
                          0.01    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[8]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.31    0.20    0.25    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.01    1.52 ^ sine_out[8]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00   10.25 ^ sine_out[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                          0.10   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.83   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.96 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.14    0.24    0.48    1.43 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.24    0.00    1.43 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.47    0.31    1.75 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.47    0.00    1.75 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.15    0.34    0.26    2.00 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.34    0.00    2.01 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.21    0.38    2.39 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.21    0.00    2.39 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.18    2.57 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.31    0.00    2.58 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00   10.25 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                         -0.16   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sine_out[8]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.08    0.33    1.05    1.25 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net52 (net)
                  0.33    0.00    1.25 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    23    0.31    0.20    0.25    1.51 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.20    0.01    1.52 ^ sine_out[8]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00   10.25 ^ sine_out[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.25   clock reconvergence pessimism
                          0.10   10.35   library recovery time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.83   slack (MET)


Startpoint: phase_in[4] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v phase_in[4] (in)
                                         phase_in[4] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.23    0.76    0.96 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.23    0.00    0.96 v _262_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.14    0.24    0.48    1.43 v _262_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _219_ (net)
                  0.24    0.00    1.43 v _265_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.08    0.47    0.31    1.75 ^ _265_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _222_ (net)
                  0.47    0.00    1.75 ^ _291_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
    10    0.15    0.34    0.26    2.00 v _291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _042_ (net)
                  0.34    0.00    2.01 v _309_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.08    0.21    0.38    2.39 v _309_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.21    0.00    2.39 v _326_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.18    2.57 ^ _326_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _002_ (net)
                  0.31    0.00    2.58 ^ cosine_out[11]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.11    0.07    0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00   10.25 ^ cosine_out[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.25   clock reconvergence pessimism
                         -0.16   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                  7.51   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.0197105407714844

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7213

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.23942707479000092

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8881

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.65    0.90 ^ cosine_out[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    1.01 v _367_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.24    1.25 ^ _368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.25 ^ cosine_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.25   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.25 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.25 ^ cosine_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.25   clock reconvergence pessimism
  -0.16   10.09   library setup time
          10.09   data required time
---------------------------------------------------------
          10.09   data required time
          -1.25   data arrival time
---------------------------------------------------------
           8.83   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cosine_out[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cosine_out[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    0.77 v cosine_out[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.87 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.93 v _284_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.93 v cosine_out[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.25 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.25 ^ cosine_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.25   clock reconvergence pessimism
   0.05    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2501

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2517

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.5750

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.5126

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
291.751456

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.01e-03   8.79e-04   1.41e-08   3.89e-03  32.2%
Combinational          3.34e-03   1.69e-03   7.03e-08   5.03e-03  41.6%
Clock                  2.11e-03   1.05e-03   1.59e-07   3.16e-03  26.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.46e-03   3.62e-03   2.43e-07   1.21e-02 100.0%
                          70.0%      30.0%       0.0%
