<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::R600TargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1R600TargetLowering.html">R600TargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600TargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::R600TargetLowering" --><!-- doxytag: inherits="llvm::AMDGPUTargetLowering" -->
<p><code>#include &lt;<a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600TargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600TargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1R600TargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1R600TargetLowering_inherit__map" id="llvm_1_1R600TargetLowering_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUTargetLowering.html" title="llvm::AMDGPUTargetLowering" alt="" coords="5,160,213,189"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="35,83,184,112"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="19,5,200,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600TargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600TargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1R600TargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1R600TargetLowering_coll__map" id="llvm_1_1R600TargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1AMDGPUTargetLowering.html" title="llvm::AMDGPUTargetLowering" alt="" coords="167,363,375,392"/><area shape="rect" id="node4" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="77,267,227,296"/><area shape="rect" id="node6" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node8" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node10" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/><area shape="rect" id="node12" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="261,267,440,296"/><area shape="rect" id="node14" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="257,187,449,216"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1R600TargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#a29574c2532f06fdd56d7a3753812a12c">R600TargetLowering</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#a9382d55413c9b84570dc29047990d9fa">EmitInstrWithCustomInserter</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag.  <a href="#a9382d55413c9b84570dc29047990d9fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#af4d76400b2807b4eedb9c9ea3962d852">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#af4d76400b2807b4eedb9c9ea3962d852"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#a0101ddec6987012c164530ddbdcc307c">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#a0101ddec6987012c164530ddbdcc307c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#aa52bac1dc0a8f251721e5702c4f81a50">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type.  <a href="#aa52bac1dc0a8f251721e5702c4f81a50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#a68b40839d5de8b79e00f716c653e3a33">LowerFormalArguments</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XXX Only kernel functions are supported, so we can assume for now that every function is a kernel function, but in the future we should use separate calling conventions for kernel and non-kernel functions.  <a href="#a68b40839d5de8b79e00f716c653e3a33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html#a4a3f55ac83aef7bf567383bdc63502c4">getSetCCResultType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the ValueType of the result of SETCC operations.  <a href="#a4a3f55ac83aef7bf567383bdc63502c4"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="R600ISelLowering_8h_source.html#l00024">24</a> of file <a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a29574c2532f06fdd56d7a3753812a12c"></a><!-- doxytag: member="llvm::R600TargetLowering::R600TargetLowering" ref="a29574c2532f06fdd56d7a3753812a12c" args="(TargetMachine &amp;TM, const AMDGPUSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1R600TargetLowering.html#a29574c2532f06fdd56d7a3753812a12c">R600TargetLowering::R600TargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l00033">33</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01271">llvm::TargetLoweringBase::addRegisterClass()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01199">llvm::TargetLoweringBase::computeRegisterProperties()</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00099">llvm::AMDGPUSubtarget::getRegisterInfo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00151">llvm::AMDGPUSubtarget::hasBFE()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00194">llvm::AMDGPUSubtarget::hasBORROW()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00190">llvm::AMDGPUSubtarget::hasCARRY()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="TargetLowering_8h_source.html#l01352">llvm::TargetLoweringBase::setCondCodeAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00825">llvm::ISD::SETLE</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00824">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00810">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00807">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00809">llvm::ISD::SETONE</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00812">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00816">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00815">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00811">llvm::ISD::SETUO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="TargetLowering_8h_source.html#l00069">llvm::Sched::Source</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a9382d55413c9b84570dc29047990d9fa"></a><!-- doxytag: member="llvm::R600TargetLowering::EmitInstrWithCustomInserter" ref="a9382d55413c9b84570dc29047990d9fa" args="(MachineInstr *MI, MachineBasicBlock *BB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1R600TargetLowering.html#a9382d55413c9b84570dc29047990d9fa">R600TargetLowering::EmitInstrWithCustomInserter</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should be implemented by targets that mark instructions with the 'usesCustomInserter' flag. </p>
<p>These instructions are special in various ways, which require special support to insert. The specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a38276f452a68339a3d3e0db3d1531d54">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">193</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="R600InstrInfo_8cpp_source.html#l01402">llvm::R600InstrInfo::addFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="APFloat_8cpp_source.html#l03081">llvm::APFloat::bitcastToAPInt()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">llvm::R600InstrInfo::buildDefaultInstruction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01307">llvm::R600InstrInfo::buildMovImm()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01057">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00417">llvm::MachineOperand::getFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01323">llvm::R600InstrInfo::getOperandIdx()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="Constants_8h_source.html#l00268">llvm::ConstantFP::getValueAPF()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="APInt_8h_source.html#l01301">llvm::APInt::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00157">llvm::R600InstrInfo::isLDSRetInstr()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="R600MachineFunctionInfo_8h_source.html#l00027">llvm::R600MachineFunctionInfo::LiveOuts</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="R600Defines_8h_source.html#l00019">MO_FLAG_ABS</a>, <a class="el" href="R600Defines_8h_source.html#l00017">MO_FLAG_CLAMP</a>, <a class="el" href="R600Defines_8h_source.html#l00020">MO_FLAG_MASK</a>, <a class="el" href="R600Defines_8h_source.html#l00018">MO_FLAG_NEG</a>, <a class="el" href="R600Defines_8h_source.html#l00021">MO_FLAG_PUSH</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00031">OPCODE_IS_NOT_ZERO</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00029">OPCODE_IS_NOT_ZERO_INT</a>, <a class="el" href="NVPTXISelLowering_8h_source.html#l00048">llvm::NVPTXISD::RETURN</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01331">llvm::R600InstrInfo::setImmOperand()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00349">T1</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">llvm::MachineRegisterInfo::use_empty()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a3f55ac83aef7bf567383bdc63502c4"></a><!-- doxytag: member="llvm::R600TargetLowering::getSetCCResultType" ref="a4a3f55ac83aef7bf567383bdc63502c4" args="(LLVMContext &amp;, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1R600TargetLowering.html#a4a3f55ac83aef7bf567383bdc63502c4">R600TargetLowering::getSetCCResultType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the ValueType of the result of SETCC operations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a6bae2f7f49a5438c150cbd4cbdda11f9">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l01705">1705</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00080">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, and <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a class="anchor" id="a68b40839d5de8b79e00f716c653e3a33"></a><!-- doxytag: member="llvm::R600TargetLowering::LowerFormalArguments" ref="a68b40839d5de8b79e00f716c653e3a33" args="(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SDLoc DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1R600TargetLowering.html#a68b40839d5de8b79e00f716c653e3a33">R600TargetLowering::LowerFormalArguments</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isVarArg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InVals</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>XXX Only kernel functions are supported, so we can assume for now that every function is a kernel function, but in the future we should use separate calling conventions for kernel and non-kernel functions. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a61a86c0b371ee0d234518869e5d10ea8">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l01628">1628</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00034">llvm::AMDGPUMachineFunction::ABIArgOffset</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00581">llvm::AMDGPUTargetLowering::AnalyzeFormalArguments()</a>, <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="AMDGPU_8h_source.html#l00123">AMDGPUAS::CONSTANT_BUFFER_0</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00104">llvm::MipsISD::Ext</a>, <a class="el" href="Type_8cpp_source.html#l00735">llvm::PointerType::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01473">llvm::UndefValue::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04975">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00149">llvm::CCValAssign::getLocMemOffset()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00148">llvm::CCValAssign::getLocReg()</a>, <a class="el" href="CallingConvLower_8h_source.html#l00151">llvm::CCValAssign::getLocVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00158">llvm::ISD::InputArg::getOrigArgIndex()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02580">llvm::AMDGPUTargetLowering::getOriginalFunctionArgs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00239">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00181">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::In</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00105">llvm::MipsISD::Ins</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00058">Register</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00759">llvm::ISD::UNINDEXED</a>, and <a class="el" href="TargetCallingConv_8h_source.html#l00132">llvm::ISD::InputArg::VT</a>.</p>

</div>
</div>
<a class="anchor" id="af4d76400b2807b4eedb9c9ea3962d852"></a><!-- doxytag: member="llvm::R600TargetLowering::LowerOperation" ref="af4d76400b2807b4eedb9c9ea3962d852" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1R600TargetLowering.html#af4d76400b2807b4eedb9c9ea3962d852">R600TargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">577</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00034">llvm::AMDGPUMachineFunction::ABIArgOffset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00766">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00254">llvm::AMDGPUISD::BORROW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00545">llvm::ISD::BRCOND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00253">llvm::AMDGPUISD::CARRY</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00252">llvm::AMDGPUISD::DOT4</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00265">llvm::AMDGPUISD::EXPORT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00223">llvm::AMDGPUISD::FRACT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00538">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00513">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00329">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00096">llvm::AMDGPUSubtarget::getInstrInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05905">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00622">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00034">llvm::R600InstrInfo::getRegisterInfo()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00045">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06064">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::GlobalAddress</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00154">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="R600MachineFunctionInfo_8h_source.html#l00027">llvm::R600MachineFunctionInfo::LiveOuts</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00784">llvm::AMDGPUTargetLowering::LowerGlobalAddress()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00248">llvm::AMDGPUISD::RSQ_LEGACY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SHL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRA_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00368">llvm::ISD::SRL_PARTS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">llvm::AMDGPUTargetLowering::Subtarget</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00264">llvm::AMDGPUISD::TEXTURE_FETCH</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00225">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00228">llvm::ISD::USUBO</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a class="anchor" id="a0101ddec6987012c164530ddbdcc307c"></a><!-- doxytag: member="llvm::R600TargetLowering::PerformDAGCombine" ref="a0101ddec6987012c164530ddbdcc307c" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1R600TargetLowering.html#a0101ddec6987012c164530ddbdcc307c">R600TargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l01823">1823</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00383">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00414">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00474">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00177">llvm::EVT::bitsGT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00265">llvm::AMDGPUISD::EXPORT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00447">llvm::ISD::FP_ROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00743">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00283">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00149">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00650">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00582">llvm::SDNode::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00264">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l02142">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l00682">llvm::TargetLoweringBase::isCondCodeLegal()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02622">llvm::AMDGPUTargetLowering::isHWFalseValue()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02612">llvm::AMDGPUTargetLowering::isHWTrueValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00110">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00578">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00578">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00579">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00264">llvm::AMDGPUISD::TEXTURE_FETCH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00166">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a class="anchor" id="aa52bac1dc0a8f251721e5702c4f81a50"></a><!-- doxytag: member="llvm::R600TargetLowering::ReplaceNodeResults" ref="aa52bac1dc0a8f251721e5702c4f81a50" args="(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1R600TargetLowering.html#aa52bac1dc0a8f251721e5702c4f81a50">R600TargetLowering::ReplaceNodeResults</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type. </p>
<p>The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.</p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">llvm::AMDGPUTargetLowering</a>.</p>

<p>Definition at line <a class="el" href="R600ISelLowering_8cpp_source.html#l00854">854</a> of file <a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8cpp_source.html#l02937">llvm::TargetLowering::expandFP_TO_SINT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01876">llvm::AMDGPUTargetLowering::LowerSDIVREM()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01681">llvm::AMDGPUTargetLowering::LowerUDIVREM64()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a></li>
<li><a class="el" href="R600ISelLowering_8cpp_source.html">R600ISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
