Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Module_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Module_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Module_Top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Module_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_scan_module.v" into library work
Parsing module <smg_scan_module>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_logic_module.v" into library work
Parsing module <smg_logic_module>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_encode_module.v" into library work
Parsing module <smg_encode_module>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_interface.v" into library work
Parsing module <smg_interface>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" into library work
Parsing module <logic_layer>.
WARNING:HDLCompiler:568 - "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" Line 132: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" Line 168: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" Line 181: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" Line 209: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\key_module.v" into library work
Parsing module <key_module>.
Analyzing Verilog file "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\Module_Top.v" into library work
Parsing module <Module_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Module_Top>.

Elaborating module <Timer>.

Elaborating module <smg_interface>.

Elaborating module <smg_logic_module>.

Elaborating module <smg_encode_module>.

Elaborating module <smg_scan_module>.

Elaborating module <key_module>.

Elaborating module <logic_layer>.
WARNING:HDLCompiler:1127 - "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v" Line 90: Assignment to cmp_flag ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Module_Top>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\Module_Top.v".
    Summary:
	no macro.
Unit <Module_Top> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\Timer.v".
        T100MS = 23'b10011000100101100111111
    Found 1-bit register for signal <rNum<23>>.
    Found 1-bit register for signal <rNum<22>>.
    Found 1-bit register for signal <rNum<21>>.
    Found 1-bit register for signal <rNum<20>>.
    Found 1-bit register for signal <rNum<19>>.
    Found 1-bit register for signal <rNum<18>>.
    Found 1-bit register for signal <rNum<17>>.
    Found 1-bit register for signal <rNum<16>>.
    Found 1-bit register for signal <rNum<15>>.
    Found 1-bit register for signal <rNum<14>>.
    Found 1-bit register for signal <rNum<13>>.
    Found 1-bit register for signal <rNum<12>>.
    Found 1-bit register for signal <rNum<11>>.
    Found 1-bit register for signal <rNum<10>>.
    Found 1-bit register for signal <rNum<9>>.
    Found 1-bit register for signal <rNum<8>>.
    Found 1-bit register for signal <rNum<7>>.
    Found 1-bit register for signal <rNum<6>>.
    Found 1-bit register for signal <rNum<5>>.
    Found 1-bit register for signal <rNum<4>>.
    Found 1-bit register for signal <rNum<3>>.
    Found 1-bit register for signal <rNum<2>>.
    Found 1-bit register for signal <rNum<1>>.
    Found 1-bit register for signal <rNum<0>>.
    Found 4-bit register for signal <i>.
    Found 24-bit register for signal <rNumber>.
    Found 23-bit register for signal <C1>.
    Found 23-bit adder for signal <C1[22]_GND_2_o_add_1_OUT> created at line 25.
    Found 4-bit adder for signal <rNum[3]_GND_2_o_add_6_OUT> created at line 46.
    Found 4-bit adder for signal <i[3]_GND_2_o_add_7_OUT> created at line 47.
    Found 4-bit adder for signal <rNum[7]_GND_2_o_add_10_OUT> created at line 53.
    Found 4-bit adder for signal <rNum[11]_GND_2_o_add_15_OUT> created at line 61.
    Found 4-bit adder for signal <rNum[15]_GND_2_o_add_20_OUT> created at line 69.
    Found 4-bit adder for signal <rNum[19]_GND_2_o_add_25_OUT> created at line 78.
    Found 4-bit adder for signal <rNum[23]_GND_2_o_add_30_OUT> created at line 87.
    Found 24-bit 8-to-1 multiplexer for signal <_n0240> created at line 41.
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[3]_LessThan_10_o> created at line 51
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[7]_LessThan_15_o> created at line 60
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[11]_LessThan_20_o> created at line 68
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[15]_LessThan_25_o> created at line 76
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[19]_LessThan_30_o> created at line 85
    Found 4-bit comparator greater for signal <PWR_2_o_rNum[23]_LessThan_34_o> created at line 93
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <Timer> synthesized.

Synthesizing Unit <smg_interface>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_interface.v".
    Summary:
	no macro.
Unit <smg_interface> synthesized.

Synthesizing Unit <smg_logic_module>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_logic_module.v".
        T1MS = 16'b1100001101001111
WARNING:Xst:647 - Input <Num_output<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_value> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <rNumber>.
    Found 16-bit register for signal <C1>.
    Found 16-bit adder for signal <C1[15]_GND_4_o_add_1_OUT> created at line 24.
    Found 4-bit adder for signal <i[3]_GND_4_o_add_5_OUT> created at line 73.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <smg_logic_module> synthesized.

Synthesizing Unit <smg_encode_module>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_encode_module.v".
        _0 = 8'b11000000
        _1 = 8'b11111001
        _2 = 8'b10100100
        _3 = 8'b10110000
        _4 = 8'b10011001
        _5 = 8'b10010010
        _6 = 8'b10000010
        _7 = 8'b11111000
        _8 = 8'b10000000
        _9 = 8'b10010000
        _10 = 8'b10111111
        _11 = 8'b01111111
        _12 = 8'b11111111
    Found 8-bit register for signal <rSMG>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <smg_encode_module> synthesized.

Synthesizing Unit <smg_scan_module>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\smg_scan_module.v".
        T1MS = 16'b1100001101001111
    Found 4-bit register for signal <i>.
    Found 16-bit register for signal <C1>.
    Found 6-bit register for signal <rScan>.
    Found 16-bit adder for signal <C1[15]_GND_7_o_add_1_OUT> created at line 22.
    Found 4-bit adder for signal <i[3]_GND_7_o_add_5_OUT> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <smg_scan_module> synthesized.

Synthesizing Unit <key_module>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\key_module.v".
    Found 20-bit register for signal <count>.
    Found 4-bit register for signal <key_scan>.
    Found 4-bit register for signal <key_scan_r>.
    Found 20-bit adder for signal <count[19]_GND_9_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <key_module> synthesized.

Synthesizing Unit <logic_layer>.
    Related source file is "F:\2019FPGA\2019Course_Design_MarkC\original_code\CourseDesign2019\logic_layer.v".
        TMS = 28'b0101111101011110000011111111
WARNING:Xst:647 - Input <Number_Sig<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Number_Sig2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Number_Sig2<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Num<23>>.
    Found 1-bit register for signal <Num<22>>.
    Found 1-bit register for signal <Num<21>>.
    Found 1-bit register for signal <Num<20>>.
    Found 1-bit register for signal <Num<19>>.
    Found 1-bit register for signal <Num<18>>.
    Found 1-bit register for signal <Num<17>>.
    Found 1-bit register for signal <Num<16>>.
    Found 1-bit register for signal <Num<15>>.
    Found 1-bit register for signal <Num<14>>.
    Found 1-bit register for signal <Num<13>>.
    Found 1-bit register for signal <Num<12>>.
    Found 1-bit register for signal <Num<11>>.
    Found 1-bit register for signal <Num<10>>.
    Found 1-bit register for signal <Num<9>>.
    Found 1-bit register for signal <Num<8>>.
    Found 1-bit register for signal <Num<7>>.
    Found 1-bit register for signal <Num<6>>.
    Found 1-bit register for signal <Num<5>>.
    Found 1-bit register for signal <Num<4>>.
    Found 1-bit register for signal <Num<3>>.
    Found 1-bit register for signal <Num<2>>.
    Found 1-bit register for signal <Num<1>>.
    Found 1-bit register for signal <Num<0>>.
    Found 1-bit register for signal <Num_temp<23>>.
    Found 1-bit register for signal <Num_temp<22>>.
    Found 1-bit register for signal <Num_temp<21>>.
    Found 1-bit register for signal <Num_temp<20>>.
    Found 1-bit register for signal <Num_temp<19>>.
    Found 1-bit register for signal <Num_temp<18>>.
    Found 1-bit register for signal <Num_temp<17>>.
    Found 1-bit register for signal <Num_temp<16>>.
    Found 1-bit register for signal <Num_temp<15>>.
    Found 1-bit register for signal <Num_temp<14>>.
    Found 1-bit register for signal <Num_temp<13>>.
    Found 1-bit register for signal <Num_temp<12>>.
    Found 1-bit register for signal <Num_temp<11>>.
    Found 1-bit register for signal <Num_temp<10>>.
    Found 1-bit register for signal <Num_temp<9>>.
    Found 1-bit register for signal <Num_temp<8>>.
    Found 1-bit register for signal <Num_temp<7>>.
    Found 1-bit register for signal <Num_temp<6>>.
    Found 1-bit register for signal <Num_temp<5>>.
    Found 1-bit register for signal <Num_temp<4>>.
    Found 1-bit register for signal <Num_temp<3>>.
    Found 1-bit register for signal <Num_temp<2>>.
    Found 1-bit register for signal <Num_temp<1>>.
    Found 1-bit register for signal <Num_temp<0>>.
    Found 1-bit register for signal <Num_purpose<19>>.
    Found 1-bit register for signal <Num_purpose<18>>.
    Found 1-bit register for signal <Num_purpose<17>>.
    Found 1-bit register for signal <Num_purpose<14>>.
    Found 1-bit register for signal <Num_purpose<13>>.
    Found 1-bit register for signal <Num_purpose<12>>.
    Found 1-bit register for signal <Num_purpose<11>>.
    Found 1-bit register for signal <Num_purpose<8>>.
    Found 1-bit register for signal <Num_purpose<6>>.
    Found 1-bit register for signal <Num_purpose<5>>.
    Found 3-bit register for signal <j>.
    Found 2-bit register for signal <beep_flag>.
    Found 1-bit register for signal <Num_purpose<15>>.
    Found 1-bit register for signal <Num_purpose<10>>.
    Found 1-bit register for signal <Num_purpose<9>>.
    Found 1-bit register for signal <Num_purpose<7>>.
    Found 1-bit register for signal <Num_purpose<4>>.
    Found 1-bit register for signal <beep_signal>.
    Found 1-bit register for signal <Num_purpose<16>>.
    Found 4-bit register for signal <air_condition_tmp>.
    Found 29-bit register for signal <cnt>.
    Found 1-bit register for signal <zero_flag>.
    Found 2-bit register for signal <mode_flag>.
    Found 4-bit register for signal <led_value>.
    Found finite state machine <FSM_0> for signal <beep_flag>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RSTn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <Num_temp[7]_GND_10_o_sub_63_OUT> created at line 273.
    Found 24-bit adder for signal <Num_temp[23]_GND_10_o_add_24_OUT> created at line 163.
    Found 24-bit adder for signal <Num_temp[23]_GND_10_o_add_26_OUT> created at line 168.
    Found 3-bit adder for signal <j[2]_GND_10_o_add_59_OUT> created at line 260.
    Found 4-bit adder for signal <Num_temp[7]_GND_10_o_add_60_OUT> created at line 265.
    Found 29-bit adder for signal <cnt[28]_GND_10_o_add_114_OUT> created at line 309.
    Found 4-bit comparator greater for signal <PWR_8_o_Num_temp[11]_LessThan_26_o> created at line 164
    Found 4-bit comparator greater for signal <PWR_8_o_Num_temp[15]_LessThan_28_o> created at line 169
    Found 16-bit comparator greater for signal <Num_purpose[19]_Number_Sig[19]_LessThan_43_o> created at line 206
    Found 4-bit comparator lessequal for signal <n0185> created at line 266
    Found 16-bit comparator greater for signal <Num_warning[19]_Number_Sig2[19]_LessThan_111_o> created at line 296
    Found 29-bit comparator greater for signal <GND_10_o_cnt[28]_LessThan_113_o> created at line 304
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 456 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <logic_layer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 27
 16-bit adder                                          : 2
 20-bit adder                                          : 1
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 29-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 17
 4-bit subtractor                                      : 1
# Registers                                            : 134
 1-bit register                                        : 113
 16-bit register                                       : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 23-bit register                                       : 2
 24-bit register                                       : 2
 29-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 9
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 18
 16-bit comparator greater                             : 2
 29-bit comparator greater                             : 1
 4-bit comparator greater                              : 14
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 640
 1-bit 2-to-1 multiplexer                              : 585
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 6
 24-bit 8-to-1 multiplexer                             : 2
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 29
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <rNumber_0> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_1> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_2> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_3> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_20> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_21> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_22> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_23> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <rNumber_0> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_1> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_2> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_3> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_20> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_21> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_22> of sequential type is unconnected in block <U5>.
WARNING:Xst:2677 - Node <rNumber_23> of sequential type is unconnected in block <U5>.

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <C1>: 1 register on signal <C1>.
Unit <Timer> synthesized (advanced).

Synthesizing (advanced) Unit <key_module>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <key_module> synthesized (advanced).

Synthesizing (advanced) Unit <smg_logic_module>.
The following registers are absorbed into counter <C1>: 1 register on signal <C1>.
Unit <smg_logic_module> synthesized (advanced).

Synthesizing (advanced) Unit <smg_scan_module>.
The following registers are absorbed into counter <C1>: 1 register on signal <C1>.
Unit <smg_scan_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 22
 24-bit adder                                          : 2
 29-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 17
 4-bit subtractor                                      : 1
# Counters                                             : 5
 16-bit up counter                                     : 2
 20-bit up counter                                     : 1
 23-bit up counter                                     : 2
# Registers                                            : 245
 Flip-Flops                                            : 245
# Comparators                                          : 18
 16-bit comparator greater                             : 2
 29-bit comparator greater                             : 1
 4-bit comparator greater                              : 14
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 635
 1-bit 2-to-1 multiplexer                              : 585
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 6
 24-bit 8-to-1 multiplexer                             : 2
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 29
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_0> on signal <beep_flag[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 0
 00    | 1
-------------------
WARNING:Xst:1710 - FF/Latch <mode_flag_1> (without init value) has a constant value of 0 in block <logic_layer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Num_temp_23> of sequential type is unconnected in block <logic_layer>.
WARNING:Xst:2677 - Node <Num_temp_22> of sequential type is unconnected in block <logic_layer>.
WARNING:Xst:2677 - Node <Num_temp_21> of sequential type is unconnected in block <logic_layer>.
WARNING:Xst:2677 - Node <Num_temp_20> of sequential type is unconnected in block <logic_layer>.

Optimizing unit <Module_Top> ...

Optimizing unit <key_module> ...

Optimizing unit <Timer> ...
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <smg_logic_module> ...
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <smg_logic_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <smg_logic_module>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <smg_encode_module> ...

Optimizing unit <smg_scan_module> ...
WARNING:Xst:1710 - FF/Latch <i_3> (without init value) has a constant value of 0 in block <smg_scan_module>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <logic_layer> ...
WARNING:Xst:1710 - FF/Latch <Num_temp_3> (without init value) has a constant value of 0 in block <logic_layer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Num_temp_2> (without init value) has a constant value of 0 in block <logic_layer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Num_temp_1> (without init value) has a constant value of 0 in block <logic_layer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Num_temp_0> (without init value) has a constant value of 0 in block <logic_layer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U5/rNumber_23> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_22> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_21> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_20> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_3> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_2> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_1> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U5/rNumber_0> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_23> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_22> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_21> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_20> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_3> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_2> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_1> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U1/rNumber_0> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U4/Num_0> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U4/Num_1> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U4/Num_2> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:2677 - Node <U4/Num_3> of sequential type is unconnected in block <Module_Top>.
WARNING:Xst:1710 - FF/Latch <U4/Num_temp_19> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_temp_16> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_temp_17> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_temp_18> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_purpose_19> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_purpose_17> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/Num_purpose_18> (without init value) has a constant value of 0 in block <Module_Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Module_Top, actual ratio is 13.
FlipFlop U4/j_0 has been replicated 1 time(s)
FlipFlop U4/j_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Module_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 910
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 131
#      LUT2                        : 116
#      LUT3                        : 87
#      LUT4                        : 55
#      LUT5                        : 79
#      LUT6                        : 141
#      MUXCY                       : 146
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 139
# FlipFlops/Latches                : 306
#      FD                          : 4
#      FDC                         : 153
#      FDCE                        : 90
#      FDE                         : 43
#      FDPE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             306  out of  11440     2%  
 Number of Slice LUTs:                  621  out of   5720    10%  
    Number used as Logic:               621  out of   5720    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    662
   Number with an unused Flip Flop:     356  out of    662    53%  
   Number with an unused LUT:            41  out of    662     6%  
   Number of fully used LUT-FF pairs:   265  out of    662    40%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    186    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 306   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.901ns (Maximum Frequency: 169.466MHz)
   Minimum input arrival time before clock: 5.348ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.901ns (frequency: 169.466MHz)
  Total number of paths / destination ports: 8758 / 450
-------------------------------------------------------------------------
Delay:               5.901ns (Levels of Logic = 3)
  Source:            U5/rNumber_14 (FF)
  Destination:       U4/cnt_28 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U5/rNumber_14 to U4/cnt_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  U5/rNumber_14 (U5/rNumber_14)
     LUT6:I0->O            6   0.254   0.984  U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o22 (U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21)
     LUT6:I4->O            1   0.250   0.682  U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23_1 (U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23)
     LUT6:I5->O           29   0.254   1.469  U4/_n3931_inv (U4/_n3931_inv)
     FDE:CE                    0.302          U4/cnt_0
    ----------------------------------------
    Total                      5.901ns (1.585ns logic, 4.316ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 302 / 302
-------------------------------------------------------------------------
Offset:              5.348ns (Levels of Logic = 2)
  Source:            RSTn (PAD)
  Destination:       U3/count_19 (FF)
  Destination Clock: CLK rising

  Data Path: RSTn to U3/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  RSTn_IBUF (RSTn_IBUF)
     INV:I->O            259   0.255   2.431  U3/rst_n_inv1_INV_0 (U1/RSTn_inv)
     FDC:CLR                   0.459          U1/rNum_22
    ----------------------------------------
    Total                      5.348ns (2.042ns logic, 3.306ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            U2/U3/rScan_5 (FF)
  Destination:       Scan_Sig<5> (PAD)
  Source Clock:      CLK rising

  Data Path: U2/U3/rScan_5 to Scan_Sig<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.525   0.725  U2/U3/rScan_5 (U2/U3/rScan_5)
     OBUF:I->O                 2.912          Scan_Sig_5_OBUF (Scan_Sig<5>)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.901|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.16 secs
 
--> 

Total memory usage is 4539852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    0 (   0 filtered)

