Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  7 13:46:31 2022
| Host         : DESKTOP-3V7T5K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg_led_timing_summary_routed.rpt -pb seg_led_timing_summary_routed.pb -rpx seg_led_timing_summary_routed.rpx -warn_on_violation
| Design       : seg_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          4           
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.286      -16.545                      4                  268        0.189        0.000                      0                  268        4.500        0.000                       0                   195  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.286      -16.545                      4                  268        0.189        0.000                      0                  268        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -4.286ns,  Total Violation      -16.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 current_number_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 6.921ns (48.815%)  route 7.257ns (51.185%))
  Logic Levels:           22  (CARRY4=11 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  current_number_reg[10]_replica/Q
                         net (fo=3, routed)           0.577     6.178    current_number_reg_n_0_[10]_repN
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.302 r  LED_number[2]_i_45/O
                         net (fo=1, routed)           0.000     6.302    LED_number[2]_i_45_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.852 r  LED_number_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.852    LED_number_reg[2]_i_34_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  LED_number_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.966    LED_number_reg[2]_i_26_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.300 r  LED_number_reg[3]_i_66/O[1]
                         net (fo=10, routed)          0.872     8.172    LED_number_reg[3]_i_66_n_6
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.303     8.475 r  LED_number[3]_i_78/O
                         net (fo=1, routed)           0.000     8.475    LED_number[3]_i_78_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.053 r  LED_number_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.326     9.379    LED_number_reg[3]_i_65_n_5
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     9.680 r  LED_number[3]_i_72/O
                         net (fo=1, routed)           0.000     9.680    LED_number[3]_i_72_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.932 r  LED_number_reg[3]_i_64/O[0]
                         net (fo=1, routed)           0.644    10.576    LED_number_reg[3]_i_64_n_7
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.295    10.871 r  LED_number[3]_i_60/O
                         net (fo=1, routed)           0.000    10.871    LED_number[3]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.272 r  LED_number_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.272    LED_number_reg[3]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.494 f  LED_number_reg[3]_i_18/O[0]
                         net (fo=6, routed)           0.562    12.056    LED_number_reg[3]_i_18_n_7
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.299    12.355 r  LED_number[3]_i_19/O
                         net (fo=26, routed)          0.567    12.922    LED_number[3]_i_19_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.046 r  LED_number[3]_i_55/O
                         net (fo=11, routed)          0.794    13.840    LED_number[3]_i_55_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.124    13.964 r  LED_number[2]_i_32/O
                         net (fo=1, routed)           0.000    13.964    LED_number[2]_i_32_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  LED_number_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.514    LED_number_reg[2]_i_21_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.848 r  LED_number_reg[2]_i_16/O[1]
                         net (fo=4, routed)           0.671    15.519    LED_number_reg[2]_i_16_n_6
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.303    15.822 r  LED_number[2]_i_13/O
                         net (fo=1, routed)           0.000    15.822    LED_number[2]_i_13_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.202 r  LED_number_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.202    LED_number_reg[2]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.525 r  LED_number_reg[3]_i_12/O[1]
                         net (fo=7, routed)           0.721    17.246    LED_number_reg[3]_i_12_n_6
    SLICE_X55Y21         LUT6 (Prop_lut6_I1_O)        0.306    17.552 r  LED_number[0]_i_5/O
                         net (fo=2, routed)           0.679    18.231    LED_number[0]_i_5_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    18.355 r  LED_number[0]_i_2/O
                         net (fo=3, routed)           0.843    19.198    LED_number[0]_i_2_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    19.322 r  LED_number[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.322    LED_number[2]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  LED_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  LED_number_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.032    15.036    LED_number_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -19.322    
  -------------------------------------------------------------------
                         slack                                 -4.286    

Slack (VIOLATED) :        -4.260ns  (required time - arrival time)
  Source:                 current_number_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_number_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 6.014ns (42.501%)  route 8.136ns (57.499%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  current_number_reg[10]_replica/Q
                         net (fo=3, routed)           0.577     6.178    current_number_reg_n_0_[10]_repN
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.302 r  LED_number[2]_i_45/O
                         net (fo=1, routed)           0.000     6.302    LED_number[2]_i_45_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.852 r  LED_number_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.852    LED_number_reg[2]_i_34_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  LED_number_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.966    LED_number_reg[2]_i_26_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.300 r  LED_number_reg[3]_i_66/O[1]
                         net (fo=10, routed)          0.872     8.172    LED_number_reg[3]_i_66_n_6
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.303     8.475 r  LED_number[3]_i_78/O
                         net (fo=1, routed)           0.000     8.475    LED_number[3]_i_78_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.053 r  LED_number_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.326     9.379    LED_number_reg[3]_i_65_n_5
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     9.680 r  LED_number[3]_i_72/O
                         net (fo=1, routed)           0.000     9.680    LED_number[3]_i_72_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.932 r  LED_number_reg[3]_i_64/O[0]
                         net (fo=1, routed)           0.644    10.576    LED_number_reg[3]_i_64_n_7
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.295    10.871 r  LED_number[3]_i_60/O
                         net (fo=1, routed)           0.000    10.871    LED_number[3]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.272 r  LED_number_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.272    LED_number_reg[3]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.494 f  LED_number_reg[3]_i_18/O[0]
                         net (fo=6, routed)           0.562    12.056    LED_number_reg[3]_i_18_n_7
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.299    12.355 r  LED_number[3]_i_19/O
                         net (fo=26, routed)          0.567    12.922    LED_number[3]_i_19_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.046 r  LED_number[3]_i_55/O
                         net (fo=11, routed)          0.370    13.416    LED_number[3]_i_55_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.540 r  LED_number[3]_i_36/O
                         net (fo=7, routed)           0.759    14.299    LED_number1[7]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.423 r  LED_number[3]_i_17/O
                         net (fo=1, routed)           0.000    14.423    LED_number[3]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.955 r  LED_number_reg[3]_i_8/CO[3]
                         net (fo=12, routed)          1.048    16.003    LED_number_reg[3]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124    16.127 r  LED_number[3]_i_21/O
                         net (fo=1, routed)           0.492    16.619    LED_number[3]_i_21_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.004 f  LED_number_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           0.773    17.777    LED_number_reg[3]_i_10_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    17.901 r  LED_number[1]_i_9/O
                         net (fo=2, routed)           0.454    18.355    LED_number[1]_i_9_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I3_O)        0.124    18.479 r  LED_number[1]_i_5/O
                         net (fo=1, routed)           0.692    19.171    LED_number[1]_i_5_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.295 r  LED_number[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.295    LED_number[1]_i_1_n_0
    SLICE_X55Y21         FDCE                                         r  LED_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  LED_number_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y21         FDCE (Setup_fdce_C_D)        0.029    15.035    LED_number_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -19.295    
  -------------------------------------------------------------------
                         slack                                 -4.260    

Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 current_number_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 6.921ns (49.513%)  route 7.057ns (50.487%))
  Logic Levels:           22  (CARRY4=11 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  current_number_reg[10]_replica/Q
                         net (fo=3, routed)           0.577     6.178    current_number_reg_n_0_[10]_repN
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.302 r  LED_number[2]_i_45/O
                         net (fo=1, routed)           0.000     6.302    LED_number[2]_i_45_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.852 r  LED_number_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.852    LED_number_reg[2]_i_34_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  LED_number_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.966    LED_number_reg[2]_i_26_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.300 r  LED_number_reg[3]_i_66/O[1]
                         net (fo=10, routed)          0.872     8.172    LED_number_reg[3]_i_66_n_6
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.303     8.475 r  LED_number[3]_i_78/O
                         net (fo=1, routed)           0.000     8.475    LED_number[3]_i_78_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.053 r  LED_number_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.326     9.379    LED_number_reg[3]_i_65_n_5
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     9.680 r  LED_number[3]_i_72/O
                         net (fo=1, routed)           0.000     9.680    LED_number[3]_i_72_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.932 r  LED_number_reg[3]_i_64/O[0]
                         net (fo=1, routed)           0.644    10.576    LED_number_reg[3]_i_64_n_7
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.295    10.871 r  LED_number[3]_i_60/O
                         net (fo=1, routed)           0.000    10.871    LED_number[3]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.272 r  LED_number_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.272    LED_number_reg[3]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.494 f  LED_number_reg[3]_i_18/O[0]
                         net (fo=6, routed)           0.562    12.056    LED_number_reg[3]_i_18_n_7
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.299    12.355 r  LED_number[3]_i_19/O
                         net (fo=26, routed)          0.567    12.922    LED_number[3]_i_19_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.046 r  LED_number[3]_i_55/O
                         net (fo=11, routed)          0.794    13.840    LED_number[3]_i_55_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I2_O)        0.124    13.964 r  LED_number[2]_i_32/O
                         net (fo=1, routed)           0.000    13.964    LED_number[2]_i_32_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.514 r  LED_number_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.514    LED_number_reg[2]_i_21_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.848 r  LED_number_reg[2]_i_16/O[1]
                         net (fo=4, routed)           0.671    15.519    LED_number_reg[2]_i_16_n_6
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.303    15.822 r  LED_number[2]_i_13/O
                         net (fo=1, routed)           0.000    15.822    LED_number[2]_i_13_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.202 r  LED_number_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.202    LED_number_reg[2]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.525 r  LED_number_reg[3]_i_12/O[1]
                         net (fo=7, routed)           0.726    17.251    LED_number_reg[3]_i_12_n_6
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.306    17.557 r  LED_number[0]_i_6/O
                         net (fo=2, routed)           1.008    18.565    LED_number[0]_i_6_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    18.689 r  LED_number[3]_i_5/O
                         net (fo=1, routed)           0.309    18.998    LED_number[3]_i_5_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    19.122 r  LED_number[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.122    LED_number[3]_i_1_n_0
    SLICE_X56Y20         FDCE                                         r  LED_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  LED_number_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y20         FDCE (Setup_fdce_C_D)        0.079    15.087    LED_number_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 -4.036    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 current_number_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_number_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 6.014ns (43.260%)  route 7.888ns (56.739%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  current_number_reg[10]_replica/Q
                         net (fo=3, routed)           0.577     6.178    current_number_reg_n_0_[10]_repN
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.302 r  LED_number[2]_i_45/O
                         net (fo=1, routed)           0.000     6.302    LED_number[2]_i_45_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.852 r  LED_number_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.852    LED_number_reg[2]_i_34_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  LED_number_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.966    LED_number_reg[2]_i_26_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.300 r  LED_number_reg[3]_i_66/O[1]
                         net (fo=10, routed)          0.872     8.172    LED_number_reg[3]_i_66_n_6
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.303     8.475 r  LED_number[3]_i_78/O
                         net (fo=1, routed)           0.000     8.475    LED_number[3]_i_78_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.053 r  LED_number_reg[3]_i_65/O[2]
                         net (fo=3, routed)           0.326     9.379    LED_number_reg[3]_i_65_n_5
    SLICE_X60Y21         LUT2 (Prop_lut2_I1_O)        0.301     9.680 r  LED_number[3]_i_72/O
                         net (fo=1, routed)           0.000     9.680    LED_number[3]_i_72_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.932 r  LED_number_reg[3]_i_64/O[0]
                         net (fo=1, routed)           0.644    10.576    LED_number_reg[3]_i_64_n_7
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.295    10.871 r  LED_number[3]_i_60/O
                         net (fo=1, routed)           0.000    10.871    LED_number[3]_i_60_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.272 r  LED_number_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.272    LED_number_reg[3]_i_44_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.494 f  LED_number_reg[3]_i_18/O[0]
                         net (fo=6, routed)           0.562    12.056    LED_number_reg[3]_i_18_n_7
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.299    12.355 r  LED_number[3]_i_19/O
                         net (fo=26, routed)          0.567    12.922    LED_number[3]_i_19_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.046 r  LED_number[3]_i_55/O
                         net (fo=11, routed)          0.370    13.416    LED_number[3]_i_55_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.540 r  LED_number[3]_i_36/O
                         net (fo=7, routed)           0.759    14.299    LED_number1[7]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.423 r  LED_number[3]_i_17/O
                         net (fo=1, routed)           0.000    14.423    LED_number[3]_i_17_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.955 r  LED_number_reg[3]_i_8/CO[3]
                         net (fo=12, routed)          1.048    16.003    LED_number_reg[3]_i_8_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124    16.127 r  LED_number[3]_i_21/O
                         net (fo=1, routed)           0.492    16.619    LED_number[3]_i_21_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.004 f  LED_number_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           0.773    17.777    LED_number_reg[3]_i_10_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124    17.901 r  LED_number[1]_i_9/O
                         net (fo=2, routed)           0.173    18.074    LED_number[1]_i_9_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    18.198 r  LED_number[0]_i_3/O
                         net (fo=1, routed)           0.724    18.922    LED_number[0]_i_3_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.046 r  LED_number[0]_i_1/O
                         net (fo=1, routed)           0.000    19.046    LED_number[0]_i_1_n_0
    SLICE_X54Y22         FDCE                                         r  LED_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X54Y22         FDCE                                         r  LED_number_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.079    15.083    LED_number_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -19.046    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 th_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 4.409ns (52.894%)  route 3.926ns (47.106%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  th_reg[1]/Q
                         net (fo=7, routed)           0.920     6.491    th[1]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.299     6.790 r  current_number[15]_i_40/O
                         net (fo=1, routed)           0.000     6.790    current_number[15]_i_40_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.368 r  current_number_reg[15]_i_24/O[2]
                         net (fo=2, routed)           0.655     8.023    current_number_reg[15]_i_24_n_5
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.324 r  current_number[15]_i_32/O
                         net (fo=1, routed)           0.000     8.324    current_number[15]_i_32_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.725 r  current_number_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.725    current_number_reg[15]_i_23_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  current_number_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.842     9.901    C[9]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.303    10.204 r  current_number[12]_i_16/O
                         net (fo=1, routed)           0.000    10.204    current_number[12]_i_16_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.580 r  current_number_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.580    current_number_reg[12]_i_10_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.799 r  current_number_reg[15]_i_9/O[0]
                         net (fo=2, routed)           0.568    11.367    current_number_reg[15]_i_9_n_7
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.295    11.662 r  current_number[12]_i_8/O
                         net (fo=1, routed)           0.000    11.662    current_number[12]_i_8_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.212 r  current_number_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    current_number_reg[12]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.546 r  current_number_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.942    13.488    current_number_reg[15]_i_2_n_6
    SLICE_X58Y22         FDRE                                         r  current_number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  current_number_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)       -0.246    14.824    current_number_reg[14]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 th_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 4.297ns (52.408%)  route 3.902ns (47.592%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  th_reg[1]/Q
                         net (fo=7, routed)           0.920     6.491    th[1]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.299     6.790 r  current_number[15]_i_40/O
                         net (fo=1, routed)           0.000     6.790    current_number[15]_i_40_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.368 r  current_number_reg[15]_i_24/O[2]
                         net (fo=2, routed)           0.655     8.023    current_number_reg[15]_i_24_n_5
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.324 r  current_number[15]_i_32/O
                         net (fo=1, routed)           0.000     8.324    current_number[15]_i_32_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.725 r  current_number_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.725    current_number_reg[15]_i_23_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  current_number_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.842     9.901    C[9]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.303    10.204 r  current_number[12]_i_16/O
                         net (fo=1, routed)           0.000    10.204    current_number[12]_i_16_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.580 r  current_number_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.580    current_number_reg[12]_i_10_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.799 r  current_number_reg[15]_i_9/O[0]
                         net (fo=2, routed)           0.568    11.367    current_number_reg[15]_i_9_n_7
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.295    11.662 r  current_number[12]_i_8/O
                         net (fo=1, routed)           0.000    11.662    current_number[12]_i_8_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.212 r  current_number_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    current_number_reg[12]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.434 r  current_number_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.917    13.351    current_number_reg[15]_i_2_n_7
    SLICE_X61Y22         FDRE                                         r  current_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  current_number_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)       -0.278    14.792    current_number_reg[13]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 th_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 4.222ns (51.840%)  route 3.922ns (48.160%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  th_reg[1]/Q
                         net (fo=7, routed)           0.920     6.491    th[1]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.299     6.790 r  current_number[15]_i_40/O
                         net (fo=1, routed)           0.000     6.790    current_number[15]_i_40_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.368 r  current_number_reg[15]_i_24/O[2]
                         net (fo=2, routed)           0.655     8.023    current_number_reg[15]_i_24_n_5
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.324 r  current_number[15]_i_32/O
                         net (fo=1, routed)           0.000     8.324    current_number[15]_i_32_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.725 r  current_number_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.725    current_number_reg[15]_i_23_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  current_number_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.842     9.901    C[9]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.303    10.204 r  current_number[12]_i_16/O
                         net (fo=1, routed)           0.000    10.204    current_number[12]_i_16_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.580 r  current_number_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.580    current_number_reg[12]_i_10_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.697 r  current_number_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.697    current_number_reg[15]_i_9_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.916 r  current_number_reg[15]_i_8/O[0]
                         net (fo=2, routed)           0.883    11.799    current_number_reg[15]_i_8_n_7
    SLICE_X59Y19         LUT4 (Prop_lut4_I0_O)        0.295    12.094 r  current_number[15]_i_6/O
                         net (fo=1, routed)           0.000    12.094    current_number[15]_i_6_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.674 r  current_number_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.622    13.297    current_number_reg[15]_i_2_n_5
    SLICE_X58Y22         FDRE                                         r  current_number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  current_number_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)       -0.236    14.834    current_number_reg[15]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 th_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 4.105ns (51.004%)  route 3.943ns (48.996%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.419     5.571 r  th_reg[1]/Q
                         net (fo=7, routed)           0.920     6.491    th[1]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.299     6.790 r  current_number[15]_i_40/O
                         net (fo=1, routed)           0.000     6.790    current_number[15]_i_40_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.368 r  current_number_reg[15]_i_24/O[2]
                         net (fo=2, routed)           0.655     8.023    current_number_reg[15]_i_24_n_5
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.301     8.324 r  current_number[15]_i_32/O
                         net (fo=1, routed)           0.000     8.324    current_number[15]_i_32_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.725 r  current_number_reg[15]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.725    current_number_reg[15]_i_23_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.059 r  current_number_reg[15]_i_15/O[1]
                         net (fo=1, routed)           0.842     9.901    C[9]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.303    10.204 r  current_number[12]_i_16/O
                         net (fo=1, routed)           0.000    10.204    current_number[12]_i_16_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.580 r  current_number_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.580    current_number_reg[12]_i_10_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.799 r  current_number_reg[15]_i_9/O[0]
                         net (fo=2, routed)           0.568    11.367    current_number_reg[15]_i_9_n_7
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.295    11.662 r  current_number[12]_i_8/O
                         net (fo=1, routed)           0.000    11.662    current_number[12]_i_8_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.242 r  current_number_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.959    13.201    current_number_reg[12]_i_1_n_5
    SLICE_X58Y21         FDRE                                         r  current_number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  current_number_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDRE (Setup_fdre_C_D)       -0.279    14.793    current_number_reg[11]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 current_number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[10]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 2.209ns (27.652%)  route 5.780ns (72.348%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  current_number_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  current_number_reg[12]/Q
                         net (fo=13, routed)          1.542     7.105    current_number_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.296     7.401 f  current_number[0]_i_9/O
                         net (fo=1, routed)           0.433     7.834    current_number[0]_i_9_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.958 r  current_number[0]_i_6/O
                         net (fo=2, routed)           0.531     8.489    current_number[0]_i_6_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  current_number[0]_i_3/O
                         net (fo=16, routed)          1.482    10.095    current_number[0]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.219 r  current_number[4]_i_13/O
                         net (fo=1, routed)           0.806    11.024    current_number[4]_i_13_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    11.148 r  current_number[4]_i_8/O
                         net (fo=1, routed)           0.000    11.148    current_number[4]_i_8_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.698 r  current_number_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    current_number_reg[4]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  current_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    current_number_reg[8]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.146 r  current_number_reg[12]_i_1/O[1]
                         net (fo=3, routed)           0.986    13.133    current_number_reg[12]_i_1_n_6
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)       -0.284    14.802    current_number_reg[10]_replica
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.133    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 current_number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_number_reg[10]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 2.209ns (27.982%)  route 5.685ns (72.018%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.623     5.144    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  current_number_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  current_number_reg[12]/Q
                         net (fo=13, routed)          1.542     7.105    current_number_reg_n_0_[12]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.296     7.401 f  current_number[0]_i_9/O
                         net (fo=1, routed)           0.433     7.834    current_number[0]_i_9_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.958 r  current_number[0]_i_6/O
                         net (fo=2, routed)           0.531     8.489    current_number[0]_i_6_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.613 r  current_number[0]_i_3/O
                         net (fo=16, routed)          1.482    10.095    current_number[0]_i_3_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.219 r  current_number[4]_i_13/O
                         net (fo=1, routed)           0.806    11.024    current_number[4]_i_13_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    11.148 r  current_number[4]_i_8/O
                         net (fo=1, routed)           0.000    11.148    current_number[4]_i_8_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.698 r  current_number_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.698    current_number_reg[4]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.812 r  current_number_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.812    current_number_reg[8]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.146 r  current_number_reg[12]_i_1/O[1]
                         net (fo=3, routed)           0.892    13.039    current_number_reg[12]_i_1_n_6
    SLICE_X57Y20         FDRE                                         r  current_number_reg[10]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  current_number_reg[10]_replica_1/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)       -0.282    14.726    current_number_reg[10]_replica_1
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -13.039    
  -------------------------------------------------------------------
                         slack                                  1.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 left_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  left_enable_reg/Q
                         net (fo=18, routed)          0.120     1.731    left_enable_reg_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.048     1.779 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    led[8]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.107     1.590    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 left_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  left_enable_reg/Q
                         net (fo=18, routed)          0.121     1.732    left_enable_reg_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.049     1.781 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.781    led[9]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[9]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.107     1.590    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 left_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  left_enable_reg/Q
                         net (fo=18, routed)          0.120     1.731    left_enable_reg_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.045     1.776 r  led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.776    led[10]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.091     1.574    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 left_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  left_enable_reg/Q
                         net (fo=18, routed)          0.121     1.732    left_enable_reg_n_0
    SLICE_X0Y30          LUT4 (Prop_lut4_I1_O)        0.045     1.777 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.777    led[7]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[7]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092     1.575    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.659%)  route 0.189ns (50.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  led_reg[0]/Q
                         net (fo=4, routed)           0.189     1.801    led_OBUF[0]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    led[1]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.121     1.607    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  flag_reg/Q
                         net (fo=1, routed)           0.163     1.773    flag_reg_n_0
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.043     1.816 r  key_i_1/O
                         net (fo=1, routed)           0.000     1.816    key0
    SLICE_X54Y12         FDCE                                         r  key_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  key_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.131     1.577    key_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.171%)  route 0.127ns (33.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.148     1.620 r  led_reg[6]/Q
                         net (fo=4, routed)           0.127     1.747    led_OBUF[6]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.101     1.848 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.848    led[5]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.131     1.603    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.251ns (66.404%)  route 0.127ns (33.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.148     1.620 r  led_reg[5]/Q
                         net (fo=4, routed)           0.127     1.747    led_OBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.103     1.850 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     1.850    led[6]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.131     1.603    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 switch_modify_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_modify_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  switch_modify_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  switch_modify_reg/Q
                         net (fo=35, routed)          0.161     1.798    switch_modify_reg_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  switch_modify_i_1/O
                         net (fo=1, routed)           0.000     1.843    switch_modify_i_1_n_0
    SLICE_X60Y13         FDCE                                         r  switch_modify_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  switch_modify_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.594    switch_modify_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.247ns (66.045%)  route 0.127ns (33.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.148     1.620 r  led_reg[5]/Q
                         net (fo=4, routed)           0.127     1.747    led_OBUF[5]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.099     1.846 r  led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    led[4]_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.121     1.593    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   LED_number_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   LED_number_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   LED_number_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y20   LED_number_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   LED_number_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   LED_number_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   LED_number_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   LED_number_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_number_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_number_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   LED_number_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   LED_number_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   LED_number_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   LED_number_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   LED_number_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y21   LED_number_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_number_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   LED_number_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   LED_number_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   LED_number_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 3.977ns (44.506%)  route 4.959ns (55.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  led_reg[0]/Q
                         net (fo=4, routed)           4.959    10.564    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.085 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.085    led[0]
    L1                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.819ns  (logic 4.025ns (45.642%)  route 4.794ns (54.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  led_reg[2]/Q
                         net (fo=4, routed)           4.794    10.462    led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.970 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.970    led[2]
    N3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.036ns (46.512%)  route 4.641ns (53.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  led_reg[3]/Q
                         net (fo=4, routed)           4.641    10.310    led_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.828 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.828    led[3]
    P3                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.033ns (50.164%)  route 4.007ns (49.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  led_reg[1]/Q
                         net (fo=5, routed)           4.007     9.675    led_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.191 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.191    led[1]
    P1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.425ns (55.629%)  route 3.530ns (44.371%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  LED_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  LED_number_reg[3]/Q
                         net (fo=7, routed)           1.462     7.059    LED_number[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.152     7.211 r  seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068     9.279    seven_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755    13.035 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.035    seven_seg[0]
    U7                                                                r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.158ns (52.988%)  route 3.689ns (47.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.478     5.628 r  led_reg[6]/Q
                         net (fo=4, routed)           3.689     9.318    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.680    12.998 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.998    led[6]
    V3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.022ns (52.593%)  route 3.625ns (47.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  led_reg[4]/Q
                         net (fo=4, routed)           3.625     9.293    led_OBUF[4]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.797 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.797    led[4]
    U3                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.401ns (58.395%)  route 3.136ns (41.605%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  LED_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  LED_number_reg[3]/Q
                         net (fo=7, routed)           1.472     7.069    LED_number[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.150     7.219 r  seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.883    seven_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.733    12.616 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.616    seven_seg[5]
    W6                                                                r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.146ns (55.369%)  route 3.342ns (44.631%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  LED_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.518     5.597 f  LED_number_reg[3]/Q
                         net (fo=7, routed)           1.472     7.069    LED_number[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.193 r  seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.870     9.064    seven_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.568 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.568    seven_seg[1]
    V5                                                                r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 4.180ns (57.059%)  route 3.146ns (42.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.478     5.628 r  led_reg[5]/Q
                         net (fo=4, routed)           3.146     8.774    led_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.702    12.477 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.477    led[5]
    W3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_node_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_node[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.365ns (78.268%)  route 0.379ns (21.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDCE                                         r  led_node_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  led_node_reg[2]/Q
                         net (fo=1, routed)           0.379     1.986    led_node_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.210 r  led_node_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.210    led_node[2]
    V4                                                                r  led_node[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_node_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_node[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.364ns (76.786%)  route 0.412ns (23.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  led_node_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  led_node_reg[1]/Q
                         net (fo=1, routed)           0.412     2.041    led_node_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.241 r  led_node_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.241    led_node[1]
    U4                                                                r  led_node[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_node_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_node[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.368ns (76.767%)  route 0.414ns (23.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  led_node_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  led_node_reg[0]/Q
                         net (fo=1, routed)           0.414     2.042    led_node_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.246 r  led_node_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.246    led_node[0]
    U2                                                                r  led_node[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_node_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_node[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.413ns (78.368%)  route 0.390ns (21.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  led_node_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148     1.612 r  led_node_reg[3]/Q
                         net (fo=1, routed)           0.390     2.002    led_node_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.268 r  led_node_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.268    led_node[3]
    W4                                                                r  led_node[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.351ns (72.533%)  route 0.512ns (27.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  led_reg[12]/Q
                         net (fo=4, routed)           0.512     2.124    led_OBUF[12]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.334 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.334    led[12]
    V19                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.351ns (70.563%)  route 0.563ns (29.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  led_reg[11]/Q
                         net (fo=4, routed)           0.563     2.176    led_OBUF[11]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.385 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.385    led[11]
    W18                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.384ns (70.514%)  route 0.579ns (29.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  led_reg[13]/Q
                         net (fo=4, routed)           0.579     2.178    led_OBUF[13]
    U19                  OBUF (Prop_obuf_I_O)         1.256     3.434 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.434    led[13]
    U19                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.412ns (71.697%)  route 0.557ns (28.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  led_reg[14]/Q
                         net (fo=5, routed)           0.557     2.156    led_OBUF[14]
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.440 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.440    led[14]
    E19                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.357ns (64.288%)  route 0.754ns (35.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  led_reg[10]/Q
                         net (fo=4, routed)           0.754     2.365    led_OBUF[10]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.580 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.580    led[10]
    U15                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_number_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.422ns (66.363%)  route 0.721ns (33.637%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  LED_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  LED_number_reg[2]/Q
                         net (fo=7, routed)           0.352     1.932    LED_number[2]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.977 r  seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.369     2.346    seven_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.583 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.583    seven_seg[3]
    V8                                                                r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.714ns  (logic 1.572ns (16.185%)  route 8.142ns (83.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.260     9.714    current_number[15]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  current_number_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  current_number_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.572ns (16.201%)  route 8.132ns (83.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.251     9.704    current_number[15]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  current_number_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  current_number_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.658ns  (logic 1.572ns (16.279%)  route 8.085ns (83.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.204     9.658    current_number[15]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[10]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.658ns  (logic 1.572ns (16.279%)  route 8.085ns (83.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.204     9.658    current_number[15]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[10]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.658ns  (logic 1.572ns (16.279%)  route 8.085ns (83.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.204     9.658    current_number[15]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  current_number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.658ns  (logic 1.572ns (16.279%)  route 8.085ns (83.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.204     9.658    current_number[15]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  current_number_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  current_number_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.627ns  (logic 1.572ns (16.331%)  route 8.055ns (83.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.174     9.627    current_number[15]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  current_number_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  current_number_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.525ns  (logic 1.572ns (16.507%)  route 7.953ns (83.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.071     9.525    current_number[15]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  current_number_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  current_number_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.525ns  (logic 1.572ns (16.507%)  route 7.953ns (83.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.071     9.525    current_number[15]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  current_number_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.506     4.847    clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  current_number_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_number_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.508ns  (logic 1.572ns (16.536%)  route 7.936ns (83.464%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  rst_IBUF_inst/O
                         net (fo=177, routed)         6.881     8.330    rst_IBUF
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.454 r  current_number[15]_i_1/O
                         net (fo=18, routed)          1.054     9.508    current_number[15]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  current_number_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  current_number_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            left_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.219ns (27.023%)  route 0.592ns (72.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.592     0.812    b1_IBUF
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.264ns (30.549%)  route 0.601ns (69.451%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.601     0.820    b1_IBUF
    SLICE_X2Y30          LUT3 (Prop_lut3_I1_O)        0.045     0.865 r  enable_i_1/O
                         net (fo=1, routed)           0.000     0.865    enable_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  enable_reg/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.264ns (30.451%)  route 0.604ns (69.549%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  b1_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.823    b1_IBUF
    SLICE_X1Y31          LUT5 (Prop_lut5_I0_O)        0.045     0.868 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.868    led[0]_i_1_n_0
    SLICE_X1Y31          FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            right_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.267ns (30.789%)  route 0.601ns (69.211%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  b1_IBUF_inst/O
                         net (fo=7, routed)           0.601     0.820    b1_IBUF
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.048     0.868 r  right_enable_i_1/O
                         net (fo=1, routed)           0.000     0.868    right_enable_i_1_n_0
    SLICE_X2Y30          FDCE                                         r  right_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  right_enable_reg/C

Slack:                    inf
  Source:                 b2
                            (input port)
  Destination:            left_enable_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.264ns (27.393%)  route 0.700ns (72.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b2 (IN)
                         net (fo=0)                   0.000     0.000    b2
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b2_IBUF_inst/O
                         net (fo=4, routed)           0.585     0.804    b2_IBUF
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.045     0.849 r  left_enable_i_1/O
                         net (fo=1, routed)           0.115     0.965    led1
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  left_enable_reg/C

Slack:                    inf
  Source:                 seg_switch[10]
                            (input port)
  Destination:            seg_number_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.226ns (22.571%)  route 0.775ns (77.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  seg_switch[10] (IN)
                         net (fo=0)                   0.000     0.000    seg_switch[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  seg_switch_IBUF[10]_inst/O
                         net (fo=5, routed)           0.775     1.001    seg_switch_IBUF[10]
    SLICE_X62Y12         FDCE                                         r  seg_number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X62Y12         FDCE                                         r  seg_number_reg[10]/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.264ns (26.279%)  route 0.742ns (73.721%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.742     0.961    b1_IBUF
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.006 r  led[15]_i_2/O
                         net (fo=1, routed)           0.000     1.006    led[15]_i_2_n_0
    SLICE_X2Y31          FDCE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  led_reg[15]/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            led_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.264ns (25.077%)  route 0.790ns (74.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.677     0.896    b1_IBUF
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  led[15]_i_1/O
                         net (fo=16, routed)          0.113     1.054    led[15]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[10]/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            led_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.264ns (25.077%)  route 0.790ns (74.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.677     0.896    b1_IBUF
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  led[15]_i_1/O
                         net (fo=16, routed)          0.113     1.054    led[15]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            led_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.264ns (25.077%)  route 0.790ns (74.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  b1_IBUF_inst/O
                         net (fo=7, routed)           0.677     0.896    b1_IBUF
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  led[15]_i_1/O
                         net (fo=16, routed)          0.113     1.054    led[15]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  led_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  led_reg[8]/C





