# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_3  \
"../../../../Lab_ADC_Finalized.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Lab_ADC_Finalized.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
