// Seed: 2118153527
module module_0 #(
    parameter id_4 = 32'd42
) ();
  logic id_1;
  assign id_1 = id_1;
  always @(posedge -1 + 1) begin : LABEL_0
    disable id_2;
  end
  wire id_3[$realtime : -1];
  wire [-1 : 1] _id_4;
  wire [id_4 : 1] id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3
);
  logic id_5 = -1'h0;
  module_0 modCall_1 ();
endmodule
