#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jul  5 02:10:22 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L3' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L0' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'ad_delay/EN/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/clk_out/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divsquare/cnt[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[12]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/addr_bus_rd_ce[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/addr_bus_rd_oce[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Fri Jul  5 02:10:27 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           2  {divadf2/clk_out/opit_0_inv/Q}
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           2  {ad_delay/EN/opit_0_inv/Q}
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                81           2  {divadf/clk_out/opit_0_inv/Q}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 2           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf2/clk_out/Q[0]_Inferred           
 Inferred_clock_group_0        asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_1        asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_2        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_3        asynchronous               f_measure/gate/Q[0]_Inferred            
 Inferred_clock_group_6        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                              1.000 MHz     142.389 MHz       1000.000          7.023        992.977
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     142.389 MHz       1000.000          7.023        992.977
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     142.389 MHz       1000.000          7.023        992.977
 clk_fx_Inferred              1.000 MHz     429.000 MHz       1000.000          2.331        997.669
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   992.977       0.000              0            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   992.977       0.000              0            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   992.977       0.000              0            404
 clk_fx_Inferred        clk_fx_Inferred            997.669       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                    -0.518     -17.264             90            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                    -0.518     -17.264             90            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.518     -17.264             90            404
 clk_fx_Inferred        clk_fx_Inferred              0.492       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     498.422       0.000              0             81
 ad_delay/EN/Q[0]_Inferred                         498.555       0.000              0             81
 divadf/clk_out/Q[0]_Inferred                      498.435       0.000              0             81
 clk_fx_Inferred                                   499.489       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.121       0.000              0             31
 sys_clk_Inferred                                  499.491       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   994.496       0.000              0            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   994.496       0.000              0            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   994.496       0.000              0            404
 clk_fx_Inferred        clk_fx_Inferred            998.057       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                    -0.259      -0.631              9            404
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                    -0.259      -0.631              9            404
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.259      -0.631              9            404
 clk_fx_Inferred        clk_fx_Inferred              0.417       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     499.225       0.000              0             81
 ad_delay/EN/Q[0]_Inferred                         499.242       0.000              0             81
 divadf/clk_out/Q[0]_Inferred                      499.028       0.000              0             81
 clk_fx_Inferred                                   499.654       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.661       0.000              0             31
 sys_clk_Inferred                                  499.654       0.000              0              2
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.163
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.006       3.308         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.261       3.569 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.435       5.004         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.164       5.168 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.574       5.742         fifo/_N2848      
                                                         0.276       6.018 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.018         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.097       6.115 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.115         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.060       6.175 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.175         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.097       6.272 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.272         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.060       6.332 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.332         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.097       6.429 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.429         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.381       6.810 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.612       7.422         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.164       7.586 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.890       8.476         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.521       8.997 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.428       9.425         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.425         Logic Levels: 7  
                                                                                   Logic: 2.178ns(35.606%), Route: 3.939ns(64.394%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705    1000.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304    1001.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.154    1002.163         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.419    1002.582                          
 clock uncertainty                                      -0.050    1002.532                          

 Setup time                                             -0.130    1002.402                          

 Data required time                                               1002.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.402                          
 Data arrival time                                                  -9.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.977                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.651
  Launch Clock Delay      :  3.285
  Clock Pessimism Removal :  0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       3.285         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       3.546 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       5.384         wr_en            
 CLMA_114_300/Y0                   td                    0.164       5.548 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       3.386       8.934         fifo/_N0         
 DRM_62_104/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   8.934         Logic Levels: 1  
                                                                                   Logic: 0.425ns(7.523%), Route: 5.224ns(92.477%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705    1000.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304    1001.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.642    1002.651         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.314    1002.965                          
 clock uncertainty                                      -0.050    1002.915                          

 Setup time                                              0.018    1002.933                          

 Data required time                                               1002.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.933                          
 Data arrival time                                                  -8.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.999                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.422
  Launch Clock Delay      :  3.285
  Clock Pessimism Removal :  0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       3.285         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       3.546 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       5.384         wr_en            
 CLMA_114_300/Y0                   td                    0.164       5.548 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.880       8.428         fifo/_N0         
 DRM_62_144/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   8.428         Logic Levels: 1  
                                                                                   Logic: 0.425ns(8.264%), Route: 4.718ns(91.736%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705    1000.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304    1001.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.413    1002.422         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.314    1002.736                          
 clock uncertainty                                      -0.050    1002.686                          

 Setup time                                              0.018    1002.704                          

 Data required time                                               1002.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.704                          
 Data arrival time                                                  -8.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.276                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.997
  Launch Clock Delay      :  2.041
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705       0.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304       1.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.032       2.041         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.223       2.264 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.064       3.328         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   3.328         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.327%), Route: 1.064ns(82.673%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       3.997         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.293       3.704                          
 clock uncertainty                                       0.000       3.704                          

 Hold time                                               0.142       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                  -3.328                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.518                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  1.709
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705       0.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304       1.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.700       1.709         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.223       1.932 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        1.055       2.987         data_reg[0]      
 DRM_122_288/DA0[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.987         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.449%), Route: 1.055ns(82.551%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.451       3.753         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.396       3.357                          
 clock uncertainty                                       0.000       3.357                          

 Hold time                                               0.137       3.494                          

 Data required time                                                  3.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.494                          
 Data arrival time                                                  -2.987                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.507                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.997
  Launch Clock Delay      :  2.165
  Clock Pessimism Removal :  -0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.705       0.705         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.304       1.009 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.156       2.165         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.223       2.388 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.978       3.366         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   3.366         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.568%), Route: 0.978ns(81.432%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.925       0.925         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.377       1.302 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       3.997         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.293       3.704                          
 clock uncertainty                                       0.000       3.704                          

 Hold time                                               0.142       3.846                          

 Data required time                                                  3.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.846                          
 Data arrival time                                                  -3.366                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.480                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.475
  Launch Clock Delay      :  2.436
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.006       2.436         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.261       2.697 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.435       4.132         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.164       4.296 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.574       4.870         fifo/_N2848      
                                                         0.276       5.146 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.146         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.097       5.243 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.243         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.060       5.303 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.303         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.097       5.400 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.400         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.060       5.460 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.460         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.097       5.557 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.557         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.381       5.938 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.612       6.550         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.164       6.714 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.890       7.604         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.521       8.125 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.428       8.553         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.553         Logic Levels: 7  
                                                                                   Logic: 2.178ns(35.606%), Route: 3.939ns(64.394%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178    1000.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143    1000.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.154    1001.475         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.235    1001.710                          
 clock uncertainty                                      -0.050    1001.660                          

 Setup time                                             -0.130    1001.530                          

 Data required time                                               1001.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.530                          
 Data arrival time                                                  -8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.977                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.963
  Launch Clock Delay      :  2.413
  Clock Pessimism Removal :  0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       2.413         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       2.674 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       4.512         wr_en            
 CLMA_114_300/Y0                   td                    0.164       4.676 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       3.386       8.062         fifo/_N0         
 DRM_62_104/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   8.062         Logic Levels: 1  
                                                                                   Logic: 0.425ns(7.523%), Route: 5.224ns(92.477%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178    1000.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143    1000.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.642    1001.963         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.130    1002.093                          
 clock uncertainty                                      -0.050    1002.043                          

 Setup time                                              0.018    1002.061                          

 Data required time                                               1002.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.061                          
 Data arrival time                                                  -8.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.999                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.734
  Launch Clock Delay      :  2.413
  Clock Pessimism Removal :  0.130

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       2.413         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       2.674 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       4.512         wr_en            
 CLMA_114_300/Y0                   td                    0.164       4.676 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.880       7.556         fifo/_N0         
 DRM_62_144/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.556         Logic Levels: 1  
                                                                                   Logic: 0.425ns(8.264%), Route: 4.718ns(91.736%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178    1000.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143    1000.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.413    1001.734         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.130    1001.864                          
 clock uncertainty                                      -0.050    1001.814                          

 Setup time                                              0.018    1001.832                          

 Data required time                                               1001.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.832                          
 Data arrival time                                                  -7.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.276                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  1.353
  Clock Pessimism Removal :  -0.109

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178       0.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143       0.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.032       1.353         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.223       1.576 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.064       2.640         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   2.640         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.327%), Route: 1.064ns(82.673%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       3.125         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.109       3.016                          
 clock uncertainty                                       0.000       3.016                          

 Hold time                                               0.142       3.158                          

 Data required time                                                  3.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.158                          
 Data arrival time                                                  -2.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.518                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.881
  Launch Clock Delay      :  1.021
  Clock Pessimism Removal :  -0.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178       0.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143       0.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.700       1.021         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.223       1.244 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        1.055       2.299         data_reg[0]      
 DRM_122_288/DA0[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.299         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.449%), Route: 1.055ns(82.551%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.451       2.881         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.212       2.669                          
 clock uncertainty                                       0.000       2.669                          

 Hold time                                               0.137       2.806                          

 Data required time                                                  2.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.806                          
 Data arrival time                                                  -2.299                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.507                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  1.477
  Clock Pessimism Removal :  -0.109

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.178       0.178         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.143       0.321 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.156       1.477         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.223       1.700 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.978       2.678         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   2.678         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.568%), Route: 0.978ns(81.432%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.261       0.261         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.169       0.430 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       3.125         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.109       3.016                          
 clock uncertainty                                       0.000       3.016                          

 Hold time                                               0.142       3.158                          

 Data required time                                                  3.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.158                          
 Data arrival time                                                  -2.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.480                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.951
  Launch Clock Delay      :  4.280
  Clock Pessimism Removal :  0.603

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.006       4.280         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.261       4.541 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.435       5.976         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.164       6.140 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.574       6.714         fifo/_N2848      
                                                         0.276       6.990 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.990         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.097       7.087 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.087         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.060       7.147 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.147         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.097       7.244 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.244         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.060       7.304 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.304         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.097       7.401 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.401         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.381       7.782 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.612       8.394         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.164       8.558 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.890       9.448         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.521       9.969 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.428      10.397         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.397         Logic Levels: 7  
                                                                                   Logic: 2.178ns(35.606%), Route: 3.939ns(64.394%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488    1001.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309    1001.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.154    1002.951         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.603    1003.554                          
 clock uncertainty                                      -0.050    1003.504                          

 Setup time                                             -0.130    1003.374                          

 Data required time                                               1003.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.374                          
 Data arrival time                                                 -10.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.977                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.439
  Launch Clock Delay      :  4.257
  Clock Pessimism Removal :  0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       4.257         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       4.518 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       6.356         wr_en            
 CLMA_114_300/Y0                   td                    0.164       6.520 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       3.386       9.906         fifo/_N0         
 DRM_62_104/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.906         Logic Levels: 1  
                                                                                   Logic: 0.425ns(7.523%), Route: 5.224ns(92.477%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488    1001.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309    1001.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.642    1003.439         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.498    1003.937                          
 clock uncertainty                                      -0.050    1003.887                          

 Setup time                                              0.018    1003.905                          

 Data required time                                               1003.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.905                          
 Data arrival time                                                  -9.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.999                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  4.257
  Clock Pessimism Removal :  0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.983       4.257         _N2194           
 CLMA_98_229/CLK                                                           r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_98_229/Q0                    tco                   0.261       4.518 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.838       6.356         wr_en            
 CLMA_114_300/Y0                   td                    0.164       6.520 r       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.880       9.400         fifo/_N0         
 DRM_62_144/WEA[0]                                                         r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   9.400         Logic Levels: 1  
                                                                                   Logic: 0.425ns(8.264%), Route: 4.718ns(91.736%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488    1001.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309    1001.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.413    1003.210         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.498    1003.708                          
 clock uncertainty                                      -0.050    1003.658                          

 Setup time                                              0.018    1003.676                          

 Data required time                                               1003.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.676                          
 Data arrival time                                                  -9.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.276                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.969
  Launch Clock Delay      :  2.829
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488       1.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309       1.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.032       2.829         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.223       3.052 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.064       4.116         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   4.116         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.327%), Route: 1.064ns(82.673%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       4.969         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.477       4.492                          
 clock uncertainty                                       0.000       4.492                          

 Hold time                                               0.142       4.634                          

 Data required time                                                  4.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.634                          
 Data arrival time                                                  -4.116                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.518                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.648  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.725
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  -0.580

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488       1.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309       1.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.700       2.497         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.223       2.720 f       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        1.055       3.775         data_reg[0]      
 DRM_122_288/DA0[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.775         Logic Levels: 0  
                                                                                   Logic: 0.223ns(17.449%), Route: 1.055ns(82.551%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.451       4.725         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.580       4.145                          
 clock uncertainty                                       0.000       4.145                          

 Hold time                                               0.137       4.282                          

 Data required time                                                  4.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.282                          
 Data arrival time                                                  -3.775                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.507                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.969
  Launch Clock Delay      :  2.953
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.488       1.488         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.309       1.797 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.156       2.953         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.223       3.176 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.978       4.154         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   4.154         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.568%), Route: 0.978ns(81.432%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.892       1.892         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.382       2.274 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.695       4.969         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.477       4.492                          
 clock uncertainty                                       0.000       4.492                          

 Hold time                                               0.142       4.634                          

 Data required time                                                  4.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.634                          
 Data arrival time                                                  -4.154                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.480                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  3.950
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.814       3.950         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q2                   tco                   0.261       4.211 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.450       4.661         f_measure/cnt_fx [2]
 CLMA_130_160/COUT                 td                    0.326       4.987 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.987         f_measure/_N1608 
                                                         0.060       5.047 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.047         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.097       5.144 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.144         f_measure/_N1612 
                                                         0.060       5.204 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.204         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.097       5.301 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.301         f_measure/_N1616 
                                                         0.060       5.361 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.361         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.097       5.458 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.458         f_measure/_N1620 
                                                         0.060       5.518 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.518         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.097       5.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.615         f_measure/_N1624 
                                                         0.060       5.675 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.675         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.097       5.772 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.772         f_measure/_N1628 
                                                         0.060       5.832 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.832         f_measure/_N1630 
 CLMA_130_188/COUT                 td                    0.097       5.929 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.929         f_measure/_N1632 
                                                         0.059       5.988 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.988         f_measure/_N1634 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.988         Logic Levels: 7  
                                                                                   Logic: 1.588ns(77.920%), Route: 0.450ns(22.080%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.516    1003.340         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.538    1003.878                          
 clock uncertainty                                      -0.050    1003.828                          

 Setup time                                             -0.171    1003.657                          

 Data required time                                               1003.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.657                          
 Data arrival time                                                  -5.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.669                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.340
  Launch Clock Delay      :  3.950
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.814       3.950         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q2                   tco                   0.261       4.211 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.450       4.661         f_measure/cnt_fx [2]
 CLMA_130_160/COUT                 td                    0.326       4.987 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.987         f_measure/_N1608 
                                                         0.060       5.047 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.047         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.097       5.144 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.144         f_measure/_N1612 
                                                         0.060       5.204 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.204         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.097       5.301 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.301         f_measure/_N1616 
                                                         0.060       5.361 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.361         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.097       5.458 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.458         f_measure/_N1620 
                                                         0.060       5.518 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.518         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.097       5.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.615         f_measure/_N1624 
                                                         0.060       5.675 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.675         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.097       5.772 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.772         f_measure/_N1628 
                                                         0.060       5.832 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.832         f_measure/_N1630 
 CLMA_130_188/COUT                 td                    0.095       5.927 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.927         f_measure/_N1632 
 CLMA_130_192/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.927         Logic Levels: 7  
                                                                                   Logic: 1.527ns(77.238%), Route: 0.450ns(22.762%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.516    1003.340         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.878                          
 clock uncertainty                                      -0.050    1003.828                          

 Setup time                                             -0.171    1003.657                          

 Data required time                                               1003.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.657                          
 Data arrival time                                                  -5.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.730                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.335
  Launch Clock Delay      :  3.950
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.814       3.950         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q2                   tco                   0.261       4.211 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.450       4.661         f_measure/cnt_fx [2]
 CLMA_130_160/COUT                 td                    0.326       4.987 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.987         f_measure/_N1608 
                                                         0.060       5.047 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.047         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.097       5.144 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.144         f_measure/_N1612 
                                                         0.060       5.204 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.204         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.097       5.301 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.301         f_measure/_N1616 
                                                         0.060       5.361 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.361         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.097       5.458 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.458         f_measure/_N1620 
                                                         0.060       5.518 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.518         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.097       5.615 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.615         f_measure/_N1624 
                                                         0.060       5.675 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.675         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.097       5.772 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.772         f_measure/_N1628 
                                                         0.059       5.831 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.831         f_measure/_N1630 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.831         Logic Levels: 6  
                                                                                   Logic: 1.431ns(76.077%), Route: 0.450ns(23.923%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.511    1003.335         ntclkbufg_1      
 CLMA_130_188/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.873                          
 clock uncertainty                                      -0.050    1003.823                          

 Setup time                                             -0.171    1003.652                          

 Data required time                                               1003.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.652                          
 Data arrival time                                                  -5.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.821                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.536       3.360         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q0                   tco                   0.223       3.583 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.727         f_measure/cnt_fx [0]
 CLMA_130_160/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.727         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.814       3.950         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.125       3.235                          

 Data required time                                                  3.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.235                          
 Data arrival time                                                  -3.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.536       3.360         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q0                   tco                   0.223       3.583 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.727         f_measure/cnt_fx [0]
 CLMA_130_160/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.727         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.814       3.950         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.127       3.233                          

 Data required time                                                  3.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.233                          
 Data arrival time                                                  -3.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[25]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[25]/opit_0_inv_A2Q21/I01
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.925
  Launch Clock Delay      :  3.335
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.511       3.335         ntclkbufg_1      
 CLMA_130_188/CLK                                                          r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/CLK

 CLMA_130_188/Q0                   tco                   0.223       3.558 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.144       3.702         f_measure/cnt_fx [24]
 CLMA_130_188/A1                                                           f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.702         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.789       3.925         ntclkbufg_1      
 CLMA_130_188/CLK                                                          r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.335                          
 clock uncertainty                                       0.000       3.335                          

 Hold time                                              -0.166       3.169                          

 Data required time                                                  3.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.169                          
 Data arrival time                                                  -3.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.809       4.373         ntclkbufg_0      
 CLMA_130_165/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_165/Q0                   tco                   0.261       4.634 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.574       5.208         trans/flag [0]   
 CLMS_126_157/Y1                   td                    0.271       5.479 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.276       6.755         _N2194           
 IOL_151_89/DO                     td                    0.122       6.877 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.877         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788       9.665 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       9.822         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   9.822         Logic Levels: 3  
                                                                                   Logic: 3.442ns(63.168%), Route: 2.007ns(36.832%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.809       4.373         ntclkbufg_0      
 CLMA_130_165/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_165/Q0                   tco                   0.261       4.634 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.574       5.208         trans/flag [0]   
 CLMS_126_157/Y1                   td                    0.271       5.479 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.927       6.406         _N2194           
 IOL_151_134/DO                    td                    0.122       6.528 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.528         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       9.316 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       9.387         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   9.387         Logic Levels: 3  
                                                                                   Logic: 3.442ns(68.648%), Route: 1.572ns(31.352%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    1.100       1.241 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.241         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.111       1.352 r       rst_ibuf/opit_1/OUT
                                   net (fanout=180)      4.116       5.468         nt_rst           
 DRM_34_288/RSTA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.468         Logic Levels: 2  
                                                                                   Logic: 1.211ns(22.147%), Route: 4.257ns(77.853%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.628       1.702         nt_adc_data1[5]  
 CLMS_114_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.702         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.458%), Route: 0.673ns(39.542%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 f       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    1.020       1.094 f       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       1.094         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.095       1.189 f       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.625       1.814         nt_adc_data1[9]  
 CLMA_126_168/M0                                                           f       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.814         Logic Levels: 2  
                                                                                   Logic: 1.115ns(61.466%), Route: 0.699ns(38.534%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[8] (port)
Endpoint    : adget/data_reg[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 r       adc_data1[8] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[8]     
 IOBD_152_138/DIN                  td                    0.935       1.009 r       adc_data1_ibuf[8]/opit_0/O
                                   net (fanout=1)        0.000       1.009         adc_data1_ibuf[8]/ntD
 IOL_151_138/RX_DATA_DD            td                    0.094       1.103 r       adc_data1_ibuf[8]/opit_1/OUT
                                   net (fanout=1)        0.743       1.846         nt_adc_data1[8]  
 CLMA_118_149/M0                                                           r       adget/data_reg[4]/opit_0_inv/D

 Data arrival time                                                   1.846         Logic Levels: 2  
                                                                                   Logic: 1.029ns(55.742%), Route: 0.817ns(44.258%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.804
  Launch Clock Delay      :  2.529
  Clock Pessimism Removal :  0.221

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.498       2.529         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.209       2.738 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.100       3.838         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.131       3.969 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.472       4.441         fifo/_N2848      
                                                         0.221       4.662 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.662         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.083       4.745 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.745         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.055       4.800 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.800         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.083       4.883 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.883         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.055       4.938 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.938         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.083       5.021 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.021         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.305       5.326 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.473       5.799         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.131       5.930 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.696       6.626         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.418       7.044 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.364       7.408         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.408         Logic Levels: 7  
                                                                                   Logic: 1.774ns(36.360%), Route: 3.105ns(63.640%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589    1000.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269    1000.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.946    1001.804         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.221    1002.025                          
 clock uncertainty                                      -0.050    1001.975                          

 Setup time                                             -0.071    1001.904                          

 Data required time                                               1001.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.904                          
 Data arrival time                                                  -7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.496                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.106
  Clock Pessimism Removal :  0.175

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       2.106         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       2.312 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       4.127         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       4.319 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.820       7.139         fifo/_N0         
 DRM_62_104/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.139         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.908%), Route: 4.635ns(92.092%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589    1000.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269    1000.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.393    1002.251         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.175    1002.426                          
 clock uncertainty                                      -0.050    1002.376                          

 Setup time                                              0.010    1002.386                          

 Data required time                                               1002.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.386                          
 Data arrival time                                                  -7.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.247                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.067
  Launch Clock Delay      :  2.106
  Clock Pessimism Removal :  0.175

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       2.106         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       2.312 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       4.127         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       4.319 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.400       6.719         fifo/_N0         
 DRM_62_144/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.719         Logic Levels: 1  
                                                                                   Logic: 0.398ns(8.628%), Route: 4.215ns(91.372%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_112/Q0                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589    1000.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269    1000.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.209    1002.067         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.175    1002.242                          
 clock uncertainty                                      -0.050    1002.192                          

 Setup time                                              0.010    1002.202                          

 Data required time                                               1002.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.202                          
 Data arrival time                                                  -6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.483                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.960
  Launch Clock Delay      :  1.428
  Clock Pessimism Removal :  -0.220

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589       0.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269       0.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.570       1.428         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.198       1.626 r       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        0.918       2.544         data_reg[0]      
 DRM_122_288/DA0[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   2.544         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.742%), Route: 0.918ns(82.258%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.929       2.960         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.220       2.740                          
 clock uncertainty                                       0.000       2.740                          

 Hold time                                               0.063       2.803                          

 Data required time                                                  2.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.803                          
 Data arrival time                                                  -2.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  1.707
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589       0.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269       0.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.849       1.707         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.198       1.905 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.016       2.921         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   2.921         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.310%), Route: 1.016ns(83.690%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       3.147         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.173       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                               0.052       3.026                          

 Data required time                                                  3.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.026                          
 Data arrival time                                                  -2.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.105                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  1.803
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.589       0.589         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.269       0.858 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.945       1.803         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.197       2.000 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.936       2.936         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   2.936         Logic Levels: 0  
                                                                                   Logic: 0.197ns(17.387%), Route: 0.936ns(82.613%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_112/Q0                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.729       0.729         ad_clk_3         
 CLMS_126_157/Y1                   td                    0.302       1.031 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       3.147         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.173       2.974                          
 clock uncertainty                                       0.000       2.974                          

 Hold time                                               0.063       3.037                          

 Data required time                                                  3.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.037                          
 Data arrival time                                                  -2.936                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.242
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  0.127

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.498       1.873         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.209       2.082 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.100       3.182         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.131       3.313 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.472       3.785         fifo/_N2848      
                                                         0.221       4.006 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.006         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.083       4.089 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.089         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.055       4.144 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.144         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.083       4.227 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.227         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.055       4.282 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.282         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.083       4.365 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.365         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.305       4.670 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.473       5.143         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.131       5.274 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.696       5.970         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.418       6.388 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.364       6.752         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.752         Logic Levels: 7  
                                                                                   Logic: 1.774ns(36.360%), Route: 3.105ns(63.640%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170    1000.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126    1000.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.946    1001.242         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.127    1001.369                          
 clock uncertainty                                      -0.050    1001.319                          

 Setup time                                             -0.071    1001.248                          

 Data required time                                               1001.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.248                          
 Data arrival time                                                  -6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.496                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.689
  Launch Clock Delay      :  1.450
  Clock Pessimism Removal :  0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       1.450         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       1.656 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       3.471         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       3.663 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.820       6.483         fifo/_N0         
 DRM_62_104/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.483         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.908%), Route: 4.635ns(92.092%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170    1000.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126    1000.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.393    1001.689         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.081    1001.770                          
 clock uncertainty                                      -0.050    1001.720                          

 Setup time                                              0.010    1001.730                          

 Data required time                                               1001.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.730                          
 Data arrival time                                                  -6.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.247                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  1.450
  Clock Pessimism Removal :  0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       1.450         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       1.656 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       3.471         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       3.663 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.400       6.063         fifo/_N0         
 DRM_62_144/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   6.063         Logic Levels: 1  
                                                                                   Logic: 0.398ns(8.628%), Route: 4.215ns(91.372%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_126_157/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170    1000.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126    1000.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.209    1001.505         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.081    1001.586                          
 clock uncertainty                                      -0.050    1001.536                          

 Setup time                                              0.010    1001.546                          

 Data required time                                               1001.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.546                          
 Data arrival time                                                  -6.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.483                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.304
  Launch Clock Delay      :  0.866
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170       0.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126       0.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.570       0.866         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.198       1.064 r       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        0.918       1.982         data_reg[0]      
 DRM_122_288/DA0[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   1.982         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.742%), Route: 0.918ns(82.258%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.929       2.304         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.126       2.178                          
 clock uncertainty                                       0.000       2.178                          

 Hold time                                               0.063       2.241                          

 Data required time                                                  2.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.241                          
 Data arrival time                                                  -1.982                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.491
  Launch Clock Delay      :  1.145
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170       0.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126       0.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.849       1.145         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.198       1.343 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.016       2.359         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   2.359         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.310%), Route: 1.016ns(83.690%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       2.491         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.079       2.412                          
 clock uncertainty                                       0.000       2.412                          

 Hold time                                               0.052       2.464                          

 Data required time                                                  2.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.464                          
 Data arrival time                                                  -2.359                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.105                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.491
  Launch Clock Delay      :  1.241
  Clock Pessimism Removal :  -0.079

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.170       0.170         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.126       0.296 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.945       1.241         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.197       1.438 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.936       2.374         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   2.374         Logic Levels: 0  
                                                                                   Logic: 0.197ns(17.387%), Route: 0.936ns(82.613%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_126_157/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.240       0.240         ad_clk_2         
 CLMS_126_157/Y1                   td                    0.135       0.375 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       2.491         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.079       2.412                          
 clock uncertainty                                       0.000       2.412                          

 Hold time                                               0.063       2.475                          

 Data required time                                                  2.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.475                          
 Data arrival time                                                  -2.374                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/full_first/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.423
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.498       3.218         _N2194           
 CLMA_98_248/CLK                                                           r       fifo/full_first/opit_0_inv_L5Q_perm/CLK

 CLMA_98_248/Q0                    tco                   0.209       3.427 r       fifo/full_first/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.100       4.527         fifo/full_first  
 CLMS_94_177/Y0                    td                    0.131       4.658 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.472       5.130         fifo/_N2848      
                                                         0.221       5.351 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.351         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1639
 CLMA_94_168/COUT                  td                    0.083       5.434 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.434         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1641
                                                         0.055       5.489 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.489         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1643
 CLMA_94_172/COUT                  td                    0.083       5.572 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.572         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1645
                                                         0.055       5.627 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.627         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1647
 CLMA_94_176/COUT                  td                    0.083       5.710 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.710         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1649
 CLMA_94_180/Y1                    td                    0.305       6.015 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.473       6.488         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [13]
 CLMA_90_165/Y0                    td                    0.131       6.619 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.696       7.315         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_90_177/Y3                    td                    0.418       7.733 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.364       8.097         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N193
 CLMA_98_176/A4                                                            r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.097         Logic Levels: 7  
                                                                                   Logic: 1.774ns(36.360%), Route: 3.105ns(63.640%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204    1001.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273    1001.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.946    1002.423         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291    1002.714                          
 clock uncertainty                                      -0.050    1002.664                          

 Setup time                                             -0.071    1002.593                          

 Data required time                                               1002.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.593                          
 Data arrival time                                                  -8.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.496                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.870
  Launch Clock Delay      :  2.795
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       2.795         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       3.001 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       4.816         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       5.008 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.820       7.828         fifo/_N0         
 DRM_62_104/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.828         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.908%), Route: 4.635ns(92.092%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204    1001.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273    1001.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.393    1002.870         _N2194           
 DRM_62_104/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.245    1003.115                          
 clock uncertainty                                      -0.050    1003.065                          

 Setup time                                              0.010    1003.075                          

 Data required time                                               1003.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.075                          
 Data arrival time                                                  -7.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.247                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.686
  Launch Clock Delay      :  2.795
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.075       2.795         _N2194           
 CLMA_98_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK

 CLMA_98_176/Q0                    tco                   0.206       3.001 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/Q
                                   net (fanout=34)       1.815       4.816         fifo/wr_full     
 CLMA_114_300/Y0                   td                    0.192       5.008 f       fifo/N12_7/gateop_perm/Z
                                   net (fanout=16)       2.400       7.408         fifo/_N0         
 DRM_62_144/WEA[0]                                                         f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.408         Logic Levels: 1  
                                                                                   Logic: 0.398ns(8.628%), Route: 4.215ns(91.372%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_114_16/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204    1001.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273    1001.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.209    1002.686         _N2194           
 DRM_62_144/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.245    1002.931                          
 clock uncertainty                                      -0.050    1002.881                          

 Setup time                                              0.010    1002.891                          

 Data required time                                               1002.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.891                          
 Data arrival time                                                  -7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.483                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[0]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.649
  Launch Clock Delay      :  2.047
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204       1.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273       1.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.570       2.047         _N2194           
 CLMA_118_197/CLK                                                          r       adget/data_reg[0]/opit_0_inv/CLK

 CLMA_118_197/Q0                   tco                   0.198       2.245 r       adget/data_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        0.918       3.163         data_reg[0]      
 DRM_122_288/DA0[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[0]

 Data arrival time                                                   3.163         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.742%), Route: 0.918ns(82.258%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.929       3.649         _N2194           
 DRM_122_288/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.290       3.359                          
 clock uncertainty                                       0.000       3.359                          

 Hold time                                               0.063       3.422                          

 Data required time                                                  3.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.422                          
 Data arrival time                                                  -3.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  2.326
  Clock Pessimism Removal :  -0.243

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204       1.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273       1.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.849       2.326         _N2194           
 CLMA_94_172/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_94_172/Q0                    tco                   0.198       2.524 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=20)       1.016       3.540         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [4]
 DRM_62_208/ADA0[4]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   3.540         Logic Levels: 0  
                                                                                   Logic: 0.198ns(16.310%), Route: 1.016ns(83.690%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       3.836         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.243       3.593                          
 clock uncertainty                                       0.000       3.593                          

 Hold time                                               0.052       3.645                          

 Data required time                                                  3.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.645                          
 Data arrival time                                                  -3.540                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.105                          
====================================================================================================

====================================================================================================

Startpoint  : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  2.422
  Clock Pessimism Removal :  -0.243

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.204       1.204         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.273       1.477 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.945       2.422         _N2194           
 CLMA_94_176/CLK                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_94_176/Q3                    tco                   0.197       2.619 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.936       3.555         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/wr_addr [11]
 DRM_62_208/ADA0[11]                                                       f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/ADA0[11]

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.197ns(17.387%), Route: 0.936ns(82.613%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_114_16/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.413       1.413         ad_clk_1         
 CLMS_126_157/Y1                   td                    0.307       1.720 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       2.116       3.836         _N2194           
 DRM_62_208/CLKA[0]                                                        r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.243       3.593                          
 clock uncertainty                                       0.000       3.593                          

 Hold time                                               0.063       3.656                          

 Data required time                                                  3.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.656                          
 Data arrival time                                                  -3.555                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.101                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.470       3.199         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q1                   tco                   0.209       3.408 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.241       3.649         f_measure/cnt_fx [1]
                                                         0.310       3.959 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.959         f_measure/_N1606 
 CLMA_130_160/COUT                 td                    0.083       4.042 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.042         f_measure/_N1608 
                                                         0.055       4.097 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.097         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.083       4.180 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.180         f_measure/_N1612 
                                                         0.055       4.235 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.235         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.083       4.318 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.318         f_measure/_N1616 
                                                         0.055       4.373 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.373         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.083       4.456 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.456         f_measure/_N1620 
                                                         0.055       4.511 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.511         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.083       4.594 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.594         f_measure/_N1624 
                                                         0.055       4.649 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.649         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.083       4.732 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.732         f_measure/_N1628 
                                                         0.055       4.787 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.787         f_measure/_N1630 
 CLMA_130_188/COUT                 td                    0.083       4.870 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.870         f_measure/_N1632 
                                                         0.055       4.925 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.925         f_measure/_N1634 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   4.925         Logic Levels: 7  
                                                                                   Logic: 1.485ns(86.037%), Route: 0.241ns(13.963%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.255    1002.766         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.376    1003.142                          
 clock uncertainty                                      -0.050    1003.092                          

 Setup time                                             -0.110    1002.982                          

 Data required time                                               1002.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.982                          
 Data arrival time                                                  -4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.057                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.470       3.199         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q1                   tco                   0.209       3.408 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.241       3.649         f_measure/cnt_fx [1]
                                                         0.310       3.959 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.959         f_measure/_N1606 
 CLMA_130_160/COUT                 td                    0.083       4.042 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.042         f_measure/_N1608 
                                                         0.055       4.097 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.097         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.083       4.180 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.180         f_measure/_N1612 
                                                         0.055       4.235 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.235         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.083       4.318 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.318         f_measure/_N1616 
                                                         0.055       4.373 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.373         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.083       4.456 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.456         f_measure/_N1620 
                                                         0.055       4.511 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.511         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.083       4.594 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.594         f_measure/_N1624 
                                                         0.055       4.649 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.649         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.083       4.732 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.732         f_measure/_N1628 
                                                         0.055       4.787 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.787         f_measure/_N1630 
 CLMA_130_188/COUT                 td                    0.082       4.869 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.869         f_measure/_N1632 
 CLMA_130_192/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.869         Logic Levels: 7  
                                                                                   Logic: 1.429ns(85.569%), Route: 0.241ns(14.431%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.255    1002.766         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.142                          
 clock uncertainty                                      -0.050    1003.092                          

 Setup time                                             -0.110    1002.982                          

 Data required time                                               1002.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.982                          
 Data arrival time                                                  -4.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.113                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.762
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.470       3.199         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q1                   tco                   0.209       3.408 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.241       3.649         f_measure/cnt_fx [1]
                                                         0.310       3.959 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.959         f_measure/_N1606 
 CLMA_130_160/COUT                 td                    0.083       4.042 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.042         f_measure/_N1608 
                                                         0.055       4.097 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.097         f_measure/_N1610 
 CLMA_130_164/COUT                 td                    0.083       4.180 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.180         f_measure/_N1612 
                                                         0.055       4.235 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.235         f_measure/_N1614 
 CLMA_130_168/COUT                 td                    0.083       4.318 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.318         f_measure/_N1616 
                                                         0.055       4.373 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.373         f_measure/_N1618 
 CLMA_130_172/COUT                 td                    0.083       4.456 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.456         f_measure/_N1620 
                                                         0.055       4.511 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.511         f_measure/_N1622 
 CLMA_130_176/COUT                 td                    0.083       4.594 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.594         f_measure/_N1624 
                                                         0.055       4.649 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.649         f_measure/_N1626 
 CLMA_130_180/COUT                 td                    0.083       4.732 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.732         f_measure/_N1628 
                                                         0.055       4.787 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.787         f_measure/_N1630 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.787         Logic Levels: 6  
                                                                                   Logic: 1.347ns(84.824%), Route: 0.241ns(15.176%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.251    1002.762         ntclkbufg_1      
 CLMA_130_188/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.138                          
 clock uncertainty                                      -0.050    1003.088                          

 Setup time                                             -0.110    1002.978                          

 Data required time                                               1002.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.978                          
 Data arrival time                                                  -4.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.191                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.274       2.785         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q0                   tco                   0.197       2.982 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.120         f_measure/cnt_fx [0]
 CLMA_130_160/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.470       3.199         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.414       2.785                          
 clock uncertainty                                       0.000       2.785                          

 Hold time                                              -0.082       2.703                          

 Data required time                                                  2.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.703                          
 Data arrival time                                                  -3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.274       2.785         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_160/Q0                   tco                   0.197       2.982 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.120         f_measure/cnt_fx [0]
 CLMA_130_160/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.470       3.199         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.414       2.785                          
 clock uncertainty                                       0.000       2.785                          

 Hold time                                              -0.082       2.703                          

 Data required time                                                  2.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.703                          
 Data arrival time                                                  -3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.766
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.255       2.766         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK

 CLMA_130_192/Q0                   tco                   0.197       2.963 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.101         f_measure/cnt_fx [28]
 CLMA_130_192/A1                                                           f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.101         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N39             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.452       3.181         ntclkbufg_1      
 CLMA_130_192/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.766                          
 clock uncertainty                                       0.000       2.766                          

 Hold time                                              -0.112       2.654                          

 Data required time                                                  2.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.654                          
 Data arrival time                                                  -3.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.466       3.533         ntclkbufg_0      
 CLMA_130_165/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_165/Q0                   tco                   0.209       3.742 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.470       4.212         trans/flag [0]   
 CLMS_126_157/Y1                   td                    0.217       4.429 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       1.174       5.603         _N2194           
 IOL_151_89/DO                     td                    0.081       5.684 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.684         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       7.733 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       7.890         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   7.890         Logic Levels: 3  
                                                                                   Logic: 2.556ns(58.664%), Route: 1.801ns(41.336%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N38             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.466       3.533         ntclkbufg_0      
 CLMA_130_165/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_165/Q0                   tco                   0.209       3.742 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.470       4.212         trans/flag [0]   
 CLMS_126_157/Y1                   td                    0.217       4.429 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=83)       0.857       5.286         _N2194           
 IOL_151_134/DO                    td                    0.081       5.367 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.367         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       7.416 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       7.487         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   7.487         Logic Levels: 3  
                                                                                   Logic: 2.556ns(64.643%), Route: 1.398ns(35.357%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.141       0.141         rst              
 IOBS_152_105/DIN                  td                    0.959       1.100 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         rst_ibuf/ntD     
 IOL_151_105/RX_DATA_DD            td                    0.081       1.181 f       rst_ibuf/opit_1/OUT
                                   net (fanout=180)      3.461       4.642         nt_rst           
 DRM_34_288/RSTA[0]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.642         Logic Levels: 2  
                                                                                   Logic: 1.040ns(22.404%), Route: 3.602ns(77.596%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.781       0.826 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.826         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.071       0.897 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.562       1.459         nt_adc_data1[5]  
 CLMS_114_145/M0                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.459         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.396%), Route: 0.607ns(41.604%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[9] (port)
Endpoint    : adget/data_reg[5]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L18                                                     0.000       0.000 r       adc_data1[9] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[9]     
 IOBD_152_166/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[9]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[9]/ntD
 IOL_151_166/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[9]/opit_1/OUT
                                   net (fanout=1)        0.614       1.540         nt_adc_data1[9]  
 CLMA_126_168/M0                                                           r       adget/data_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.540         Logic Levels: 2  
                                                                                   Logic: 0.852ns(55.325%), Route: 0.688ns(44.675%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[8] (port)
Endpoint    : adget/data_reg[4]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N18                                                     0.000       0.000 r       adc_data1[8] (port)
                                   net (fanout=1)        0.074       0.074         adc_data1[8]     
 IOBD_152_138/DIN                  td                    0.781       0.855 r       adc_data1_ibuf[8]/opit_0/O
                                   net (fanout=1)        0.000       0.855         adc_data1_ibuf[8]/ntD
 IOL_151_138/RX_DATA_DD            td                    0.071       0.926 r       adc_data1_ibuf[8]/opit_1/OUT
                                   net (fanout=1)        0.652       1.578         nt_adc_data1[8]  
 CLMA_118_149/M0                                                           r       adget/data_reg[4]/opit_0_inv/D

 Data arrival time                                                   1.578         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.992%), Route: 0.726ns(46.008%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.484 sec
Current time: Fri Jul  5 02:10:28 2024
Action report_timing: Peak memory pool usage is 379,949,056 bytes
Report timing is finished successfully.
