From 99b3cb9cce6562e81dcf046f5c49ac8e05f24292 Mon Sep 17 00:00:00 2001
From: Hai Nguyen Pham <hai.pham.ud@renesas.com>
Date: Fri, 24 Nov 2017 10:55:21 +0700
Subject: [PATCH 713/909] arm64: dts: r8a77965: Support IPMMU(MMU mode) for
 IPMMU-VP0 and IPMMU-VC0

commit 2dedb8b5adfbda1192ea6c99d9e9fd7d245f627b from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git

This patch enables MMNGR support for IPMMU(MMU mode) in IPMMU-VP0 and
IPMMU-VC0.

Signed-off-by: Hai Nguyen Pham <hai.pham.ud@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm64/boot/dts/renesas/r8a77965.dtsi | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
index 1a604b82a194..1a4908e8ecf0 100644
--- a/arch/arm64/boot/dts/renesas/r8a77965.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
@@ -909,7 +909,7 @@
 		};
 
 		ipmmu_vc0: mmu@fe6b0000 {
-			compatible = "renesas,ipmmu-r8a77965";
+			compatible = "renesas,ipmmu-mmu-r8a77965";
 			reg = <0 0xfe6b0000 0 0x1000>;
 			renesas,ipmmu-main = <&ipmmu_mm 12>;
 			power-domains = <&sysc R8A77965_PD_A3VC>;
@@ -927,7 +927,7 @@
 		};
 
 		ipmmu_vp0: mmu@fe990000 {
-			compatible = "renesas,ipmmu-r8a77965";
+			compatible = "renesas,ipmmu-mmu-r8a77965";
 			reg = <0 0xfe990000 0 0x1000>;
 			renesas,ipmmu-main = <&ipmmu_mm 16>;
 			power-domains = <&sysc R8A77965_PD_A3VP>;
-- 
2.17.1

