{
  "module_name": "gcc-ipq806x.c",
  "hash_id": "7eb53442cee35683086eb214c048c5e6c4da2cda9370258d104164f4587b3beb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-ipq806x.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_platform.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-ipq806x.h>\n#include <dt-bindings/reset/qcom,gcc-ipq806x.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"clk-hfpll.h\"\n#include \"reset.h\"\n\nstatic const struct clk_parent_data gcc_pxo[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n};\n\nstatic struct clk_pll pll0 = {\n\t.l_reg = 0x30c4,\n\t.m_reg = 0x30c8,\n\t.n_reg = 0x30cc,\n\t.config_reg = 0x30d4,\n\t.mode_reg = 0x30c0,\n\t.status_reg = 0x30d8,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll0\",\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll0_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(0),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll0_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll pll3 = {\n\t.l_reg = 0x3164,\n\t.m_reg = 0x3168,\n\t.n_reg = 0x316c,\n\t.config_reg = 0x3174,\n\t.mode_reg = 0x3160,\n\t.status_reg = 0x3178,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll3\",\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll4_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(4),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll4_vote\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pll4\", .name = \"pll4\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll pll8 = {\n\t.l_reg = 0x3144,\n\t.m_reg = 0x3148,\n\t.n_reg = 0x314c,\n\t.config_reg = 0x3154,\n\t.mode_reg = 0x3140,\n\t.status_reg = 0x3158,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll8\",\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll8_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(8),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll8_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&pll8.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct hfpll_data hfpll0_data = {\n\t.mode_reg = 0x3200,\n\t.l_reg = 0x3208,\n\t.m_reg = 0x320c,\n\t.n_reg = 0x3210,\n\t.config_reg = 0x3204,\n\t.status_reg = 0x321c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3214,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll0 = {\n\t.d = &hfpll0_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll0\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll0.lock),\n};\n\nstatic struct hfpll_data hfpll1_data = {\n\t.mode_reg = 0x3240,\n\t.l_reg = 0x3248,\n\t.m_reg = 0x324c,\n\t.n_reg = 0x3250,\n\t.config_reg = 0x3244,\n\t.status_reg = 0x325c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3314,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll1 = {\n\t.d = &hfpll1_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll1\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll1.lock),\n};\n\nstatic struct hfpll_data hfpll_l2_data = {\n\t.mode_reg = 0x3300,\n\t.l_reg = 0x3308,\n\t.m_reg = 0x330c,\n\t.n_reg = 0x3310,\n\t.config_reg = 0x3304,\n\t.status_reg = 0x331c,\n\t.config_val = 0x7845c665,\n\t.droop_reg = 0x3314,\n\t.droop_val = 0x0108c000,\n\t.min_rate = 600000000UL,\n\t.max_rate = 1800000000UL,\n};\n\nstatic struct clk_hfpll hfpll_l2 = {\n\t.d = &hfpll_l2_data,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.name = \"hfpll_l2\",\n\t\t.ops = &clk_ops_hfpll,\n\t\t.flags = CLK_IGNORE_UNUSED,\n\t},\n\t.lock = __SPIN_LOCK_UNLOCKED(hfpll_l2.lock),\n};\n\nstatic struct clk_pll pll14 = {\n\t.l_reg = 0x31c4,\n\t.m_reg = 0x31c8,\n\t.n_reg = 0x31cc,\n\t.config_reg = 0x31d4,\n\t.mode_reg = 0x31c0,\n\t.status_reg = 0x31d8,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll14\",\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap pll14_vote = {\n\t.enable_reg = 0x34c0,\n\t.enable_mask = BIT(14),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll14_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&pll14.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\n#define NSS_PLL_RATE(f, _l, _m, _n, i) \\\n\t{  \\\n\t\t.freq = f,  \\\n\t\t.l = _l, \\\n\t\t.m = _m, \\\n\t\t.n = _n, \\\n\t\t.ibits = i, \\\n\t}\n\nstatic struct pll_freq_tbl pll18_freq_tbl[] = {\n\tNSS_PLL_RATE(550000000, 44, 0, 1, 0x01495625),\n\tNSS_PLL_RATE(600000000, 48, 0, 1, 0x01495625),\n\tNSS_PLL_RATE(733000000, 58, 16, 25, 0x014b5625),\n\tNSS_PLL_RATE(800000000, 64, 0, 1, 0x01495625),\n};\n\nstatic struct clk_pll pll18 = {\n\t.l_reg = 0x31a4,\n\t.m_reg = 0x31a8,\n\t.n_reg = 0x31ac,\n\t.config_reg = 0x31b4,\n\t.mode_reg = 0x31a0,\n\t.status_reg = 0x31b8,\n\t.status_bit = 16,\n\t.post_div_shift = 16,\n\t.post_div_width = 1,\n\t.freq_tbl = pll18_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll18\",\n\t\t.parent_data = gcc_pxo,\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_pll pll11 = {\n\t.l_reg = 0x3184,\n\t.m_reg = 0x3188,\n\t.n_reg = 0x318c,\n\t.config_reg = 0x3194,\n\t.mode_reg = 0x3180,\n\t.status_reg = 0x3198,\n\t.status_bit = 16,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pll11\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"pxo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nenum {\n\tP_PXO,\n\tP_PLL8,\n\tP_PLL3,\n\tP_PLL0,\n\tP_CXO,\n\tP_PLL14,\n\tP_PLL18,\n\tP_PLL11,\n};\n\nstatic const struct parent_map gcc_pxo_pll8_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n\t{ .hw = &pll8_vote.hw },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_cxo_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 },\n\t{ P_CXO, 5 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_cxo[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .fw_name = \"cxo\", .name = \"cxo\" },\n};\n\nstatic const struct parent_map gcc_pxo_pll3_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL3, 1 }\n};\n\nstatic const struct parent_map gcc_pxo_pll3_sata_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL3, 6 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll3[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n\t{ .hw = &pll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_pll0_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 3 },\n\t{ P_PLL0, 2 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_pll0[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .hw = &pll0_vote.hw },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_pll14_pll18_pll0_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 4 },\n\t{ P_PLL0, 2 },\n\t{ P_PLL14, 5 },\n\t{ P_PLL18, 1 }\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_pll14_pll18_pll0[] = {\n\t{ .fw_name = \"pxo\", .name = \"pxo\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .hw = &pll0_vote.hw },\n\t{ .hw = &pll14.clkr.hw },\n\t{ .hw = &pll18.clkr.hw },\n};\n\nstatic const struct parent_map gcc_pxo_pll8_pll0_pll14_pll18_pll11_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL8, 4 },\n\t{ P_PLL0, 2 },\n\t{ P_PLL14, 5 },\n\t{ P_PLL18, 1 },\n\t{ P_PLL11, 3 },\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll8_pll0_pll14_pll18_pll11[] = {\n\t{ .fw_name = \"pxo\" },\n\t{ .hw = &pll8_vote.hw },\n\t{ .hw = &pll0_vote.hw },\n\t{ .hw = &pll14.clkr.hw },\n\t{ .hw = &pll18.clkr.hw },\n\t{ .hw = &pll11.clkr.hw },\n\n};\n\nstatic const struct parent_map gcc_pxo_pll3_pll0_pll14_pll18_pll11_map[] = {\n\t{ P_PXO, 0 },\n\t{ P_PLL3, 6 },\n\t{ P_PLL0, 2 },\n\t{ P_PLL14, 5 },\n\t{ P_PLL18, 1 },\n\t{ P_PLL11, 3 },\n};\n\nstatic const struct clk_parent_data gcc_pxo_pll3_pll0_pll14_pll18_pll11[] = {\n\t{ .fw_name = \"pxo\" },\n\t{ .hw = &pll3.clkr.hw },\n\t{ .hw = &pll0_vote.hw },\n\t{ .hw = &pll14.clkr.hw },\n\t{ .hw = &pll18.clkr.hw },\n\t{ .hw = &pll11.clkr.hw },\n\n};\n\nstatic struct freq_tbl clk_tbl_gsbi_uart[] = {\n\t{  1843200, P_PLL8, 2,  6, 625 },\n\t{  3686400, P_PLL8, 2, 12, 625 },\n\t{  7372800, P_PLL8, 2, 24, 625 },\n\t{ 14745600, P_PLL8, 2, 48, 625 },\n\t{ 16000000, P_PLL8, 4,  1,   6 },\n\t{ 24000000, P_PLL8, 4,  1,   4 },\n\t{ 32000000, P_PLL8, 4,  1,   3 },\n\t{ 40000000, P_PLL8, 1,  5,  48 },\n\t{ 46400000, P_PLL8, 1, 29, 240 },\n\t{ 48000000, P_PLL8, 4,  1,   2 },\n\t{ 51200000, P_PLL8, 1,  2,  15 },\n\t{ 56000000, P_PLL8, 1,  7,  48 },\n\t{ 58982400, P_PLL8, 1, 96, 625 },\n\t{ 64000000, P_PLL8, 2,  1,   3 },\n\t{ }\n};\n\nstatic struct clk_rcg gsbi1_uart_src = {\n\t.ns_reg = 0x29d4,\n\t.md_reg = 0x29d0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x29d4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_uart_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x29d4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi1_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi2_uart_src = {\n\t.ns_reg = 0x29f4,\n\t.md_reg = 0x29f0,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x29f4,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_uart_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 8,\n\t.clkr = {\n\t\t.enable_reg = 0x29f4,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi2_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi4_uart_src = {\n\t.ns_reg = 0x2a34,\n\t.md_reg = 0x2a30,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a34,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 26,\n\t.clkr = {\n\t\t.enable_reg = 0x2a34,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi4_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi5_uart_src = {\n\t.ns_reg = 0x2a54,\n\t.md_reg = 0x2a50,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a54,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 22,\n\t.clkr = {\n\t\t.enable_reg = 0x2a54,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi5_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi6_uart_src = {\n\t.ns_reg = 0x2a74,\n\t.md_reg = 0x2a70,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a74,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 18,\n\t.clkr = {\n\t\t.enable_reg = 0x2a74,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi6_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi7_uart_src = {\n\t.ns_reg = 0x2a94,\n\t.md_reg = 0x2a90,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_uart,\n\t.clkr = {\n\t\t.enable_reg = 0x2a94,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_uart_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_uart_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2a94,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_uart_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi7_uart_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct freq_tbl clk_tbl_gsbi_qup[] = {\n\t{  1100000, P_PXO,  1, 2, 49 },\n\t{  5400000, P_PXO,  1, 1,  5 },\n\t{ 10800000, P_PXO,  1, 2,  5 },\n\t{ 15060000, P_PLL8, 1, 2, 51 },\n\t{ 24000000, P_PLL8, 4, 1,  4 },\n\t{ 25000000, P_PXO,  1, 0,  0 },\n\t{ 25600000, P_PLL8, 1, 1, 15 },\n\t{ 48000000, P_PLL8, 4, 1,  2 },\n\t{ 51200000, P_PLL8, 1, 2, 15 },\n\t{ }\n};\n\nstatic struct clk_rcg gsbi1_qup_src = {\n\t.ns_reg = 0x29cc,\n\t.md_reg = 0x29c8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x29cc,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_qup_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x29cc,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi1_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi2_qup_src = {\n\t.ns_reg = 0x29ec,\n\t.md_reg = 0x29e8,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x29ec,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_qup_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x29ec,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi2_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi4_qup_src = {\n\t.ns_reg = 0x2a2c,\n\t.md_reg = 0x2a28,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a2c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE | CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 24,\n\t.clkr = {\n\t\t.enable_reg = 0x2a2c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi4_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi5_qup_src = {\n\t.ns_reg = 0x2a4c,\n\t.md_reg = 0x2a48,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a4c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 20,\n\t.clkr = {\n\t\t.enable_reg = 0x2a4c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi5_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi6_qup_src = {\n\t.ns_reg = 0x2a6c,\n\t.md_reg = 0x2a68,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a6c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE | CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 16,\n\t.clkr = {\n\t\t.enable_reg = 0x2a6c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi6_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gsbi7_qup_src = {\n\t.ns_reg = 0x2a8c,\n\t.md_reg = 0x2a88,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_gsbi_qup,\n\t.clkr = {\n\t\t.enable_reg = 0x2a8c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_qup_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_qup_clk = {\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2a8c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_qup_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gsbi7_qup_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi1_h_clk = {\n\t.hwcg_reg = 0x29c0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x29c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi2_h_clk = {\n\t.hwcg_reg = 0x29e0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x29e0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi2_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi4_h_clk = {\n\t.hwcg_reg = 0x2a20,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 27,\n\t.clkr = {\n\t\t.enable_reg = 0x2a20,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi4_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi5_h_clk = {\n\t.hwcg_reg = 0x2a40,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x2a40,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi5_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi6_h_clk = {\n\t.hwcg_reg = 0x2a60,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 19,\n\t.clkr = {\n\t\t.enable_reg = 0x2a60,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi6_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gsbi7_h_clk = {\n\t.hwcg_reg = 0x2a80,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd0,\n\t.halt_bit = 15,\n\t.clkr = {\n\t\t.enable_reg = 0x2a80,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gsbi7_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_gp[] = {\n\t{ 12500000, P_PXO,  2, 0, 0 },\n\t{ 25000000, P_PXO,  1, 0, 0 },\n\t{ 64000000, P_PLL8, 2, 1, 3 },\n\t{ 76800000, P_PLL8, 1, 1, 5 },\n\t{ 96000000, P_PLL8, 4, 0, 0 },\n\t{ 128000000, P_PLL8, 3, 0, 0 },\n\t{ 192000000, P_PLL8, 2, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_rcg gp0_src = {\n\t.ns_reg = 0x2d24,\n\t.md_reg = 0x2d00,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d24,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp0_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_PARENT_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp0_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x2d24,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp0_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gp1_src = {\n\t.ns_reg = 0x2d44,\n\t.md_reg = 0x2d40,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d44,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp1_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp1_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x2d44,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg gp2_src = {\n\t.ns_reg = 0x2d64,\n\t.md_reg = 0x2d60,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_cxo_map,\n\t},\n\t.freq_tbl = clk_tbl_gp,\n\t.clkr = {\n\t\t.enable_reg = 0x2d64,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp2_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_cxo,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_cxo),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch gp2_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x2d64,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmem_clk = {\n\t.hwcg_reg = 0x25a0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 20,\n\t.clkr = {\n\t\t.enable_reg = 0x25a0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmem_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg prng_src = {\n\t.ns_reg = 0x2e80,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.clkr = {\n\t\t.enable_reg = 0x2e80,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"prng_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch prng_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"prng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&prng_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_sdc[] = {\n\t{    200000, P_PXO,   2, 2, 125 },\n\t{    400000, P_PLL8,  4, 1, 240 },\n\t{  16000000, P_PLL8,  4, 1,   6 },\n\t{  17070000, P_PLL8,  1, 2,  45 },\n\t{  20210000, P_PLL8,  1, 1,  19 },\n\t{  24000000, P_PLL8,  4, 1,   4 },\n\t{  48000000, P_PLL8,  4, 1,   2 },\n\t{  51200000, P_PLL8,  1, 2,  15 },\n\t{  64000000, P_PLL8,  3, 1,   2 },\n\t{  96000000, P_PLL8,  4, 0,   0 },\n\t{ 192000000, P_PLL8,  2, 0,   0 },\n\t{ }\n};\n\nstatic struct clk_rcg sdc1_src = {\n\t.ns_reg = 0x282c,\n\t.md_reg = 0x2828,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x282c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_floor_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc1_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x282c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc1_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg sdc3_src = {\n\t.ns_reg = 0x286c,\n\t.md_reg = 0x2868,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_sdc,\n\t.clkr = {\n\t\t.enable_reg = 0x286c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch sdc3_clk = {\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 4,\n\t.clkr = {\n\t\t.enable_reg = 0x286c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdc3_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc1_h_clk = {\n\t.hwcg_reg = 0x2820,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x2820,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sdc3_h_clk = {\n\t.hwcg_reg = 0x2860,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x2860,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sdc3_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_tsif_ref[] = {\n\t{ 105000, P_PXO,  1, 1, 256 },\n\t{ }\n};\n\nstatic struct clk_rcg tsif_ref_src = {\n\t.ns_reg = 0x2710,\n\t.md_reg = 0x270c,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 16,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_map,\n\t},\n\t.freq_tbl = clk_tbl_tsif_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x2710,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t},\n\t}\n};\n\nstatic struct clk_branch tsif_ref_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 5,\n\t.clkr = {\n\t\t.enable_reg = 0x2710,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&tsif_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch tsif_h_clk = {\n\t.hwcg_reg = 0x2700,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 7,\n\t.clkr = {\n\t\t.enable_reg = 0x2700,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"tsif_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch dma_bam_h_clk = {\n\t.hwcg_reg = 0x25c0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x25c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"dma_bam_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch adm0_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"adm0_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch adm0_pbus_clk = {\n\t.hwcg_reg = 0x2208,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fdc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 11,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"adm0_pbus_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_arb0_h_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 22,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_arb0_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_arb1_h_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 21,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_arb1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pmic_ssbi2_clk = {\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pmic_ssbi2_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch rpm_msg_ram_h_clk = {\n\t.hwcg_reg = 0x27e0,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fd8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x3080,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"rpm_msg_ram_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_pcie_ref[] = {\n\t{ 100000000, P_PLL3,  12, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_rcg pcie_ref_src = {\n\t.ns_reg = 0x3860,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_map,\n\t},\n\t.freq_tbl = clk_tbl_pcie_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x3860,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_ref_src_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 30,\n\t.clkr = {\n\t\t.enable_reg = 0x3860,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_ref_src_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 13,\n\t.clkr = {\n\t\t.enable_reg = 0x22c0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_aux_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 31,\n\t.clkr = {\n\t\t.enable_reg = 0x22c8,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_aux_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_h_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 8,\n\t.clkr = {\n\t\t.enable_reg = 0x22cc,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie_phy_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 29,\n\t.clkr = {\n\t\t.enable_reg = 0x22d0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie_phy_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg pcie1_ref_src = {\n\t.ns_reg = 0x3aa0,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_map,\n\t},\n\t.freq_tbl = clk_tbl_pcie_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x3aa0,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie1_ref_src_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 27,\n\t.clkr = {\n\t\t.enable_reg = 0x3aa0,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_ref_src_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie1_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie1_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x3a80,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie1_aux_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 28,\n\t.clkr = {\n\t\t.enable_reg = 0x3a88,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_aux_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie1_h_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x3a8c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie1_phy_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 26,\n\t.clkr = {\n\t\t.enable_reg = 0x3a90,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie1_phy_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg pcie2_ref_src = {\n\t.ns_reg = 0x3ae0,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_map,\n\t},\n\t.freq_tbl = clk_tbl_pcie_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x3ae0,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie2_ref_src_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 24,\n\t.clkr = {\n\t\t.enable_reg = 0x3ae0,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_ref_src_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie2_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie2_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 9,\n\t.clkr = {\n\t\t.enable_reg = 0x3ac0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie2_aux_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 25,\n\t.clkr = {\n\t\t.enable_reg = 0x3ac8,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_aux_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie2_h_clk = {\n\t.halt_reg = 0x2fd4,\n\t.halt_bit = 10,\n\t.clkr = {\n\t\t.enable_reg = 0x3acc,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch pcie2_phy_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 23,\n\t.clkr = {\n\t\t.enable_reg = 0x3ad0,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie2_phy_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_sata_ref[] = {\n\t{ 100000000, P_PLL3,  12, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_rcg sata_ref_src = {\n\t.ns_reg = 0x2c08,\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_sata_map,\n\t},\n\t.freq_tbl = clk_tbl_sata_ref,\n\t.clkr = {\n\t\t.enable_reg = 0x2c08,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll3,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll3),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_rxoob_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 20,\n\t.clkr = {\n\t\t.enable_reg = 0x2c0c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_rxoob_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_pmalive_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 19,\n\t.clkr = {\n\t\t.enable_reg = 0x2c10,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_pmalive_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_ref_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_phy_ref_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 18,\n\t.clkr = {\n\t\t.enable_reg = 0x2c14,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_phy_ref_clk\",\n\t\t\t.parent_data = gcc_pxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_a_clk = {\n\t.halt_reg = 0x2fc0,\n\t.halt_bit = 12,\n\t.clkr = {\n\t\t.enable_reg = 0x2c20,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_a_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_h_clk = {\n\t.halt_reg = 0x2fdc,\n\t.halt_bit = 21,\n\t.clkr = {\n\t\t.enable_reg = 0x2c00,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sfab_sata_s_h_clk = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2480,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sfab_sata_s_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch sata_phy_cfg_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x2c40,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"sata_phy_cfg_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_usb30_master[] = {\n\t{ 125000000, P_PLL0,  1, 5, 32 },\n\t{ }\n};\n\nstatic struct clk_rcg usb30_master_clk_src = {\n\t.ns_reg = 0x3b2c,\n\t.md_reg = 0x3b28,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_map,\n\t},\n\t.freq_tbl = clk_tbl_usb30_master,\n\t.clkr = {\n\t\t.enable_reg = 0x3b2c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_master_ref_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb30_0_branch_clk = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 22,\n\t.clkr = {\n\t\t.enable_reg = 0x3b24,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_0_branch_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb30_1_branch_clk = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 17,\n\t.clkr = {\n\t\t.enable_reg = 0x3b34,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_1_branch_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_usb30_utmi[] = {\n\t{ 60000000, P_PLL8,  1, 5, 32 },\n\t{ }\n};\n\nstatic struct clk_rcg usb30_utmi_clk = {\n\t.ns_reg = 0x3b44,\n\t.md_reg = 0x3b40,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_map,\n\t},\n\t.freq_tbl = clk_tbl_usb30_utmi,\n\t.clkr = {\n\t\t.enable_reg = 0x3b44,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_utmi_clk\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb30_0_utmi_clk_ctl = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 21,\n\t.clkr = {\n\t\t.enable_reg = 0x3b48,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_0_utmi_clk_ctl\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_utmi_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb30_1_utmi_clk_ctl = {\n\t.halt_reg = 0x2fc4,\n\t.halt_bit = 15,\n\t.clkr = {\n\t\t.enable_reg = 0x3b4c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb30_1_utmi_clk_ctl\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_utmi_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_usb[] = {\n\t{ 60000000, P_PLL8,  1, 5, 32 },\n\t{ }\n};\n\nstatic struct clk_rcg usb_hs1_xcvr_clk_src = {\n\t.ns_reg = 0x290C,\n\t.md_reg = 0x2908,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x2968,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_xcvr_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hs1_xcvr_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 17,\n\t.clkr = {\n\t\t.enable_reg = 0x290c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_xcvr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs1_xcvr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_hs1_h_clk = {\n\t.hwcg_reg = 0x2900,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fc8,\n\t.halt_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2900,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_hs1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg usb_fs1_xcvr_clk_src = {\n\t.ns_reg = 0x2968,\n\t.md_reg = 0x2964,\n\t.mn = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.p = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.s = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_map,\n\t},\n\t.freq_tbl = clk_tbl_usb,\n\t.clkr = {\n\t\t.enable_reg = 0x2968,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_xcvr_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0),\n\t\t\t.ops = &clk_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_GATE,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs1_xcvr_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 17,\n\t.clkr = {\n\t\t.enable_reg = 0x2968,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_xcvr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs1_xcvr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs1_sys_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 18,\n\t.clkr = {\n\t\t.enable_reg = 0x296c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_fs1_xcvr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch usb_fs1_h_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 19,\n\t.clkr = {\n\t\t.enable_reg = 0x2960,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb_fs1_h_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ebi2_clk = {\n\t.hwcg_reg = 0x3b00,\n\t.hwcg_bit = 6,\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3b00,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ebi2_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ebi2_aon_clk = {\n\t.halt_reg = 0x2fcc,\n\t.halt_bit = 0,\n\t.clkr = {\n\t\t.enable_reg = 0x3b00,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ebi2_always_on_clk\",\n\t\t\t.ops = &clk_branch_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_gmac[] = {\n\t{ 133000000, P_PLL0, 1,  50, 301 },\n\t{ 266000000, P_PLL0, 1, 127, 382 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg gmac_core1_src = {\n\t.ns_reg[0] = 0x3cac,\n\t.ns_reg[1] = 0x3cb0,\n\t.md_reg[0] = 0x3ca4,\n\t.md_reg[1] = 0x3ca8,\n\t.bank_reg = 0x3ca0,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_gmac,\n\t.clkr = {\n\t\t.enable_reg = 0x3ca0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core1_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gmac_core1_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 4,\n\t.hwcg_reg = 0x3cb4,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3cb4,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gmac_core1_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_dyn_rcg gmac_core2_src = {\n\t.ns_reg[0] = 0x3ccc,\n\t.ns_reg[1] = 0x3cd0,\n\t.md_reg[0] = 0x3cc4,\n\t.md_reg[1] = 0x3cc8,\n\t.bank_reg = 0x3ca0,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_gmac,\n\t.clkr = {\n\t\t.enable_reg = 0x3cc0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core2_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gmac_core2_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 5,\n\t.hwcg_reg = 0x3cd4,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3cd4,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gmac_core2_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_dyn_rcg gmac_core3_src = {\n\t.ns_reg[0] = 0x3cec,\n\t.ns_reg[1] = 0x3cf0,\n\t.md_reg[0] = 0x3ce4,\n\t.md_reg[1] = 0x3ce8,\n\t.bank_reg = 0x3ce0,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_gmac,\n\t.clkr = {\n\t\t.enable_reg = 0x3ce0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core3_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gmac_core3_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 6,\n\t.hwcg_reg = 0x3cf4,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3cf4,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gmac_core3_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_dyn_rcg gmac_core4_src = {\n\t.ns_reg[0] = 0x3d0c,\n\t.ns_reg[1] = 0x3d10,\n\t.md_reg[0] = 0x3d04,\n\t.md_reg[1] = 0x3d08,\n\t.bank_reg = 0x3d00,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_gmac,\n\t.clkr = {\n\t\t.enable_reg = 0x3d00,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core4_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gmac_core4_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 7,\n\t.hwcg_reg = 0x3d14,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3d14,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gmac_core4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gmac_core4_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_nss_tcm[] = {\n\t{ 266000000, P_PLL0, 3, 0, 0 },\n\t{ 400000000, P_PLL0, 2, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg nss_tcm_src = {\n\t.ns_reg[0] = 0x3dc4,\n\t.ns_reg[1] = 0x3dc8,\n\t.bank_reg = 0x3dc0,\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_nss_tcm,\n\t.clkr = {\n\t\t.enable_reg = 0x3dc0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_tcm_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch nss_tcm_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 14,\n\t.clkr = {\n\t\t.enable_reg = 0x3dd0,\n\t\t.enable_mask = BIT(6) | BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_tcm_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&nss_tcm_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_nss_ipq8064[] = {\n\t{ 110000000, P_PLL18, 1, 1, 5 },\n\t{ 275000000, P_PLL18, 2, 0, 0 },\n\t{ 550000000, P_PLL18, 1, 0, 0 },\n\t{ 733000000, P_PLL18, 1, 0, 0 },\n\t{ }\n};\n\nstatic const struct freq_tbl clk_tbl_nss_ipq8065[] = {\n\t{ 110000000, P_PLL18, 1, 1, 5 },\n\t{ 275000000, P_PLL18, 2, 0, 0 },\n\t{ 600000000, P_PLL18, 1, 0, 0 },\n\t{ 800000000, P_PLL18, 1, 0, 0 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg ubi32_core1_src_clk = {\n\t.ns_reg[0] = 0x3d2c,\n\t.ns_reg[1] = 0x3d30,\n\t.md_reg[0] = 0x3d24,\n\t.md_reg[1] = 0x3d28,\n\t.bank_reg = 0x3d20,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t \n\t.clkr = {\n\t\t.enable_reg = 0x3d20,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ubi32_core1_src_clk\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t},\n\t},\n};\n\nstatic struct clk_dyn_rcg ubi32_core2_src_clk = {\n\t.ns_reg[0] = 0x3d4c,\n\t.ns_reg[1] = 0x3d50,\n\t.md_reg[0] = 0x3d44,\n\t.md_reg[1] = 0x3d48,\n\t.bank_reg = 0x3d40,\n\t.mn[0] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.mn[1] = {\n\t\t.mnctr_en_bit = 8,\n\t\t.mnctr_reset_bit = 7,\n\t\t.mnctr_mode_shift = 5,\n\t\t.n_val_shift = 16,\n\t\t.m_val_shift = 16,\n\t\t.width = 8,\n\t},\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll14_pll18_pll0_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 2,\n\t},\n\t.mux_sel_bit = 0,\n\t \n\t.clkr = {\n\t\t.enable_reg = 0x3d40,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ubi32_core2_src_clk\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll14_pll18_pll0,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll14_pll18_pll0),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_ce5_core[] = {\n\t{ 150000000, P_PLL3, 8, 1, 1 },\n\t{ 213200000, P_PLL11, 5, 1, 1 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg ce5_core_src = {\n\t.ns_reg[0] = 0x36C4,\n\t.ns_reg[1] = 0x36C8,\n\t.bank_reg = 0x36C0,\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_pll0_pll14_pll18_pll11_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll3_pll0_pll14_pll18_pll11_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_ce5_core,\n\t.clkr = {\n\t\t.enable_reg = 0x36C0,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_core_src\",\n\t\t\t.parent_data = gcc_pxo_pll3_pll0_pll14_pll18_pll11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll3_pll0_pll14_pll18_pll11),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce5_core_clk = {\n\t.halt_reg = 0x2FDC,\n\t.halt_bit = 5,\n\t.hwcg_reg = 0x36CC,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x36CC,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce5_core_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_ce5_a_clk[] = {\n\t{ 160000000, P_PLL0, 5, 1, 1 },\n\t{ 213200000, P_PLL11, 5, 1, 1 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg ce5_a_clk_src = {\n\t.ns_reg[0] = 0x3d84,\n\t.ns_reg[1] = 0x3d88,\n\t.bank_reg = 0x3d80,\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_pll14_pll18_pll11_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_pll14_pll18_pll11_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_ce5_a_clk,\n\t.clkr = {\n\t\t.enable_reg = 0x3d80,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_a_clk_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0_pll14_pll18_pll11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0_pll14_pll18_pll11),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce5_a_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 12,\n\t.hwcg_reg = 0x3d8c,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3d8c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_a_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce5_a_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl clk_tbl_ce5_h_clk[] = {\n\t{ 160000000, P_PLL0, 5, 1, 1 },\n\t{ 213200000, P_PLL11, 5, 1, 1 },\n\t{ }\n};\n\nstatic struct clk_dyn_rcg ce5_h_clk_src = {\n\t.ns_reg[0] = 0x3c64,\n\t.ns_reg[1] = 0x3c68,\n\t.bank_reg = 0x3c60,\n\t.s[0] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_pll14_pll18_pll11_map,\n\t},\n\t.s[1] = {\n\t\t.src_sel_shift = 0,\n\t\t.parent_map = gcc_pxo_pll8_pll0_pll14_pll18_pll11_map,\n\t},\n\t.p[0] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.p[1] = {\n\t\t.pre_div_shift = 3,\n\t\t.pre_div_width = 4,\n\t},\n\t.mux_sel_bit = 0,\n\t.freq_tbl = clk_tbl_ce5_h_clk,\n\t.clkr = {\n\t\t.enable_reg = 0x3c60,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_h_clk_src\",\n\t\t\t.parent_data = gcc_pxo_pll8_pll0_pll14_pll18_pll11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_pxo_pll8_pll0_pll14_pll18_pll11),\n\t\t\t.ops = &clk_dyn_rcg_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ce5_h_clk = {\n\t.halt_reg = 0x3c20,\n\t.halt_bit = 11,\n\t.hwcg_reg = 0x3c6c,\n\t.hwcg_bit = 6,\n\t.clkr = {\n\t\t.enable_reg = 0x3c6c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ce5_h_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce5_h_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *gcc_ipq806x_clks[] = {\n\t[PLL0] = &pll0.clkr,\n\t[PLL0_VOTE] = &pll0_vote,\n\t[PLL3] = &pll3.clkr,\n\t[PLL4_VOTE] = &pll4_vote,\n\t[PLL8] = &pll8.clkr,\n\t[PLL8_VOTE] = &pll8_vote,\n\t[PLL11] = &pll11.clkr,\n\t[PLL14] = &pll14.clkr,\n\t[PLL14_VOTE] = &pll14_vote,\n\t[PLL18] = &pll18.clkr,\n\t[GSBI1_UART_SRC] = &gsbi1_uart_src.clkr,\n\t[GSBI1_UART_CLK] = &gsbi1_uart_clk.clkr,\n\t[GSBI2_UART_SRC] = &gsbi2_uart_src.clkr,\n\t[GSBI2_UART_CLK] = &gsbi2_uart_clk.clkr,\n\t[GSBI4_UART_SRC] = &gsbi4_uart_src.clkr,\n\t[GSBI4_UART_CLK] = &gsbi4_uart_clk.clkr,\n\t[GSBI5_UART_SRC] = &gsbi5_uart_src.clkr,\n\t[GSBI5_UART_CLK] = &gsbi5_uart_clk.clkr,\n\t[GSBI6_UART_SRC] = &gsbi6_uart_src.clkr,\n\t[GSBI6_UART_CLK] = &gsbi6_uart_clk.clkr,\n\t[GSBI7_UART_SRC] = &gsbi7_uart_src.clkr,\n\t[GSBI7_UART_CLK] = &gsbi7_uart_clk.clkr,\n\t[GSBI1_QUP_SRC] = &gsbi1_qup_src.clkr,\n\t[GSBI1_QUP_CLK] = &gsbi1_qup_clk.clkr,\n\t[GSBI2_QUP_SRC] = &gsbi2_qup_src.clkr,\n\t[GSBI2_QUP_CLK] = &gsbi2_qup_clk.clkr,\n\t[GSBI4_QUP_SRC] = &gsbi4_qup_src.clkr,\n\t[GSBI4_QUP_CLK] = &gsbi4_qup_clk.clkr,\n\t[GSBI5_QUP_SRC] = &gsbi5_qup_src.clkr,\n\t[GSBI5_QUP_CLK] = &gsbi5_qup_clk.clkr,\n\t[GSBI6_QUP_SRC] = &gsbi6_qup_src.clkr,\n\t[GSBI6_QUP_CLK] = &gsbi6_qup_clk.clkr,\n\t[GSBI7_QUP_SRC] = &gsbi7_qup_src.clkr,\n\t[GSBI7_QUP_CLK] = &gsbi7_qup_clk.clkr,\n\t[GP0_SRC] = &gp0_src.clkr,\n\t[GP0_CLK] = &gp0_clk.clkr,\n\t[GP1_SRC] = &gp1_src.clkr,\n\t[GP1_CLK] = &gp1_clk.clkr,\n\t[GP2_SRC] = &gp2_src.clkr,\n\t[GP2_CLK] = &gp2_clk.clkr,\n\t[PMEM_A_CLK] = &pmem_clk.clkr,\n\t[PRNG_SRC] = &prng_src.clkr,\n\t[PRNG_CLK] = &prng_clk.clkr,\n\t[SDC1_SRC] = &sdc1_src.clkr,\n\t[SDC1_CLK] = &sdc1_clk.clkr,\n\t[SDC3_SRC] = &sdc3_src.clkr,\n\t[SDC3_CLK] = &sdc3_clk.clkr,\n\t[TSIF_REF_SRC] = &tsif_ref_src.clkr,\n\t[TSIF_REF_CLK] = &tsif_ref_clk.clkr,\n\t[DMA_BAM_H_CLK] = &dma_bam_h_clk.clkr,\n\t[GSBI1_H_CLK] = &gsbi1_h_clk.clkr,\n\t[GSBI2_H_CLK] = &gsbi2_h_clk.clkr,\n\t[GSBI4_H_CLK] = &gsbi4_h_clk.clkr,\n\t[GSBI5_H_CLK] = &gsbi5_h_clk.clkr,\n\t[GSBI6_H_CLK] = &gsbi6_h_clk.clkr,\n\t[GSBI7_H_CLK] = &gsbi7_h_clk.clkr,\n\t[TSIF_H_CLK] = &tsif_h_clk.clkr,\n\t[SDC1_H_CLK] = &sdc1_h_clk.clkr,\n\t[SDC3_H_CLK] = &sdc3_h_clk.clkr,\n\t[ADM0_CLK] = &adm0_clk.clkr,\n\t[ADM0_PBUS_CLK] = &adm0_pbus_clk.clkr,\n\t[PCIE_A_CLK] = &pcie_a_clk.clkr,\n\t[PCIE_AUX_CLK] = &pcie_aux_clk.clkr,\n\t[PCIE_H_CLK] = &pcie_h_clk.clkr,\n\t[PCIE_PHY_CLK] = &pcie_phy_clk.clkr,\n\t[SFAB_SATA_S_H_CLK] = &sfab_sata_s_h_clk.clkr,\n\t[PMIC_ARB0_H_CLK] = &pmic_arb0_h_clk.clkr,\n\t[PMIC_ARB1_H_CLK] = &pmic_arb1_h_clk.clkr,\n\t[PMIC_SSBI2_CLK] = &pmic_ssbi2_clk.clkr,\n\t[RPM_MSG_RAM_H_CLK] = &rpm_msg_ram_h_clk.clkr,\n\t[SATA_H_CLK] = &sata_h_clk.clkr,\n\t[SATA_CLK_SRC] = &sata_ref_src.clkr,\n\t[SATA_RXOOB_CLK] = &sata_rxoob_clk.clkr,\n\t[SATA_PMALIVE_CLK] = &sata_pmalive_clk.clkr,\n\t[SATA_PHY_REF_CLK] = &sata_phy_ref_clk.clkr,\n\t[SATA_A_CLK] = &sata_a_clk.clkr,\n\t[SATA_PHY_CFG_CLK] = &sata_phy_cfg_clk.clkr,\n\t[PCIE_ALT_REF_SRC] = &pcie_ref_src.clkr,\n\t[PCIE_ALT_REF_CLK] = &pcie_ref_src_clk.clkr,\n\t[PCIE_1_A_CLK] = &pcie1_a_clk.clkr,\n\t[PCIE_1_AUX_CLK] = &pcie1_aux_clk.clkr,\n\t[PCIE_1_H_CLK] = &pcie1_h_clk.clkr,\n\t[PCIE_1_PHY_CLK] = &pcie1_phy_clk.clkr,\n\t[PCIE_1_ALT_REF_SRC] = &pcie1_ref_src.clkr,\n\t[PCIE_1_ALT_REF_CLK] = &pcie1_ref_src_clk.clkr,\n\t[PCIE_2_A_CLK] = &pcie2_a_clk.clkr,\n\t[PCIE_2_AUX_CLK] = &pcie2_aux_clk.clkr,\n\t[PCIE_2_H_CLK] = &pcie2_h_clk.clkr,\n\t[PCIE_2_PHY_CLK] = &pcie2_phy_clk.clkr,\n\t[PCIE_2_ALT_REF_SRC] = &pcie2_ref_src.clkr,\n\t[PCIE_2_ALT_REF_CLK] = &pcie2_ref_src_clk.clkr,\n\t[USB30_MASTER_SRC] = &usb30_master_clk_src.clkr,\n\t[USB30_0_MASTER_CLK] = &usb30_0_branch_clk.clkr,\n\t[USB30_1_MASTER_CLK] = &usb30_1_branch_clk.clkr,\n\t[USB30_UTMI_SRC] = &usb30_utmi_clk.clkr,\n\t[USB30_0_UTMI_CLK] = &usb30_0_utmi_clk_ctl.clkr,\n\t[USB30_1_UTMI_CLK] = &usb30_1_utmi_clk_ctl.clkr,\n\t[USB_HS1_H_CLK] = &usb_hs1_h_clk.clkr,\n\t[USB_HS1_XCVR_SRC] = &usb_hs1_xcvr_clk_src.clkr,\n\t[USB_HS1_XCVR_CLK] = &usb_hs1_xcvr_clk.clkr,\n\t[USB_FS1_H_CLK] = &usb_fs1_h_clk.clkr,\n\t[USB_FS1_XCVR_SRC] = &usb_fs1_xcvr_clk_src.clkr,\n\t[USB_FS1_XCVR_CLK] = &usb_fs1_xcvr_clk.clkr,\n\t[USB_FS1_SYSTEM_CLK] = &usb_fs1_sys_clk.clkr,\n\t[EBI2_CLK] = &ebi2_clk.clkr,\n\t[EBI2_AON_CLK] = &ebi2_aon_clk.clkr,\n\t[GMAC_CORE1_CLK_SRC] = &gmac_core1_src.clkr,\n\t[GMAC_CORE1_CLK] = &gmac_core1_clk.clkr,\n\t[GMAC_CORE2_CLK_SRC] = &gmac_core2_src.clkr,\n\t[GMAC_CORE2_CLK] = &gmac_core2_clk.clkr,\n\t[GMAC_CORE3_CLK_SRC] = &gmac_core3_src.clkr,\n\t[GMAC_CORE3_CLK] = &gmac_core3_clk.clkr,\n\t[GMAC_CORE4_CLK_SRC] = &gmac_core4_src.clkr,\n\t[GMAC_CORE4_CLK] = &gmac_core4_clk.clkr,\n\t[UBI32_CORE1_CLK_SRC] = &ubi32_core1_src_clk.clkr,\n\t[UBI32_CORE2_CLK_SRC] = &ubi32_core2_src_clk.clkr,\n\t[NSSTCM_CLK_SRC] = &nss_tcm_src.clkr,\n\t[NSSTCM_CLK] = &nss_tcm_clk.clkr,\n\t[PLL9] = &hfpll0.clkr,\n\t[PLL10] = &hfpll1.clkr,\n\t[PLL12] = &hfpll_l2.clkr,\n\t[CE5_A_CLK_SRC] = &ce5_a_clk_src.clkr,\n\t[CE5_A_CLK] = &ce5_a_clk.clkr,\n\t[CE5_H_CLK_SRC] = &ce5_h_clk_src.clkr,\n\t[CE5_H_CLK] = &ce5_h_clk.clkr,\n\t[CE5_CORE_CLK_SRC] = &ce5_core_src.clkr,\n\t[CE5_CORE_CLK] = &ce5_core_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_ipq806x_resets[] = {\n\t[QDSS_STM_RESET] = { 0x2060, 6 },\n\t[AFAB_SMPSS_S_RESET] = { 0x20b8, 2 },\n\t[AFAB_SMPSS_M1_RESET] = { 0x20b8, 1 },\n\t[AFAB_SMPSS_M0_RESET] = { 0x20b8, 0 },\n\t[AFAB_EBI1_CH0_RESET] = { 0x20c0, 7 },\n\t[AFAB_EBI1_CH1_RESET] = { 0x20c4, 7 },\n\t[SFAB_ADM0_M0_RESET] = { 0x21e0, 7 },\n\t[SFAB_ADM0_M1_RESET] = { 0x21e4, 7 },\n\t[SFAB_ADM0_M2_RESET] = { 0x21e8, 7 },\n\t[ADM0_C2_RESET] = { 0x220c, 4 },\n\t[ADM0_C1_RESET] = { 0x220c, 3 },\n\t[ADM0_C0_RESET] = { 0x220c, 2 },\n\t[ADM0_PBUS_RESET] = { 0x220c, 1 },\n\t[ADM0_RESET] = { 0x220c, 0 },\n\t[QDSS_CLKS_SW_RESET] = { 0x2260, 5 },\n\t[QDSS_POR_RESET] = { 0x2260, 4 },\n\t[QDSS_TSCTR_RESET] = { 0x2260, 3 },\n\t[QDSS_HRESET_RESET] = { 0x2260, 2 },\n\t[QDSS_AXI_RESET] = { 0x2260, 1 },\n\t[QDSS_DBG_RESET] = { 0x2260, 0 },\n\t[SFAB_PCIE_M_RESET] = { 0x22d8, 1 },\n\t[SFAB_PCIE_S_RESET] = { 0x22d8, 0 },\n\t[PCIE_EXT_RESET] = { 0x22dc, 6 },\n\t[PCIE_PHY_RESET] = { 0x22dc, 5 },\n\t[PCIE_PCI_RESET] = { 0x22dc, 4 },\n\t[PCIE_POR_RESET] = { 0x22dc, 3 },\n\t[PCIE_HCLK_RESET] = { 0x22dc, 2 },\n\t[PCIE_ACLK_RESET] = { 0x22dc, 0 },\n\t[SFAB_LPASS_RESET] = { 0x23a0, 7 },\n\t[SFAB_AFAB_M_RESET] = { 0x23e0, 7 },\n\t[AFAB_SFAB_M0_RESET] = { 0x2420, 7 },\n\t[AFAB_SFAB_M1_RESET] = { 0x2424, 7 },\n\t[SFAB_SATA_S_RESET] = { 0x2480, 7 },\n\t[SFAB_DFAB_M_RESET] = { 0x2500, 7 },\n\t[DFAB_SFAB_M_RESET] = { 0x2520, 7 },\n\t[DFAB_SWAY0_RESET] = { 0x2540, 7 },\n\t[DFAB_SWAY1_RESET] = { 0x2544, 7 },\n\t[DFAB_ARB0_RESET] = { 0x2560, 7 },\n\t[DFAB_ARB1_RESET] = { 0x2564, 7 },\n\t[PPSS_PROC_RESET] = { 0x2594, 1 },\n\t[PPSS_RESET] = { 0x2594, 0 },\n\t[DMA_BAM_RESET] = { 0x25c0, 7 },\n\t[SPS_TIC_H_RESET] = { 0x2600, 7 },\n\t[SFAB_CFPB_M_RESET] = { 0x2680, 7 },\n\t[SFAB_CFPB_S_RESET] = { 0x26c0, 7 },\n\t[TSIF_H_RESET] = { 0x2700, 7 },\n\t[CE1_H_RESET] = { 0x2720, 7 },\n\t[CE1_CORE_RESET] = { 0x2724, 7 },\n\t[CE1_SLEEP_RESET] = { 0x2728, 7 },\n\t[CE2_H_RESET] = { 0x2740, 7 },\n\t[CE2_CORE_RESET] = { 0x2744, 7 },\n\t[SFAB_SFPB_M_RESET] = { 0x2780, 7 },\n\t[SFAB_SFPB_S_RESET] = { 0x27a0, 7 },\n\t[RPM_PROC_RESET] = { 0x27c0, 7 },\n\t[PMIC_SSBI2_RESET] = { 0x280c, 12 },\n\t[SDC1_RESET] = { 0x2830, 0 },\n\t[SDC2_RESET] = { 0x2850, 0 },\n\t[SDC3_RESET] = { 0x2870, 0 },\n\t[SDC4_RESET] = { 0x2890, 0 },\n\t[USB_HS1_RESET] = { 0x2910, 0 },\n\t[USB_HSIC_RESET] = { 0x2934, 0 },\n\t[USB_FS1_XCVR_RESET] = { 0x2974, 1 },\n\t[USB_FS1_RESET] = { 0x2974, 0 },\n\t[GSBI1_RESET] = { 0x29dc, 0 },\n\t[GSBI2_RESET] = { 0x29fc, 0 },\n\t[GSBI3_RESET] = { 0x2a1c, 0 },\n\t[GSBI4_RESET] = { 0x2a3c, 0 },\n\t[GSBI5_RESET] = { 0x2a5c, 0 },\n\t[GSBI6_RESET] = { 0x2a7c, 0 },\n\t[GSBI7_RESET] = { 0x2a9c, 0 },\n\t[SPDM_RESET] = { 0x2b6c, 0 },\n\t[SEC_CTRL_RESET] = { 0x2b80, 7 },\n\t[TLMM_H_RESET] = { 0x2ba0, 7 },\n\t[SFAB_SATA_M_RESET] = { 0x2c18, 0 },\n\t[SATA_RESET] = { 0x2c1c, 0 },\n\t[TSSC_RESET] = { 0x2ca0, 7 },\n\t[PDM_RESET] = { 0x2cc0, 12 },\n\t[MPM_H_RESET] = { 0x2da0, 7 },\n\t[MPM_RESET] = { 0x2da4, 0 },\n\t[SFAB_SMPSS_S_RESET] = { 0x2e00, 7 },\n\t[PRNG_RESET] = { 0x2e80, 12 },\n\t[SFAB_CE3_M_RESET] = { 0x36c8, 1 },\n\t[SFAB_CE3_S_RESET] = { 0x36c8, 0 },\n\t[CE3_SLEEP_RESET] = { 0x36d0, 7 },\n\t[PCIE_1_M_RESET] = { 0x3a98, 1 },\n\t[PCIE_1_S_RESET] = { 0x3a98, 0 },\n\t[PCIE_1_EXT_RESET] = { 0x3a9c, 6 },\n\t[PCIE_1_PHY_RESET] = { 0x3a9c, 5 },\n\t[PCIE_1_PCI_RESET] = { 0x3a9c, 4 },\n\t[PCIE_1_POR_RESET] = { 0x3a9c, 3 },\n\t[PCIE_1_HCLK_RESET] = { 0x3a9c, 2 },\n\t[PCIE_1_ACLK_RESET] = { 0x3a9c, 0 },\n\t[PCIE_2_M_RESET] = { 0x3ad8, 1 },\n\t[PCIE_2_S_RESET] = { 0x3ad8, 0 },\n\t[PCIE_2_EXT_RESET] = { 0x3adc, 6 },\n\t[PCIE_2_PHY_RESET] = { 0x3adc, 5 },\n\t[PCIE_2_PCI_RESET] = { 0x3adc, 4 },\n\t[PCIE_2_POR_RESET] = { 0x3adc, 3 },\n\t[PCIE_2_HCLK_RESET] = { 0x3adc, 2 },\n\t[PCIE_2_ACLK_RESET] = { 0x3adc, 0 },\n\t[SFAB_USB30_S_RESET] = { 0x3b54, 1 },\n\t[SFAB_USB30_M_RESET] = { 0x3b54, 0 },\n\t[USB30_0_PORT2_HS_PHY_RESET] = { 0x3b50, 5 },\n\t[USB30_0_MASTER_RESET] = { 0x3b50, 4 },\n\t[USB30_0_SLEEP_RESET] = { 0x3b50, 3 },\n\t[USB30_0_UTMI_PHY_RESET] = { 0x3b50, 2 },\n\t[USB30_0_POWERON_RESET] = { 0x3b50, 1 },\n\t[USB30_0_PHY_RESET] = { 0x3b50, 0 },\n\t[USB30_1_MASTER_RESET] = { 0x3b58, 4 },\n\t[USB30_1_SLEEP_RESET] = { 0x3b58, 3 },\n\t[USB30_1_UTMI_PHY_RESET] = { 0x3b58, 2 },\n\t[USB30_1_POWERON_RESET] = { 0x3b58, 1 },\n\t[USB30_1_PHY_RESET] = { 0x3b58, 0 },\n\t[NSSFB0_RESET] = { 0x3b60, 6 },\n\t[NSSFB1_RESET] = { 0x3b60, 7 },\n\t[UBI32_CORE1_CLKRST_CLAMP_RESET] = { 0x3d3c, 3},\n\t[UBI32_CORE1_CLAMP_RESET] = { 0x3d3c, 2 },\n\t[UBI32_CORE1_AHB_RESET] = { 0x3d3c, 1 },\n\t[UBI32_CORE1_AXI_RESET] = { 0x3d3c, 0 },\n\t[UBI32_CORE2_CLKRST_CLAMP_RESET] = { 0x3d5c, 3 },\n\t[UBI32_CORE2_CLAMP_RESET] = { 0x3d5c, 2 },\n\t[UBI32_CORE2_AHB_RESET] = { 0x3d5c, 1 },\n\t[UBI32_CORE2_AXI_RESET] = { 0x3d5c, 0 },\n\t[GMAC_CORE1_RESET] = { 0x3cbc, 0 },\n\t[GMAC_CORE2_RESET] = { 0x3cdc, 0 },\n\t[GMAC_CORE3_RESET] = { 0x3cfc, 0 },\n\t[GMAC_CORE4_RESET] = { 0x3d1c, 0 },\n\t[GMAC_AHB_RESET] = { 0x3e24, 0 },\n\t[CRYPTO_ENG1_RESET] = { 0x3e00, 0},\n\t[CRYPTO_ENG2_RESET] = { 0x3e04, 0},\n\t[CRYPTO_ENG3_RESET] = { 0x3e08, 0},\n\t[CRYPTO_ENG4_RESET] = { 0x3e0c, 0},\n\t[CRYPTO_AHB_RESET] = { 0x3e10, 0},\n\t[NSS_CH0_RST_RX_CLK_N_RESET] = { 0x3b60, 0 },\n\t[NSS_CH0_RST_TX_CLK_N_RESET] = { 0x3b60, 1 },\n\t[NSS_CH0_RST_RX_125M_N_RESET] = { 0x3b60, 2 },\n\t[NSS_CH0_HW_RST_RX_125M_N_RESET] = { 0x3b60, 3 },\n\t[NSS_CH0_RST_TX_125M_N_RESET] = { 0x3b60, 4 },\n\t[NSS_CH1_RST_RX_CLK_N_RESET] = { 0x3b60, 5 },\n\t[NSS_CH1_RST_TX_CLK_N_RESET] = { 0x3b60, 6 },\n\t[NSS_CH1_RST_RX_125M_N_RESET] = { 0x3b60, 7 },\n\t[NSS_CH1_HW_RST_RX_125M_N_RESET] = { 0x3b60, 8 },\n\t[NSS_CH1_RST_TX_125M_N_RESET] = { 0x3b60, 9 },\n\t[NSS_CH2_RST_RX_CLK_N_RESET] = { 0x3b60, 10 },\n\t[NSS_CH2_RST_TX_CLK_N_RESET] = { 0x3b60, 11 },\n\t[NSS_CH2_RST_RX_125M_N_RESET] = { 0x3b60, 12 },\n\t[NSS_CH2_HW_RST_RX_125M_N_RESET] = { 0x3b60, 13 },\n\t[NSS_CH2_RST_TX_125M_N_RESET] = { 0x3b60, 14 },\n\t[NSS_CH3_RST_RX_CLK_N_RESET] = { 0x3b60, 15 },\n\t[NSS_CH3_RST_TX_CLK_N_RESET] = { 0x3b60, 16 },\n\t[NSS_CH3_RST_RX_125M_N_RESET] = { 0x3b60, 17 },\n\t[NSS_CH3_HW_RST_RX_125M_N_RESET] = { 0x3b60, 18 },\n\t[NSS_CH3_RST_TX_125M_N_RESET] = { 0x3b60, 19 },\n\t[NSS_RST_RX_250M_125M_N_RESET] = { 0x3b60, 20 },\n\t[NSS_RST_TX_250M_125M_N_RESET] = { 0x3b60, 21 },\n\t[NSS_QSGMII_TXPI_RST_N_RESET] = { 0x3b60, 22 },\n\t[NSS_QSGMII_CDR_RST_N_RESET] = { 0x3b60, 23 },\n\t[NSS_SGMII2_CDR_RST_N_RESET] = { 0x3b60, 24 },\n\t[NSS_SGMII3_CDR_RST_N_RESET] = { 0x3b60, 25 },\n\t[NSS_CAL_PRBS_RST_N_RESET] = { 0x3b60, 26 },\n\t[NSS_LCKDT_RST_N_RESET] = { 0x3b60, 27 },\n\t[NSS_SRDS_N_RESET] = { 0x3b60, 28 },\n};\n\nstatic const struct regmap_config gcc_ipq806x_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x3e40,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_ipq806x_desc = {\n\t.config = &gcc_ipq806x_regmap_config,\n\t.clks = gcc_ipq806x_clks,\n\t.num_clks = ARRAY_SIZE(gcc_ipq806x_clks),\n\t.resets = gcc_ipq806x_resets,\n\t.num_resets = ARRAY_SIZE(gcc_ipq806x_resets),\n};\n\nstatic const struct of_device_id gcc_ipq806x_match_table[] = {\n\t{ .compatible = \"qcom,gcc-ipq8064\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_ipq806x_match_table);\n\nstatic int gcc_ipq806x_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = qcom_cc_register_board_clk(dev, \"cxo_board\", \"cxo\", 25000000);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qcom_cc_register_board_clk(dev, \"pxo_board\", \"pxo\", 25000000);\n\tif (ret)\n\t\treturn ret;\n\n\tif (of_machine_is_compatible(\"qcom,ipq8065\")) {\n\t\tubi32_core1_src_clk.freq_tbl = clk_tbl_nss_ipq8065;\n\t\tubi32_core2_src_clk.freq_tbl = clk_tbl_nss_ipq8065;\n\t} else {\n\t\tubi32_core1_src_clk.freq_tbl = clk_tbl_nss_ipq8064;\n\t\tubi32_core2_src_clk.freq_tbl = clk_tbl_nss_ipq8064;\n\t}\n\n\tret = qcom_cc_probe(pdev, &gcc_ipq806x_desc);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = dev_get_regmap(dev, NULL);\n\tif (!regmap)\n\t\treturn -ENODEV;\n\n\t \n\tregmap_update_bits(regmap, 0x31a4, 0xffffffc0, 0x40000400);\n\tregmap_write(regmap, 0x31b0, 0x3080);\n\n\t \n\tregmap_write(regmap, 0x3cb8, 8);\n\tregmap_write(regmap, 0x3cd8, 8);\n\tregmap_write(regmap, 0x3cf8, 8);\n\tregmap_write(regmap, 0x3d18, 8);\n\n\treturn of_platform_populate(pdev->dev.of_node, NULL, NULL, &pdev->dev);\n}\n\nstatic struct platform_driver gcc_ipq806x_driver = {\n\t.probe\t\t= gcc_ipq806x_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-ipq806x\",\n\t\t.of_match_table = gcc_ipq806x_match_table,\n\t},\n};\n\nstatic int __init gcc_ipq806x_init(void)\n{\n\treturn platform_driver_register(&gcc_ipq806x_driver);\n}\ncore_initcall(gcc_ipq806x_init);\n\nstatic void __exit gcc_ipq806x_exit(void)\n{\n\tplatform_driver_unregister(&gcc_ipq806x_driver);\n}\nmodule_exit(gcc_ipq806x_exit);\n\nMODULE_DESCRIPTION(\"QCOM GCC IPQ806x Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-ipq806x\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}