 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun May 25 00:58:10 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6v125c   Library: saed14rvt_ss0p6v125c
Wire Load Model Mode: top

  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 r
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 f
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 r
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 r
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 r
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 r
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 r
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 f
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.13 f
  core_i/id_stage_i/register_file_i/U277/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 f
  core_i/id_stage_i/register_file_i/U4277/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 f
  core_i/id_stage_i/register_file_i/U3376/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 f
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.04       0.24 f
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 f
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.05       0.32 r
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.34 f
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.37 f
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.37 f
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.37 f
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.39 f
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.43 f
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.46 f
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.49 f
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.54 f
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.58 f
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 f
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.67 f
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.71 f
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.75 f
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 f
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.82 f
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.86 f
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.91 f
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.95 f
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.99 f
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.04 f
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.08 f
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.12 f
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.16 f
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.20 f
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.24 f
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.28 f
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.32 f
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 f
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.41 f
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.45 f
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 f
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.54 f
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.57 f
  core_i/id_stage_i/r153/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.61 f
  core_i/id_stage_i/r153/U1_31/X (SAEDRVT14_EO3_1)        0.06       1.68 f
  core_i/id_stage_i/r153/SUM[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.68 f
  core_i/id_stage_i/U2338/X (SAEDRVT14_AOI222_1)          0.06       1.73 r
  core_i/id_stage_i/U1073/X (SAEDRVT14_INV_S_0P5)         0.01       1.74 f
  core_i/id_stage_i/jump_target_o[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/jump_target_id_i[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/U662/X (SAEDRVT14_AO221_2)            0.04       1.78 f
  core_i/if_stage_i/U413/X (SAEDRVT14_OR3_1)              0.03       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U315/X (SAEDRVT14_AO221_2)
                                                          0.04       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.85 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       1.87 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U3/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       1.89 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.89 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.89 f
  core_i/if_stage_i/instr_addr_o[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.89 f
  core_i/instr_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.89 f
  instr_addr_o[31] (out)                                  0.01       1.90 f
  data arrival time                                                  1.90

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.35 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.39 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.43 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.48 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.52 r
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.56 r
  core_i/id_stage_i/r153/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.63 f
  core_i/id_stage_i/r153/SUM[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.63 f
  core_i/id_stage_i/U2138/X (SAEDRVT14_AOI222_1)          0.06       1.69 r
  core_i/id_stage_i/U1716/X (SAEDRVT14_INV_S_1)           0.01       1.71 f
  core_i/id_stage_i/jump_target_o[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.71 f
  core_i/if_stage_i/jump_target_id_i[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.71 f
  core_i/if_stage_i/U420/X (SAEDRVT14_AO221_0P5)          0.04       1.74 f
  core_i/if_stage_i/U417/X (SAEDRVT14_OR3_1)              0.03       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U143/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[30] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.82 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U122/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.84 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U93/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.86 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[30] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.86 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.86 f
  core_i/if_stage_i/instr_addr_o[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.86 f
  core_i/instr_addr_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.86 f
  instr_addr_o[30] (out)                                  0.01       1.87 f
  data arrival time                                                  1.87

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 r
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 f
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 r
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 r
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 r
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 r
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 r
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 f
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.13 f
  core_i/id_stage_i/register_file_i/U277/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 f
  core_i/id_stage_i/register_file_i/U4277/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 f
  core_i/id_stage_i/register_file_i/U3376/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 f
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.04       0.24 f
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 f
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.05       0.32 r
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.34 f
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.37 f
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.37 f
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.37 f
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.39 f
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.43 f
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.46 f
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.49 f
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.54 f
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.58 f
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 f
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.67 f
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.71 f
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.75 f
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 f
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.82 f
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.86 f
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.91 f
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.95 f
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.99 f
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.04 f
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.08 f
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.12 f
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.16 f
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.20 f
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.24 f
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.28 f
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.32 f
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 f
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.41 f
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.45 f
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 f
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.54 f
  core_i/id_stage_i/r153/U1_29/S (SAEDRVT14_ADDF_V2_1)
                                                          0.03       1.57 f
  core_i/id_stage_i/r153/SUM[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.57 f
  core_i/id_stage_i/U2140/X (SAEDRVT14_AOI222_1)          0.06       1.63 r
  core_i/id_stage_i/U1717/X (SAEDRVT14_INV_S_1)           0.01       1.64 f
  core_i/id_stage_i/jump_target_o[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.64 f
  core_i/if_stage_i/jump_target_id_i[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.64 f
  core_i/if_stage_i/U423/X (SAEDRVT14_AO221_0P5)          0.04       1.68 f
  core_i/if_stage_i/U421/X (SAEDRVT14_OR3_1)              0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U146/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[29] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.76 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U121/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.77 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U92/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[29] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.79 f
  core_i/if_stage_i/instr_addr_o[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.79 f
  core_i/instr_addr_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.79 f
  instr_addr_o[29] (out)                                  0.01       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.35 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.39 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.43 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.48 r
  core_i/id_stage_i/r153/U1_28/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.56 f
  core_i/id_stage_i/r153/SUM[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.56 f
  core_i/id_stage_i/U2141/X (SAEDRVT14_AOI222_1)          0.06       1.62 r
  core_i/id_stage_i/U1718/X (SAEDRVT14_INV_S_1)           0.01       1.63 f
  core_i/id_stage_i/jump_target_o[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.63 f
  core_i/if_stage_i/jump_target_id_i[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.63 f
  core_i/if_stage_i/U427/X (SAEDRVT14_AO221_0P5)          0.04       1.67 f
  core_i/if_stage_i/U425/X (SAEDRVT14_OR3_1)              0.03       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U149/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[28] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U120/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.76 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U91/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[28] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.78 f
  core_i/if_stage_i/instr_addr_o[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.78 f
  core_i/instr_addr_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.78 f
  instr_addr_o[28] (out)                                  0.01       1.79 f
  data arrival time                                                  1.79

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.35 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.39 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.43 r
  core_i/id_stage_i/r153/U1_27/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.51 f
  core_i/id_stage_i/r153/SUM[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.51 f
  core_i/id_stage_i/U2142/X (SAEDRVT14_AOI222_1)          0.06       1.57 r
  core_i/id_stage_i/U1719/X (SAEDRVT14_INV_S_1)           0.01       1.59 f
  core_i/id_stage_i/jump_target_o[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.59 f
  core_i/if_stage_i/jump_target_id_i[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.59 f
  core_i/if_stage_i/U431/X (SAEDRVT14_AO221_0P5)          0.04       1.62 f
  core_i/if_stage_i/U429/X (SAEDRVT14_OR3_1)              0.03       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U152/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[27] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U119/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.72 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U90/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[27] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.74 f
  core_i/if_stage_i/instr_addr_o[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.74 f
  core_i/instr_addr_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.74 f
  instr_addr_o[27] (out)                                  0.01       1.75 f
  data arrival time                                                  1.75

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.35 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.39 r
  core_i/id_stage_i/r153/U1_26/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.47 f
  core_i/id_stage_i/r153/SUM[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.47 f
  core_i/id_stage_i/U2144/X (SAEDRVT14_AOI222_1)          0.06       1.53 r
  core_i/id_stage_i/U1720/X (SAEDRVT14_INV_S_1)           0.01       1.54 f
  core_i/id_stage_i/jump_target_o[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.54 f
  core_i/if_stage_i/jump_target_id_i[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.54 f
  core_i/if_stage_i/U435/X (SAEDRVT14_AO221_0P5)          0.04       1.58 f
  core_i/if_stage_i/U433/X (SAEDRVT14_OR3_1)              0.03       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U156/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[26] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U118/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.67 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U89/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.70 f
  core_i/if_stage_i/instr_addr_o[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.70 f
  core_i/instr_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.70 f
  instr_addr_o[26] (out)                                  0.01       1.70 f
  data arrival time                                                  1.70

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.35 r
  core_i/id_stage_i/r153/U1_25/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.43 f
  core_i/id_stage_i/r153/SUM[25] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.43 f
  core_i/id_stage_i/U2146/X (SAEDRVT14_AOI222_1)          0.06       1.49 r
  core_i/id_stage_i/U1721/X (SAEDRVT14_INV_S_1)           0.01       1.50 f
  core_i/id_stage_i/jump_target_o[25] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.50 f
  core_i/if_stage_i/jump_target_id_i[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.50 f
  core_i/if_stage_i/U439/X (SAEDRVT14_AO221_0P5)          0.04       1.54 f
  core_i/if_stage_i/U437/X (SAEDRVT14_OR3_1)              0.03       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U159/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[25] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U117/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.63 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U88/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.65 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.65 f
  core_i/if_stage_i/instr_addr_o[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.65 f
  core_i/instr_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.65 f
  instr_addr_o[25] (out)                                  0.01       1.66 f
  data arrival time                                                  1.66

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/id_stage_i/r153/U1_24/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.38 f
  core_i/id_stage_i/r153/SUM[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.38 f
  core_i/id_stage_i/U2148/X (SAEDRVT14_AOI222_1)          0.06       1.44 r
  core_i/id_stage_i/U1722/X (SAEDRVT14_INV_S_1)           0.01       1.46 f
  core_i/id_stage_i/jump_target_o[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.46 f
  core_i/if_stage_i/jump_target_id_i[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.46 f
  core_i/if_stage_i/U443/X (SAEDRVT14_AO221_0P5)          0.04       1.49 f
  core_i/if_stage_i/U441/X (SAEDRVT14_OR3_1)              0.03       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U162/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U116/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.59 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U87/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.61 f
  core_i/if_stage_i/instr_addr_o[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.61 f
  core_i/instr_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.61 f
  instr_addr_o[24] (out)                                  0.01       1.62 f
  data arrival time                                                  1.62

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U828/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U829/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operand_a_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/U226/CKOUT (SAEDRVT14_CLKSPLT_1)                 0.04       0.12 r
  core_i/load_store_unit_i/operand_a_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.12 r
  core_i/load_store_unit_i/add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 r
  core_i/load_store_unit_i/add_346_aco/U1/CKOUTB (SAEDRVT14_CLKSPLT_1)
                                                          0.06       0.19 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.01       0.20 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.24 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.29 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.33 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.37 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.42 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.46 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.50 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.55 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.59 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.63 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.68 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.72 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.81 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.90 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.94 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.03 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.07 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.16 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.20 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.24 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.29 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.37 r
  core_i/load_store_unit_i/add_346_aco/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/load_store_unit_i/add_346_aco/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/load_store_unit_i/add_346_aco/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.50 r
  core_i/load_store_unit_i/add_346_aco/U1_31/X (SAEDRVT14_EO3_1)
                                                          0.07       1.57 f
  core_i/load_store_unit_i/add_346_aco/SUM[31] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       1.57 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.57 f
  core_i/load_store_unit_i/data_obi_i/U41/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       1.58 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.58 f
  core_i/load_store_unit_i/data_addr_o[31] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       1.58 f
  core_i/data_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.58 f
  data_addr_o[31] (out)                                   0.01       1.59 f
  data arrival time                                                  1.59

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/CK (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[17]/Q (SAEDRVT14_FSDPRBQ_V3_2)
                                                          0.03       0.03 f
  core_i/if_stage_i/U659/X (SAEDRVT14_INV_S_0P5)          0.02       0.05 r
  core_i/if_stage_i/U660/X (SAEDRVT14_INV_S_0P5)          0.02       0.07 f
  core_i/if_stage_i/instr_rdata_id_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/instr_rdata_i[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 f
  core_i/id_stage_i/U407/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[2] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U6/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.11 r
  core_i/id_stage_i/register_file_i/U4852/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 r
  core_i/id_stage_i/register_file_i/U278/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.16 r
  core_i/id_stage_i/register_file_i/U4276/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U3512/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4861/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.27 r
  core_i/id_stage_i/register_file_i/U4865/X (SAEDRVT14_NR4_0P75)
                                                          0.03       0.30 f
  core_i/id_stage_i/register_file_i/U4866/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U4555/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.35 r
  core_i/id_stage_i/register_file_i/rdata_a_o[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/A[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 r
  core_i/id_stage_i/r153/U1/X (SAEDRVT14_AN2_MM_1)        0.02       0.37 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.41 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V2_2)
                                                          0.03       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.03       0.48 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.73 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.77 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       0.80 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.85 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.98 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.11 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.04       1.22 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/id_stage_i/r153/U1_23/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.34 f
  core_i/id_stage_i/r153/SUM[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.34 f
  core_i/id_stage_i/U2165/X (SAEDRVT14_AOI222_1)          0.06       1.40 r
  core_i/id_stage_i/U1729/X (SAEDRVT14_INV_S_1)           0.01       1.41 f
  core_i/id_stage_i/jump_target_o[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       1.41 f
  core_i/if_stage_i/jump_target_id_i[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.41 f
  core_i/if_stage_i/U447/X (SAEDRVT14_AO221_0P5)          0.04       1.45 f
  core_i/if_stage_i/U445/X (SAEDRVT14_OR3_1)              0.03       1.48 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.48 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.48 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U165/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.53 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U115/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.54 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U86/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       1.57 f
  core_i/if_stage_i/instr_addr_o[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       1.57 f
  core_i/instr_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       1.57 f
  instr_addr_o[23] (out)                                  0.01       1.57 f
  data arrival time                                                  1.57

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: core_i/ex_stage_i/mult_i/mulh_CS_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 f
  core_i/ex_stage_i/mult_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.05 r
  core_i/ex_stage_i/mult_i/U829/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.06 f
  core_i/ex_stage_i/mult_i/U691/X (SAEDRVT14_INV_S_1)     0.02       0.08 r
  core_i/ex_stage_i/mult_i/U350/X (SAEDRVT14_AN3_0P75)
                                                          0.04       0.12 r
  core_i/ex_stage_i/mult_i/U442/X (SAEDRVT14_NR2_MM_1)
                                                          0.02       0.13 f
  core_i/ex_stage_i/mult_i/U586/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.01       0.14 r
  core_i/ex_stage_i/mult_i/U13/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.15 f
  core_i/ex_stage_i/mult_i/U14/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.17 r
  core_i/ex_stage_i/mult_i/U345/X (SAEDRVT14_NR3_0P75)
                                                          0.03       0.19 f
  core_i/ex_stage_i/mult_i/U449/X (SAEDRVT14_OR3_1)       0.03       0.23 f
  core_i/ex_stage_i/mult_i/U7/X (SAEDRVT14_BUF_ECO_1)     0.02       0.25 f
  core_i/ex_stage_i/mult_i/U19/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.27 r
  core_i/ex_stage_i/mult_i/U613/X (SAEDRVT14_AOI21_0P5)
                                                          0.03       0.29 f
  core_i/ex_stage_i/mult_i/U62/X (SAEDRVT14_AN2_MM_1)     0.03       0.32 f
  core_i/ex_stage_i/mult_i/U63/X (SAEDRVT14_INV_S_1)      0.02       0.34 r
  core_i/ex_stage_i/mult_i/U100/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.36 r
  core_i/ex_stage_i/mult_i/U101/X (SAEDRVT14_INV_S_1)     0.02       0.38 f
  core_i/ex_stage_i/mult_i/U383/X (SAEDRVT14_OAI22_1)     0.02       0.40 r
  core_i/ex_stage_i/mult_i/U54/X (SAEDRVT14_AN3_0P75)     0.04       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/B[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/U168/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       0.48 r
  core_i/ex_stage_i/mult_i/mult_110/U169/X (SAEDRVT14_INV_S_1)
                                                          0.02       0.50 f
  core_i/ex_stage_i/mult_i/mult_110/U555/X (SAEDRVT14_NR2_1)
                                                          0.02       0.52 r
  core_i/ex_stage_i/mult_i/mult_110/U273/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.04       0.56 f
  core_i/ex_stage_i/mult_i/mult_110/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.64 r
  core_i/ex_stage_i/mult_i/mult_110/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.72 f
  core_i/ex_stage_i/mult_i/mult_110/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.80 r
  core_i/ex_stage_i/mult_i/mult_110/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.88 f
  core_i/ex_stage_i/mult_i/mult_110/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.96 r
  core_i/ex_stage_i/mult_i/mult_110/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.04 f
  core_i/ex_stage_i/mult_i/mult_110/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.12 r
  core_i/ex_stage_i/mult_i/mult_110/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.20 f
  core_i/ex_stage_i/mult_i/mult_110/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.27 r
  core_i/ex_stage_i/mult_i/mult_110/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.35 f
  core_i/ex_stage_i/mult_i/mult_110/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.43 r
  core_i/ex_stage_i/mult_i/mult_110/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.51 f
  core_i/ex_stage_i/mult_i/mult_110/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.59 r
  core_i/ex_stage_i/mult_i/mult_110/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.67 f
  core_i/ex_stage_i/mult_i/mult_110/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.75 r
  core_i/ex_stage_i/mult_i/mult_110/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/A[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/U23/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/SUM[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/PRODUCT[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/B[16] (cv32e40p_mult_DW01_add_15)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.90 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.03 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.12 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.16 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.21 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.25 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.29 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.34 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.38 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.42 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.47 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.51 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.60 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_33/X (SAEDRVT14_EO3_1)
                                                          0.06       2.66 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/SUM[33] (cv32e40p_mult_DW01_add_15)
                                                          0.00       2.66 f
  core_i/ex_stage_i/mult_i/U585/X (SAEDRVT14_AO21B_0P5)
                                                          0.04       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/A[33] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/U12/CKOUT (SAEDRVT14_CLKSPLT_1)
                                                          0.05       2.74 f
  core_i/ex_stage_i/mult_i/sra_114/U312/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.79 f
  core_i/ex_stage_i/mult_i/sra_114/U87/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.80 r
  core_i/ex_stage_i/mult_i/sra_114/U249/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.82 f
  core_i/ex_stage_i/mult_i/sra_114/U248/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.86 f
  core_i/ex_stage_i/mult_i/sra_114/U206/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.91 f
  core_i/ex_stage_i/mult_i/sra_114/B[2] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.91 f
  core_i/ex_stage_i/mult_i/U262/X (SAEDRVT14_AOI222_1)
                                                          0.06       2.97 r
  core_i/ex_stage_i/mult_i/U317/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.02       2.99 f
  core_i/ex_stage_i/mult_i/result_o[2] (cv32e40p_mult_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U201/X (SAEDRVT14_AO222_1)            0.05       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[2] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U998/X (SAEDRVT14_INV_S_0P75)         0.02       3.05 r
  core_i/id_stage_i/U1769/X (SAEDRVT14_OAI21_0P75)        0.02       3.08 f
  core_i/id_stage_i/U954/X (SAEDRVT14_INV_S_0P5)          0.02       3.09 r
  core_i/id_stage_i/U2037/X (SAEDRVT14_OA22_0P75)         0.03       3.12 r
  core_i/id_stage_i/U1286/X (SAEDRVT14_OAI21_0P5)         0.01       3.14 f
  core_i/id_stage_i/U2284/X (SAEDRVT14_NR2_MM_1)          0.01       3.15 r
  core_i/id_stage_i/U1112/X (SAEDRVT14_OAI22_0P5)         0.02       3.17 f
  core_i/id_stage_i/U2003/X (SAEDRVT14_AO21_1)            0.03       3.20 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.20 f
  data arrival time                                                  3.20

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1164/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1887/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1884/X (SAEDRVT14_OR4_1)       0.04       2.95 f
  core_i/ex_stage_i/alu_i/U1883/X (SAEDRVT14_OR4_1)       0.04       2.99 f
  core_i/ex_stage_i/alu_i/result_o[1] (cv32e40p_alu_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U224/X (SAEDRVT14_AO222_1)            0.04       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U1000/X (SAEDRVT14_INV_S_0P75)        0.02       3.05 r
  core_i/id_stage_i/U1766/X (SAEDRVT14_OAI21_0P75)        0.02       3.07 f
  core_i/id_stage_i/U955/X (SAEDRVT14_INV_S_0P5)          0.02       3.09 r
  core_i/id_stage_i/U2039/X (SAEDRVT14_OA22_0P75)         0.03       3.12 r
  core_i/id_stage_i/U1287/X (SAEDRVT14_OAI21_0P5)         0.01       3.13 f
  core_i/id_stage_i/U2286/X (SAEDRVT14_NR2_MM_1)          0.01       3.15 r
  core_i/id_stage_i/U1113/X (SAEDRVT14_OAI22_0P5)         0.02       3.17 f
  core_i/id_stage_i/U2004/X (SAEDRVT14_AO21_1)            0.03       3.20 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[1]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.20 f
  data arrival time                                                  3.20

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       95.78


  Startpoint: core_i/ex_stage_i/mult_i/mulh_CS_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 f
  core_i/ex_stage_i/mult_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.05 r
  core_i/ex_stage_i/mult_i/U829/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.06 f
  core_i/ex_stage_i/mult_i/U691/X (SAEDRVT14_INV_S_1)     0.02       0.08 r
  core_i/ex_stage_i/mult_i/U350/X (SAEDRVT14_AN3_0P75)
                                                          0.04       0.12 r
  core_i/ex_stage_i/mult_i/U442/X (SAEDRVT14_NR2_MM_1)
                                                          0.02       0.13 f
  core_i/ex_stage_i/mult_i/U586/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.01       0.14 r
  core_i/ex_stage_i/mult_i/U13/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.15 f
  core_i/ex_stage_i/mult_i/U14/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.17 r
  core_i/ex_stage_i/mult_i/U345/X (SAEDRVT14_NR3_0P75)
                                                          0.03       0.19 f
  core_i/ex_stage_i/mult_i/U449/X (SAEDRVT14_OR3_1)       0.03       0.23 f
  core_i/ex_stage_i/mult_i/U7/X (SAEDRVT14_BUF_ECO_1)     0.02       0.25 f
  core_i/ex_stage_i/mult_i/U19/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.27 r
  core_i/ex_stage_i/mult_i/U613/X (SAEDRVT14_AOI21_0P5)
                                                          0.03       0.29 f
  core_i/ex_stage_i/mult_i/U62/X (SAEDRVT14_AN2_MM_1)     0.03       0.32 f
  core_i/ex_stage_i/mult_i/U63/X (SAEDRVT14_INV_S_1)      0.02       0.34 r
  core_i/ex_stage_i/mult_i/U100/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.36 r
  core_i/ex_stage_i/mult_i/U101/X (SAEDRVT14_INV_S_1)     0.02       0.38 f
  core_i/ex_stage_i/mult_i/U383/X (SAEDRVT14_OAI22_1)     0.02       0.40 r
  core_i/ex_stage_i/mult_i/U54/X (SAEDRVT14_AN3_0P75)     0.04       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/B[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/U168/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       0.48 r
  core_i/ex_stage_i/mult_i/mult_110/U169/X (SAEDRVT14_INV_S_1)
                                                          0.02       0.50 f
  core_i/ex_stage_i/mult_i/mult_110/U555/X (SAEDRVT14_NR2_1)
                                                          0.02       0.52 r
  core_i/ex_stage_i/mult_i/mult_110/U273/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.04       0.56 f
  core_i/ex_stage_i/mult_i/mult_110/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.64 r
  core_i/ex_stage_i/mult_i/mult_110/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.72 f
  core_i/ex_stage_i/mult_i/mult_110/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.80 r
  core_i/ex_stage_i/mult_i/mult_110/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.88 f
  core_i/ex_stage_i/mult_i/mult_110/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.96 r
  core_i/ex_stage_i/mult_i/mult_110/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.04 f
  core_i/ex_stage_i/mult_i/mult_110/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.12 r
  core_i/ex_stage_i/mult_i/mult_110/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.20 f
  core_i/ex_stage_i/mult_i/mult_110/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.27 r
  core_i/ex_stage_i/mult_i/mult_110/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.35 f
  core_i/ex_stage_i/mult_i/mult_110/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.43 r
  core_i/ex_stage_i/mult_i/mult_110/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.51 f
  core_i/ex_stage_i/mult_i/mult_110/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.59 r
  core_i/ex_stage_i/mult_i/mult_110/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.67 f
  core_i/ex_stage_i/mult_i/mult_110/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.75 r
  core_i/ex_stage_i/mult_i/mult_110/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/A[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/U23/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/SUM[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/PRODUCT[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/B[16] (cv32e40p_mult_DW01_add_15)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.90 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.03 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.12 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.16 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.21 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.25 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.29 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.34 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.38 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.42 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.47 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.51 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.60 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_33/X (SAEDRVT14_EO3_1)
                                                          0.06       2.66 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/SUM[33] (cv32e40p_mult_DW01_add_15)
                                                          0.00       2.66 f
  core_i/ex_stage_i/mult_i/U585/X (SAEDRVT14_AO21B_0P5)
                                                          0.04       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/A[33] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/U12/CKOUT (SAEDRVT14_CLKSPLT_1)
                                                          0.05       2.74 f
  core_i/ex_stage_i/mult_i/sra_114/U312/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.79 f
  core_i/ex_stage_i/mult_i/sra_114/U87/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.80 r
  core_i/ex_stage_i/mult_i/sra_114/U249/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.82 f
  core_i/ex_stage_i/mult_i/sra_114/U248/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.86 f
  core_i/ex_stage_i/mult_i/sra_114/U206/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.91 f
  core_i/ex_stage_i/mult_i/sra_114/B[2] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.91 f
  core_i/ex_stage_i/mult_i/U262/X (SAEDRVT14_AOI222_1)
                                                          0.06       2.97 r
  core_i/ex_stage_i/mult_i/U317/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.02       2.99 f
  core_i/ex_stage_i/mult_i/result_o[2] (cv32e40p_mult_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U201/X (SAEDRVT14_AO222_1)            0.05       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[2] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U998/X (SAEDRVT14_INV_S_0P75)         0.02       3.05 r
  core_i/id_stage_i/U1769/X (SAEDRVT14_OAI21_0P75)        0.02       3.08 f
  core_i/id_stage_i/U2919/X (SAEDRVT14_AO22_0P5)          0.04       3.11 f
  core_i/id_stage_i/U2920/X (SAEDRVT14_AO221_0P5)         0.04       3.15 f
  core_i/id_stage_i/U2463/X (SAEDRVT14_AO221_0P5)         0.04       3.19 f
  core_i/id_stage_i/alu_operand_b_ex_o_reg[2]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.19 f
  data arrival time                                                  3.19

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       95.79


  Startpoint: core_i/ex_stage_i/mult_i/mulh_CS_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/mult_operand_b_ex_o_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/mult_i/mulh_CS_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 f
  core_i/ex_stage_i/mult_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.05 r
  core_i/ex_stage_i/mult_i/U829/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.06 f
  core_i/ex_stage_i/mult_i/U691/X (SAEDRVT14_INV_S_1)     0.02       0.08 r
  core_i/ex_stage_i/mult_i/U350/X (SAEDRVT14_AN3_0P75)
                                                          0.04       0.12 r
  core_i/ex_stage_i/mult_i/U442/X (SAEDRVT14_NR2_MM_1)
                                                          0.02       0.13 f
  core_i/ex_stage_i/mult_i/U586/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.01       0.14 r
  core_i/ex_stage_i/mult_i/U13/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.15 f
  core_i/ex_stage_i/mult_i/U14/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.17 r
  core_i/ex_stage_i/mult_i/U345/X (SAEDRVT14_NR3_0P75)
                                                          0.03       0.19 f
  core_i/ex_stage_i/mult_i/U449/X (SAEDRVT14_OR3_1)       0.03       0.23 f
  core_i/ex_stage_i/mult_i/U7/X (SAEDRVT14_BUF_ECO_1)     0.02       0.25 f
  core_i/ex_stage_i/mult_i/U19/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.27 r
  core_i/ex_stage_i/mult_i/U613/X (SAEDRVT14_AOI21_0P5)
                                                          0.03       0.29 f
  core_i/ex_stage_i/mult_i/U62/X (SAEDRVT14_AN2_MM_1)     0.03       0.32 f
  core_i/ex_stage_i/mult_i/U63/X (SAEDRVT14_INV_S_1)      0.02       0.34 r
  core_i/ex_stage_i/mult_i/U100/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.36 r
  core_i/ex_stage_i/mult_i/U101/X (SAEDRVT14_INV_S_1)     0.02       0.38 f
  core_i/ex_stage_i/mult_i/U383/X (SAEDRVT14_OAI22_1)     0.02       0.40 r
  core_i/ex_stage_i/mult_i/U54/X (SAEDRVT14_AN3_0P75)     0.04       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/B[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       0.45 r
  core_i/ex_stage_i/mult_i/mult_110/U168/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       0.48 r
  core_i/ex_stage_i/mult_i/mult_110/U169/X (SAEDRVT14_INV_S_1)
                                                          0.02       0.50 f
  core_i/ex_stage_i/mult_i/mult_110/U555/X (SAEDRVT14_NR2_1)
                                                          0.02       0.52 r
  core_i/ex_stage_i/mult_i/mult_110/U273/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.04       0.56 f
  core_i/ex_stage_i/mult_i/mult_110/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.64 r
  core_i/ex_stage_i/mult_i/mult_110/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.72 f
  core_i/ex_stage_i/mult_i/mult_110/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.80 r
  core_i/ex_stage_i/mult_i/mult_110/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.88 f
  core_i/ex_stage_i/mult_i/mult_110/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       0.96 r
  core_i/ex_stage_i/mult_i/mult_110/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.04 f
  core_i/ex_stage_i/mult_i/mult_110/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.12 r
  core_i/ex_stage_i/mult_i/mult_110/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.20 f
  core_i/ex_stage_i/mult_i/mult_110/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.27 r
  core_i/ex_stage_i/mult_i/mult_110/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.35 f
  core_i/ex_stage_i/mult_i/mult_110/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.43 r
  core_i/ex_stage_i/mult_i/mult_110/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.51 f
  core_i/ex_stage_i/mult_i/mult_110/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.59 r
  core_i/ex_stage_i/mult_i/mult_110/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.67 f
  core_i/ex_stage_i/mult_i/mult_110/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.75 r
  core_i/ex_stage_i/mult_i/mult_110/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/A[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.83 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/U23/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/FS_1/SUM[14] (cv32e40p_mult_DW01_add_17)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/mult_110/PRODUCT[16] (cv32e40p_mult_DW02_mult_7)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/B[16] (cv32e40p_mult_DW01_add_15)
                                                          0.00       1.85 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.90 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.03 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.12 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.16 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.21 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.25 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.29 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.34 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.38 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.42 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.47 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.51 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.55 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.60 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/U1_33/X (SAEDRVT14_EO3_1)
                                                          0.06       2.66 f
  core_i/ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2/SUM[33] (cv32e40p_mult_DW01_add_15)
                                                          0.00       2.66 f
  core_i/ex_stage_i/mult_i/U585/X (SAEDRVT14_AO21B_0P5)
                                                          0.04       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/A[33] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.70 f
  core_i/ex_stage_i/mult_i/sra_114/U12/CKOUT (SAEDRVT14_CLKSPLT_1)
                                                          0.05       2.74 f
  core_i/ex_stage_i/mult_i/sra_114/U312/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.79 f
  core_i/ex_stage_i/mult_i/sra_114/U87/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.80 r
  core_i/ex_stage_i/mult_i/sra_114/U249/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.82 f
  core_i/ex_stage_i/mult_i/sra_114/U248/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.86 f
  core_i/ex_stage_i/mult_i/sra_114/U206/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.91 f
  core_i/ex_stage_i/mult_i/sra_114/B[2] (cv32e40p_mult_DW_rash_1)
                                                          0.00       2.91 f
  core_i/ex_stage_i/mult_i/U262/X (SAEDRVT14_AOI222_1)
                                                          0.06       2.97 r
  core_i/ex_stage_i/mult_i/U317/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.02       2.99 f
  core_i/ex_stage_i/mult_i/result_o[2] (cv32e40p_mult_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U201/X (SAEDRVT14_AO222_1)            0.05       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[2] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U998/X (SAEDRVT14_INV_S_0P75)         0.02       3.05 r
  core_i/id_stage_i/U1769/X (SAEDRVT14_OAI21_0P75)        0.02       3.08 f
  core_i/id_stage_i/U2919/X (SAEDRVT14_AO22_0P5)          0.04       3.11 f
  core_i/id_stage_i/U2920/X (SAEDRVT14_AO221_0P5)         0.04       3.15 f
  core_i/id_stage_i/U1142/X (SAEDRVT14_INV_S_0P5)         0.01       3.16 r
  core_i/id_stage_i/U1140/X (SAEDRVT14_OAI22_0P75)        0.02       3.18 f
  core_i/id_stage_i/mult_operand_b_ex_o_reg[2]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/mult_operand_b_ex_o_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1165/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U2280/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U2258/X (SAEDRVT14_OR4_1)       0.03       2.94 f
  core_i/ex_stage_i/alu_i/U2257/X (SAEDRVT14_OR4_1)       0.04       2.98 f
  core_i/ex_stage_i/alu_i/result_o[0] (cv32e40p_alu_test_1)
                                                          0.00       2.98 f
  core_i/ex_stage_i/U215/X (SAEDRVT14_AO222_1)            0.04       3.02 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[0] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/U1002/X (SAEDRVT14_INV_S_0P75)        0.02       3.04 r
  core_i/id_stage_i/U1770/X (SAEDRVT14_OAI21_0P75)        0.02       3.06 f
  core_i/id_stage_i/U956/X (SAEDRVT14_INV_S_0P5)          0.02       3.08 r
  core_i/id_stage_i/U2041/X (SAEDRVT14_OA22_0P75)         0.03       3.11 r
  core_i/id_stage_i/U1288/X (SAEDRVT14_OAI21_0P5)         0.01       3.12 f
  core_i/id_stage_i/U2288/X (SAEDRVT14_NR2_MM_1)          0.01       3.13 r
  core_i/id_stage_i/U1299/X (SAEDRVT14_OAI22_0P5)         0.02       3.16 f
  core_i/id_stage_i/U2005/X (SAEDRVT14_AO21_1)            0.03       3.18 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.19 f
  data arrival time                                                  3.19

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/mult_operand_b_ex_o_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1164/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1887/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1884/X (SAEDRVT14_OR4_1)       0.04       2.95 f
  core_i/ex_stage_i/alu_i/U1883/X (SAEDRVT14_OR4_1)       0.04       2.99 f
  core_i/ex_stage_i/alu_i/result_o[1] (cv32e40p_alu_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U224/X (SAEDRVT14_AO222_1)            0.04       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U1000/X (SAEDRVT14_INV_S_0P75)        0.02       3.05 r
  core_i/id_stage_i/U1766/X (SAEDRVT14_OAI21_0P75)        0.02       3.07 f
  core_i/id_stage_i/U914/X (SAEDRVT14_AO22_0P5)           0.04       3.11 f
  core_i/id_stage_i/U2918/X (SAEDRVT14_AO221_0P5)         0.03       3.14 f
  core_i/id_stage_i/U919/X (SAEDRVT14_INV_S_0P5)          0.01       3.15 r
  core_i/id_stage_i/U922/X (SAEDRVT14_OAI22_0P5)          0.02       3.17 f
  core_i/id_stage_i/mult_operand_b_ex_o_reg[1]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/mult_operand_b_ex_o_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1162/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1574/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1569/X (SAEDRVT14_OR4_1)       0.03       2.93 f
  core_i/ex_stage_i/alu_i/U1568/X (SAEDRVT14_OR4_1)       0.04       2.97 f
  core_i/ex_stage_i/alu_i/result_o[3] (cv32e40p_alu_test_1)
                                                          0.00       2.97 f
  core_i/ex_stage_i/U216/X (SAEDRVT14_AO222_1)            0.04       3.02 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[3] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[3] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/U996/X (SAEDRVT14_INV_S_0P75)         0.02       3.03 r
  core_i/id_stage_i/U1767/X (SAEDRVT14_OAI21_0P75)        0.02       3.06 f
  core_i/id_stage_i/U953/X (SAEDRVT14_INV_S_0P5)          0.02       3.07 r
  core_i/id_stage_i/U2035/X (SAEDRVT14_OA22_0P75)         0.03       3.10 r
  core_i/id_stage_i/U1284/X (SAEDRVT14_OAI21_0P5)         0.01       3.12 f
  core_i/id_stage_i/U2282/X (SAEDRVT14_NR2_MM_1)          0.01       3.13 r
  core_i/id_stage_i/U1111/X (SAEDRVT14_OAI22_0P5)         0.02       3.15 f
  core_i/id_stage_i/U2002/X (SAEDRVT14_AO21_1)            0.03       3.18 f
  core_i/id_stage_i/alu_operand_a_ex_o_reg[3]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[3]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/mult_operand_c_ex_o_reg[29]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1165/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1650/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1645/X (SAEDRVT14_OR4_1)       0.03       2.94 f
  core_i/ex_stage_i/alu_i/U1644/X (SAEDRVT14_OR4_1)       0.04       2.98 f
  core_i/ex_stage_i/alu_i/result_o[29] (cv32e40p_alu_test_1)
                                                          0.00       2.98 f
  core_i/ex_stage_i/U221/X (SAEDRVT14_AO222_1)            0.04       3.02 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[29] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/U972/X (SAEDRVT14_INV_S_0P75)         0.02       3.04 r
  core_i/id_stage_i/U1114/X (SAEDRVT14_OAI21_0P5)         0.03       3.06 f
  core_i/id_stage_i/U2254/X (SAEDRVT14_INV_S_1)           0.02       3.08 r
  core_i/id_stage_i/U390/X (SAEDRVT14_OR2_1)              0.02       3.10 r
  core_i/id_stage_i/U965/X (SAEDRVT14_OAI21_0P5)          0.01       3.11 f
  core_i/id_stage_i/U1844/X (SAEDRVT14_NR2_MM_1)          0.01       3.13 r
  core_i/id_stage_i/U1103/X (SAEDRVT14_OAI22_0P5)         0.02       3.15 f
  core_i/id_stage_i/U2048/X (SAEDRVT14_AO21_1)            0.03       3.18 f
  core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/mult_operand_c_ex_o_reg[29]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/mult_operand_c_ex_o_reg[24]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1164/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1767/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1758/X (SAEDRVT14_OR4_1)       0.03       2.94 f
  core_i/ex_stage_i/alu_i/U1757/X (SAEDRVT14_OR4_1)       0.04       2.98 f
  core_i/ex_stage_i/alu_i/result_o[24] (cv32e40p_alu_test_1)
                                                          0.00       2.98 f
  core_i/ex_stage_i/U202/X (SAEDRVT14_AO222_1)            0.04       3.02 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[24] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.02 f
  core_i/id_stage_i/U986/X (SAEDRVT14_INV_S_0P75)         0.02       3.04 r
  core_i/id_stage_i/U1127/X (SAEDRVT14_OAI21_0P5)         0.03       3.06 f
  core_i/id_stage_i/U2259/X (SAEDRVT14_INV_S_1)           0.02       3.08 r
  core_i/id_stage_i/U393/X (SAEDRVT14_OR2_1)              0.02       3.10 r
  core_i/id_stage_i/U971/X (SAEDRVT14_OAI21_0P5)          0.01       3.11 f
  core_i/id_stage_i/U1854/X (SAEDRVT14_NR2_MM_1)          0.01       3.13 r
  core_i/id_stage_i/U1109/X (SAEDRVT14_OAI22_0P5)         0.02       3.15 f
  core_i/id_stage_i/U2053/X (SAEDRVT14_AO21_1)            0.03       3.18 f
  core_i/id_stage_i/mult_operand_c_ex_o_reg[24]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/mult_operand_c_ex_o_reg[24]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


  Startpoint: core_i/id_stage_i/alu_operator_ex_o_reg[4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operator_ex_o_reg[4]/Q (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.04       0.04 r
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.02       0.06 f
  core_i/id_stage_i/U561/X (SAEDRVT14_INV_S_0P5)          0.02       0.08 r
  core_i/id_stage_i/alu_operator_ex_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_operator_i[4] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/operator_i[4] (cv32e40p_alu_test_1)
                                                          0.00       0.08 r
  core_i/ex_stage_i/alu_i/U122/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.10 f
  core_i/ex_stage_i/alu_i/U3357/X (SAEDRVT14_NR2_1)       0.02       0.12 r
  core_i/ex_stage_i/alu_i/U3354/X (SAEDRVT14_ND2_CDC_0P5)
                                                          0.03       0.15 f
  core_i/ex_stage_i/alu_i/U949/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.17 r
  core_i/ex_stage_i/alu_i/U950/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.19 f
  core_i/ex_stage_i/alu_i/U248/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.21 r
  core_i/ex_stage_i/alu_i/U249/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.24 f
  core_i/ex_stage_i/alu_i/U1314/X (SAEDRVT14_OA21B_1)     0.04       0.28 f
  core_i/ex_stage_i/alu_i/U1283/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.30 f
  core_i/ex_stage_i/alu_i/U802/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.31 r
  core_i/ex_stage_i/alu_i/U803/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       0.33 f
  core_i/ex_stage_i/alu_i/U1109/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.35 f
  core_i/ex_stage_i/alu_i/U1110/X (SAEDRVT14_INV_S_1)     0.02       0.37 r
  core_i/ex_stage_i/alu_i/U1313/X (SAEDRVT14_ND2B_U_0P5)
                                                          0.02       0.39 f
  core_i/ex_stage_i/alu_i/U1062/X (SAEDRVT14_INV_S_1)     0.02       0.41 r
  core_i/ex_stage_i/alu_i/U1063/X (SAEDRVT14_INV_S_1)     0.02       0.43 f
  core_i/ex_stage_i/alu_i/U1025/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.45 f
  core_i/ex_stage_i/alu_i/U1026/X (SAEDRVT14_INV_S_1)     0.02       0.47 r
  core_i/ex_stage_i/alu_i/U3244/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       0.49 f
  core_i/ex_stage_i/alu_i/U3243/X (SAEDRVT14_OAI21_0P5)
                                                          0.02       0.51 r
  core_i/ex_stage_i/alu_i/add_168/B[1] (cv32e40p_alu_DW01_add_2)
                                                          0.00       0.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       0.57 r
  core_i/ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.61 r
  core_i/ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.74 r
  core_i/ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.87 r
  core_i/ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)
                                                          0.01       0.88 f
  core_i/ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       0.91 r
  core_i/ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.96 r
  core_i/ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.00 r
  core_i/ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.13 r
  core_i/ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.22 r
  core_i/ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)
                                                          0.01       1.28 f
  core_i/ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)
                                                          0.02       1.29 r
  core_i/ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.33 r
  core_i/ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.38 r
  core_i/ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.42 r
  core_i/ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.46 r
  core_i/ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.55 r
  core_i/ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.60 r
  core_i/ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.64 r
  core_i/ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)
                                                          0.01       1.65 f
  core_i/ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       1.67 r
  core_i/ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.72 r
  core_i/ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.77 r
  core_i/ex_stage_i/alu_i/add_168/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.85 f
  core_i/ex_stage_i/alu_i/add_168/SUM[30] (cv32e40p_alu_DW01_add_2)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/A[26] (cv32e40p_alu_DW01_add_1)
                                                          0.00       1.85 f
  core_i/ex_stage_i/alu_i/add_186/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.91 f
  core_i/ex_stage_i/alu_i/add_186/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.95 f
  core_i/ex_stage_i/alu_i/add_186/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.99 f
  core_i/ex_stage_i/alu_i/add_186/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.04 f
  core_i/ex_stage_i/alu_i/add_186/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       2.08 f
  core_i/ex_stage_i/alu_i/add_186/U4/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.11 f
  core_i/ex_stage_i/alu_i/add_186/SUM[31] (cv32e40p_alu_DW01_add_1)
                                                          0.00       2.11 f
  core_i/ex_stage_i/alu_i/U2839/X (SAEDRVT14_INV_0P5)     0.01       2.13 r
  core_i/ex_stage_i/alu_i/U30/X (SAEDRVT14_OA222_1)       0.04       2.17 r
  core_i/ex_stage_i/alu_i/U659/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.19 f
  core_i/ex_stage_i/alu_i/U21/X (SAEDRVT14_AN2_MM_1)      0.02       2.21 f
  core_i/ex_stage_i/alu_i/U828/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.22 r
  core_i/ex_stage_i/alu_i/U1166/X (SAEDRVT14_BUF_ECO_1)
                                                          0.03       2.25 r
  core_i/ex_stage_i/alu_i/U1168/X (SAEDRVT14_INV_S_1)     0.02       2.27 f
  core_i/ex_stage_i/alu_i/U211/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       2.28 r
  core_i/ex_stage_i/alu_i/U212/X (SAEDRVT14_INV_S_0P5)
                                                          0.02       2.30 f
  core_i/ex_stage_i/alu_i/U1443/X (SAEDRVT14_AO21_1)      0.03       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/A[35] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.33 f
  core_i/ex_stage_i/alu_i/srl_300/U130/X (SAEDRVT14_INV_S_1)
                                                          0.01       2.34 r
  core_i/ex_stage_i/alu_i/srl_300/U441/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.36 f
  core_i/ex_stage_i/alu_i/srl_300/U440/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.40 f
  core_i/ex_stage_i/alu_i/srl_300/U96/X (SAEDRVT14_INV_S_1)
                                                          0.02       2.42 r
  core_i/ex_stage_i/alu_i/srl_300/U439/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.44 f
  core_i/ex_stage_i/alu_i/srl_300/U438/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.48 f
  core_i/ex_stage_i/alu_i/srl_300/U429/X (SAEDRVT14_AO221_0P5)
                                                          0.04       2.52 f
  core_i/ex_stage_i/alu_i/srl_300/B[13] (cv32e40p_alu_DW_rash_0)
                                                          0.00       2.52 f
  core_i/ex_stage_i/alu_i/U2579/X (SAEDRVT14_AO222_1)     0.06       2.58 f
  core_i/ex_stage_i/alu_i/U2124/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.03       2.61 r
  core_i/ex_stage_i/alu_i/U2118/X (SAEDRVT14_INV_0P5)     0.02       2.64 f
  core_i/ex_stage_i/alu_i/U1339/X (SAEDRVT14_AO22_0P5)
                                                          0.03       2.67 f
  core_i/ex_stage_i/alu_i/U1340/X (SAEDRVT14_AO221_0P5)
                                                          0.03       2.70 f
  core_i/ex_stage_i/alu_i/U1341/X (SAEDRVT14_AOI22_0P5)
                                                          0.04       2.74 r
  core_i/ex_stage_i/alu_i/U1342/X (SAEDRVT14_OA22_0P75)
                                                          0.03       2.77 r
  core_i/ex_stage_i/alu_i/U1354/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       2.79 f
  core_i/ex_stage_i/alu_i/U1015/X (SAEDRVT14_ND3_0P5)     0.04       2.83 r
  core_i/ex_stage_i/alu_i/U1016/X (SAEDRVT14_INV_S_1)     0.02       2.85 f
  core_i/ex_stage_i/alu_i/U1161/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       2.87 f
  core_i/ex_stage_i/alu_i/U1164/X (SAEDRVT14_INV_S_1)     0.02       2.89 r
  core_i/ex_stage_i/alu_i/U1887/X (SAEDRVT14_MUXI2_U_0P5)
                                                          0.02       2.91 f
  core_i/ex_stage_i/alu_i/U1884/X (SAEDRVT14_OR4_1)       0.04       2.95 f
  core_i/ex_stage_i/alu_i/U1883/X (SAEDRVT14_OR4_1)       0.04       2.99 f
  core_i/ex_stage_i/alu_i/result_o[1] (cv32e40p_alu_test_1)
                                                          0.00       2.99 f
  core_i/ex_stage_i/U224/X (SAEDRVT14_AO222_1)            0.04       3.04 f
  core_i/ex_stage_i/regfile_alu_wdata_fw_o[1] (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/regfile_alu_wdata_fw_i[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       3.04 f
  core_i/id_stage_i/U1000/X (SAEDRVT14_INV_S_0P75)        0.02       3.05 r
  core_i/id_stage_i/U1766/X (SAEDRVT14_OAI21_0P75)        0.02       3.07 f
  core_i/id_stage_i/U914/X (SAEDRVT14_AO22_0P5)           0.04       3.11 f
  core_i/id_stage_i/U2918/X (SAEDRVT14_AO221_0P5)         0.03       3.14 f
  core_i/id_stage_i/U919/X (SAEDRVT14_INV_S_0P5)          0.01       3.15 r
  core_i/id_stage_i/U1179/X (SAEDRVT14_OAI21_0P5)         0.02       3.18 f
  core_i/id_stage_i/alu_operand_b_ex_o_reg[1]/D (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00       3.18 f
  data arrival time                                                  3.18

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -1.00      99.00
  core_i/id_stage_i/alu_operand_b_ex_o_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_1)
                                                          0.00      99.00 r
  library setup time                                     -0.02      98.98
  data required time                                                98.98
  --------------------------------------------------------------------------
  data required time                                                98.98
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                       95.80


1
