{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@189:199@HdlIdDef", "  reg     [ 3:0]                            axi_wvalid_cntr = 4'b0;\n\n  // internal signal\n\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@192:202", "\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n\n  // binary to grey conversion\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@190:200", "\n  // internal signal\n\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@194:204", "  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n\n  // binary to grey conversion\n\n  function [7:0] b2g;\n    input [7:0] b;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@191:201", "  // internal signal\n\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n\n  // binary to grey conversion\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@188:198", "  reg                                       axi_mem_last_d = 1'b0;\n  reg     [ 3:0]                            axi_wvalid_cntr = 4'b0;\n\n  // internal signal\n\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@184:194", "  reg     [31:0]                            axi_awaddr = 32'b0;\n  reg                                       axi_xfer_init = 1'b0;\n  reg                                       axi_werror = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n  reg                                       axi_mem_last_d = 1'b0;\n  reg     [ 3:0]                            axi_wvalid_cntr = 4'b0;\n\n  // internal signal\n\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@193:203", "  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_addr_diff_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        dma_mem_raddr_s;\n  wire    [(DMA_MADDRESS_WIDTH-1):0]        axi_mem_waddr_s;\n  wire                                      axi_req_s;\n  wire    [(AXI_DATA_WIDTH-1):0]            axi_mem_rdata_s;\n  wire                                      axi_wready_s;\n  wire                                      axi_mem_last_s;\n\n  // binary to grey conversion\n\n  function [7:0] b2g;\n"]], "Diff Content": {"Delete": [], "Add": [[194, "  wire                                      dma_rst_s;\n"]]}}