Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat May 14 13:38:23 2022
| Host         : TRISERVERi7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_wrapper_control_sets_placed.rpt
| Design       : UART_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           19 |
| Yes          | No                    | No                     |             124 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                     Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0] | packetiser/UART_Inst/tx_state_reg[0]_0   |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opTx_i_1_n_0                    | packetiser/UART_Inst/rst_reg_0           |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt2[9]_i_2_n_0             | packetiser/UART_Inst/clk_cnt2[9]_i_1_n_0 |                2 |              3 |         1.50 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0] |                                          |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_rx_state_reg     |                                          |                3 |              4 |         1.33 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_rx_state_reg     | packetiser/rx_len[5]_i_1_n_0             |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_cnt[3]_i_1_n_0               |                                          |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                 |                                          |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                 | packetiser/UART_TxData[7]_i_1_n_0        |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_packet_reg[0]_1[0]           |                                          |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | control/rd_byte_cnt[3]_i_1_n_0                       | packetiser/UART_Inst/rst_reg_0           |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | control/wr_byte_cnt[3]_i_1_n_0                       | packetiser/UART_Inst/rst_reg_0           |                2 |              4 |         2.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt2[9]_i_2_n_0             |                                          |                1 |              5 |         5.00 |
|  ipClk_IBUF_BUFG |                                                      | packetiser/UART_Inst/rst_reg_0           |                4 |              7 |         1.75 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt[9]_i_2_n_0              | packetiser/UART_Inst/clk_cnt[9]_i_1_n_0  |                2 |              7 |         3.50 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opRxData[7]_i_1_n_0             |                                          |                1 |              8 |         8.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_packet_reg[0][0]             |                                          |                1 |              8 |         8.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/E[0]                            |                                          |                1 |              8 |         8.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_packet_reg[0]_0[0]           |                                          |                1 |              8 |         8.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rst_reg_1[0]                    |                                          |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/data_cache[7]_i_1_n_0                     |                                          |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | control/opTxPkt[Data][7]_i_1_n_0                     |                                          |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG |                                                      | control/opAddress_reg[1]_0[0]            |                2 |             11 |         5.50 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_cnt[2]_i_1_n_0               |                                          |                3 |             11 |         3.67 |
|  ipClk_IBUF_BUFG |                                                      | control/opAddress_reg[0]_0               |                3 |             16 |         5.33 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opRxStream_reg[Valid][0]        |                                          |                3 |             16 |         5.33 |
|  ipClk_IBUF_BUFG |                                                      |                                          |               12 |             23 |         1.92 |
|  ipClk_IBUF_BUFG | control/rd_data[31]_i_1_n_0                          | packetiser/UART_Inst/rst_reg_0           |                4 |             24 |         6.00 |
|  ipClk_IBUF_BUFG | control/opWrData[7]_i_1_n_0                          |                                          |                2 |             24 |        12.00 |
|  ipClk_IBUF_BUFG | control/E[0]                                         | packetiser/UART_Inst/rst_reg_0           |                7 |             32 |         4.57 |
|  ipClk_IBUF_BUFG |                                                      | packetiser/UART_Inst/ipnReset            |               10 |             40 |         4.00 |
+------------------+------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


