# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] \
 outs_valid

.latch        n38 Memory[0][0]  2
.latch        n43 Memory[0][1]  2
.latch        n48 Memory[0][2]  2
.latch        n53 Memory[0][3]  2
.latch        n58 Memory[0][4]  2
.latch        n63 Memory[0][5]  2
.latch        n68 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n41
10 1
.names ins[0] ins_ready new_n42
11 1
.names new_n41 new_n42 n38
00 0
.names Memory[0][1] ins_ready new_n44
10 1
.names ins[1] ins_ready new_n45
11 1
.names new_n44 new_n45 n43
00 0
.names Memory[0][2] ins_ready new_n47
10 1
.names ins[2] ins_ready new_n48_1
11 1
.names new_n47 new_n48_1 n48
00 0
.names Memory[0][3] ins_ready new_n50
10 1
.names ins[3] ins_ready new_n51
11 1
.names new_n50 new_n51 n53
00 0
.names Memory[0][4] ins_ready new_n53_1
10 1
.names ins[4] ins_ready new_n54
11 1
.names new_n53_1 new_n54 n58
00 0
.names Memory[0][5] ins_ready new_n56
10 1
.names ins[5] ins_ready new_n57
11 1
.names new_n56 new_n57 n63
00 0
.names ins_valid ins_ready new_n59
01 1
.names rst new_n59 n68
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names control.valid_reg outs_valid
1 1
.end
