# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project blu
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src
# reading modelsim.ini
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project alu
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 12:57:00 on Nov 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
quit -sim
# End time: 12:57:11 on Nov 30,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
vsim work.alu
# vsim work.alu 
# Start time: 12:57:22 on Nov 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(verhalten)#1
add list  \
sim:/alu/operation \
sim:/alu/a \
sim:/alu/b \
sim:/alu/resultat \
sim:/alu/a_s \
sim:/alu/b_s \
sim:/alu/res_s
force a -9
force b 9
force operation -4
run 500 ns
force operation -3
run 500 ns
force operation -4
run 500 ns
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(verhalten)#1
force a -9
force b 9
force operation -4 
sun 100 ns
# invalid command name "sun"
run 100 ns
force b 8
run 100 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
force b 8
force a -9
force operation -4
run 100 ns
force operation -3
run 100 ns
force operation -4
run 100 ns
force b 10
run 100 ns
force b 100
run 100 ns
force b 100;
run 100 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(verhalten)#1
force a -9 1 ns
force b 8 2 ns
force operation -4 3 ns
run 10 ns
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(verhalten)#1
force a -9
force b 8
force operation -4
run 10 ns
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
force b 10
run 10 ns
force b 16
run 10 ns
force b 9
run 10 ns
force b 10
run 10 ns
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 13:24:44 on Nov 30,2023, Elapsed time: 0:27:22
# Errors: 76, Warnings: 0
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 13:24:50 on Nov 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
add list  \
sim:/alu_tb/t_op \
sim:/alu_tb/t_a \
sim:/alu_tb/t_b \
sim:/alu_tb/t_res
run 500 ns
# Compile of alu.vhd failed with 3 errors.
# Compile of alu_tb.vhd failed with 3 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# End time: 15:11:38 on Nov 30,2023, Elapsed time: 1:46:48
# Errors: 0, Warnings: 0
