Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dc0fbde16e7444d09ab6e5cdad4032fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myproject_test_behav xil_defaultlib.myproject_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_83_3_1_1(ID=1,din0...
Compiling module xil_defaultlib.myproject_mux_32_16_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_42_16_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_164_16_1_1(ID=1,di...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_3_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_3_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10s_26_3_1...
Compiling module xil_defaultlib.myproject_mul_mul_16s_10s_26_3_1...
Compiling module xil_defaultlib.fifo_w16_d99_A
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_16u_re...
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d49_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d49_A
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_164_5_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mux_1287_16_1_1(ID=1,d...
Compiling module xil_defaultlib.fifo_w16_d23_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d23_A
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_32u_re...
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d11_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d11_A
Compiling module xil_defaultlib.pooling1d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.myproject_mux_325_9_1_1(ID=1,din...
Compiling module xil_defaultlib.myproject_mul_mul_16s_8s_24_3_1_...
Compiling module xil_defaultlib.myproject_mul_mul_16s_8s_24_3_1(...
Compiling module xil_defaultlib.fifo_w16_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d3_A
Compiling module xil_defaultlib.conv_1d_cl_array_array_ap_fixed_...
