$comment
	File created using the following command:
		vcd file Aula7e8.msim.vcd -direction
$end
$date
	Mon Oct 10 19:39:47 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7e8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L HEX6 [6] $end
$var wire 1 M HEX6 [5] $end
$var wire 1 N HEX6 [4] $end
$var wire 1 O HEX6 [3] $end
$var wire 1 P HEX6 [2] $end
$var wire 1 Q HEX6 [1] $end
$var wire 1 R HEX6 [0] $end
$var wire 1 S KEY [3] $end
$var wire 1 T KEY [2] $end
$var wire 1 U KEY [1] $end
$var wire 1 V KEY [0] $end
$var wire 1 W LEDR [9] $end
$var wire 1 X LEDR [8] $end
$var wire 1 Y LEDR [7] $end
$var wire 1 Z LEDR [6] $end
$var wire 1 [ LEDR [5] $end
$var wire 1 \ LEDR [4] $end
$var wire 1 ] LEDR [3] $end
$var wire 1 ^ LEDR [2] $end
$var wire 1 _ LEDR [1] $end
$var wire 1 ` LEDR [0] $end

$scope module i1 $end
$var wire 1 a gnd $end
$var wire 1 b vcc $end
$var wire 1 c unknown $end
$var wire 1 d devoe $end
$var wire 1 e devclrn $end
$var wire 1 f devpor $end
$var wire 1 g ww_devoe $end
$var wire 1 h ww_devclrn $end
$var wire 1 i ww_devpor $end
$var wire 1 j ww_CLOCK_50 $end
$var wire 1 k ww_KEY [3] $end
$var wire 1 l ww_KEY [2] $end
$var wire 1 m ww_KEY [1] $end
$var wire 1 n ww_KEY [0] $end
$var wire 1 o ww_LEDR [9] $end
$var wire 1 p ww_LEDR [8] $end
$var wire 1 q ww_LEDR [7] $end
$var wire 1 r ww_LEDR [6] $end
$var wire 1 s ww_LEDR [5] $end
$var wire 1 t ww_LEDR [4] $end
$var wire 1 u ww_LEDR [3] $end
$var wire 1 v ww_LEDR [2] $end
$var wire 1 w ww_LEDR [1] $end
$var wire 1 x ww_LEDR [0] $end
$var wire 1 y ww_HEX0 [6] $end
$var wire 1 z ww_HEX0 [5] $end
$var wire 1 { ww_HEX0 [4] $end
$var wire 1 | ww_HEX0 [3] $end
$var wire 1 } ww_HEX0 [2] $end
$var wire 1 ~ ww_HEX0 [1] $end
$var wire 1 !! ww_HEX0 [0] $end
$var wire 1 "! ww_HEX1 [6] $end
$var wire 1 #! ww_HEX1 [5] $end
$var wire 1 $! ww_HEX1 [4] $end
$var wire 1 %! ww_HEX1 [3] $end
$var wire 1 &! ww_HEX1 [2] $end
$var wire 1 '! ww_HEX1 [1] $end
$var wire 1 (! ww_HEX1 [0] $end
$var wire 1 )! ww_HEX2 [6] $end
$var wire 1 *! ww_HEX2 [5] $end
$var wire 1 +! ww_HEX2 [4] $end
$var wire 1 ,! ww_HEX2 [3] $end
$var wire 1 -! ww_HEX2 [2] $end
$var wire 1 .! ww_HEX2 [1] $end
$var wire 1 /! ww_HEX2 [0] $end
$var wire 1 0! ww_HEX3 [6] $end
$var wire 1 1! ww_HEX3 [5] $end
$var wire 1 2! ww_HEX3 [4] $end
$var wire 1 3! ww_HEX3 [3] $end
$var wire 1 4! ww_HEX3 [2] $end
$var wire 1 5! ww_HEX3 [1] $end
$var wire 1 6! ww_HEX3 [0] $end
$var wire 1 7! ww_HEX4 [6] $end
$var wire 1 8! ww_HEX4 [5] $end
$var wire 1 9! ww_HEX4 [4] $end
$var wire 1 :! ww_HEX4 [3] $end
$var wire 1 ;! ww_HEX4 [2] $end
$var wire 1 <! ww_HEX4 [1] $end
$var wire 1 =! ww_HEX4 [0] $end
$var wire 1 >! ww_HEX5 [6] $end
$var wire 1 ?! ww_HEX5 [5] $end
$var wire 1 @! ww_HEX5 [4] $end
$var wire 1 A! ww_HEX5 [3] $end
$var wire 1 B! ww_HEX5 [2] $end
$var wire 1 C! ww_HEX5 [1] $end
$var wire 1 D! ww_HEX5 [0] $end
$var wire 1 E! ww_HEX6 [6] $end
$var wire 1 F! ww_HEX6 [5] $end
$var wire 1 G! ww_HEX6 [4] $end
$var wire 1 H! ww_HEX6 [3] $end
$var wire 1 I! ww_HEX6 [2] $end
$var wire 1 J! ww_HEX6 [1] $end
$var wire 1 K! ww_HEX6 [0] $end
$var wire 1 L! \KEY[1]~input_o\ $end
$var wire 1 M! \KEY[2]~input_o\ $end
$var wire 1 N! \KEY[3]~input_o\ $end
$var wire 1 O! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 P! \KEY[0]~input_o\ $end
$var wire 1 Q! \CLOCK_50~input_o\ $end
$var wire 1 R! \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 S! \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 T! \gravar:detectorSub0|saida~combout\ $end
$var wire 1 U! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 V! \CPU|PC|DOUT[0]~feeder_combout\ $end
$var wire 1 W! \ROM|memROM~6_combout\ $end
$var wire 1 X! \ROM|memROM~7_combout\ $end
$var wire 1 Y! \ROM|memROM~8_combout\ $end
$var wire 1 Z! \ROM|memROM~9_combout\ $end
$var wire 1 [! \CPU|DEC_instrucao|Equal10~2_combout\ $end
$var wire 1 \! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 ]! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 ^! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 _! \CPU|PC|DOUT[5]~feeder_combout\ $end
$var wire 1 `! \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 a! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 b! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 c! \CPU|PC|DOUT[6]~feeder_combout\ $end
$var wire 1 d! \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 e! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 f! \CPU|incrementaPC|Add0~34\ $end
$var wire 1 g! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 h! \CPU|PC|DOUT[8]~feeder_combout\ $end
$var wire 1 i! \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 j! \ROM|memROM~12_combout\ $end
$var wire 1 k! \ROM|memROM~3_combout\ $end
$var wire 1 l! \ROM|memROM~4_combout\ $end
$var wire 1 m! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 n! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 o! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 p! \CPU|PC|DOUT[2]~feeder_combout\ $end
$var wire 1 q! \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 r! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 s! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 t! \CPU|PC|DOUT[3]~feeder_combout\ $end
$var wire 1 u! \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 v! \ROM|memROM~11_combout\ $end
$var wire 1 w! \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 x! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 y! \CPU|PC|DOUT[7]~feeder_combout\ $end
$var wire 1 z! \ROM|memROM~1_combout\ $end
$var wire 1 {! \ROM|memROM~0_combout\ $end
$var wire 1 |! \ROM|memROM~2_combout\ $end
$var wire 1 }! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 ~! \CPU|PC|DOUT[1]~feeder_combout\ $end
$var wire 1 !" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 "" \ROM|memROM~10_combout\ $end
$var wire 1 #" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 $" \CPU|PC|DOUT[4]~feeder_combout\ $end
$var wire 1 %" \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 &" \ROM|memROM~5_combout\ $end
$var wire 1 '" \CPU|DEC_instrucao|Equal10~0_combout\ $end
$var wire 1 (" \CPU|DEC_instrucao|saida[4]~0_combout\ $end
$var wire 1 )" \CPU|DEC_instrucao|saida[6]~1_combout\ $end
$var wire 1 *" \ROM|memROM~13_combout\ $end
$var wire 1 +" \RAM|process_0~2_combout\ $end
$var wire 1 ," \RAM|process_0~0_combout\ $end
$var wire 1 -" \RAM|process_0~1_combout\ $end
$var wire 1 ." \RAM|ram~559_combout\ $end
$var wire 1 /" \RAM|ram~23_q\ $end
$var wire 1 0" \RAM|ram~527_combout\ $end
$var wire 1 1" \RAM|ram~560_combout\ $end
$var wire 1 2" \RAM|ram~15_q\ $end
$var wire 1 3" \RAM|ram~528_combout\ $end
$var wire 1 4" \RAM|ram~529_combout\ $end
$var wire 1 5" \RAM|ram~530_combout\ $end
$var wire 1 6" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 7" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 8" \CPU|REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 9" \CPU|DEC_instrucao|saida[4]~2_combout\ $end
$var wire 1 :" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 ;" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 <" \CPU|DEC_instrucao|Equal10~1_combout\ $end
$var wire 1 =" \CPU|DEC_instrucao|saida~3_combout\ $end
$var wire 1 >" \logica_LED|comb~0_combout\ $end
$var wire 1 ?" \RAM|ram~24_q\ $end
$var wire 1 @" \RAM|ram~531_combout\ $end
$var wire 1 A" \RAM|ram~16_q\ $end
$var wire 1 B" \RAM|ram~532_combout\ $end
$var wire 1 C" \RAM|ram~533_combout\ $end
$var wire 1 D" \RAM|ram~534_combout\ $end
$var wire 1 E" \CPU|ULA1|Add1~2\ $end
$var wire 1 F" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 G" \CPU|REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 H" \ROM|memROM~14_combout\ $end
$var wire 1 I" \CPU|ULA1|Add0~2\ $end
$var wire 1 J" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 K" \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 L" \RAM|ram~25_q\ $end
$var wire 1 M" \RAM|ram~535_combout\ $end
$var wire 1 N" \RAM|ram~17_q\ $end
$var wire 1 O" \RAM|ram~536_combout\ $end
$var wire 1 P" \RAM|ram~537_combout\ $end
$var wire 1 Q" \RAM|ram~538_combout\ $end
$var wire 1 R" \CPU|ULA1|Add1~6\ $end
$var wire 1 S" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 T" \CPU|REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 U" \CPU|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 V" \CPU|ULA1|Add0~6\ $end
$var wire 1 W" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 X" \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 Y" \logica_LED|LED0to7|DOUT[2]~feeder_combout\ $end
$var wire 1 Z" \CPU|ULA1|Add0~10\ $end
$var wire 1 [" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 \" \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 ]" \CPU|REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ^" \RAM|ram~26_q\ $end
$var wire 1 _" \RAM|ram~539_combout\ $end
$var wire 1 `" \RAM|ram~18_q\ $end
$var wire 1 a" \RAM|ram~540_combout\ $end
$var wire 1 b" \RAM|ram~541_combout\ $end
$var wire 1 c" \RAM|ram~542_combout\ $end
$var wire 1 d" \CPU|ULA1|Add1~10\ $end
$var wire 1 e" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 f" \CPU|REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 g" \RAM|ram~19_q\ $end
$var wire 1 h" \RAM|ram~544_combout\ $end
$var wire 1 i" \RAM|ram~27_q\ $end
$var wire 1 j" \RAM|ram~543_combout\ $end
$var wire 1 k" \RAM|ram~545_combout\ $end
$var wire 1 l" \RAM|ram~546_combout\ $end
$var wire 1 m" \CPU|ULA1|Add1~14\ $end
$var wire 1 n" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 o" \CPU|REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 p" \CPU|ULA1|Add0~14\ $end
$var wire 1 q" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 r" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 s" \CPU|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 t" \RAM|ram~28_q\ $end
$var wire 1 u" \RAM|ram~547_combout\ $end
$var wire 1 v" \RAM|ram~20_q\ $end
$var wire 1 w" \RAM|ram~548_combout\ $end
$var wire 1 x" \RAM|ram~549_combout\ $end
$var wire 1 y" \RAM|ram~550_combout\ $end
$var wire 1 z" \CPU|ULA1|Add0~18\ $end
$var wire 1 {" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 |" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 }" \CPU|ULA1|Add1~18\ $end
$var wire 1 ~" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 !# \CPU|REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 "# \CPU|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 ## \logica_LED|LED0to7|DOUT[5]~feeder_combout\ $end
$var wire 1 $# \RAM|ram~29_q\ $end
$var wire 1 %# \RAM|ram~551_combout\ $end
$var wire 1 &# \RAM|ram~21_q\ $end
$var wire 1 '# \RAM|ram~552_combout\ $end
$var wire 1 (# \RAM|ram~553_combout\ $end
$var wire 1 )# \RAM|ram~554_combout\ $end
$var wire 1 *# \CPU|ULA1|Add1~22\ $end
$var wire 1 +# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 ,# \CPU|REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 -# \CPU|ULA1|Add0~22\ $end
$var wire 1 .# \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 /# \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 0# \RAM|ram~22_q\ $end
$var wire 1 1# \RAM|ram~556_combout\ $end
$var wire 1 2# \RAM|ram~30_q\ $end
$var wire 1 3# \RAM|ram~555_combout\ $end
$var wire 1 4# \RAM|ram~557_combout\ $end
$var wire 1 5# \RAM|ram~558_combout\ $end
$var wire 1 6# \CPU|ULA1|Add0~26\ $end
$var wire 1 7# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 8# \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 9# \CPU|ULA1|Add1~26\ $end
$var wire 1 :# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 ;# \CPU|REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 <# \CPU|REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 =# \logica_LED|comb~1_combout\ $end
$var wire 1 ># \logica_LED|LED8|DOUT~0_combout\ $end
$var wire 1 ?# \logica_LED|LED8|DOUT~q\ $end
$var wire 1 @# \logica_LED|comb~2_combout\ $end
$var wire 1 A# \logica_LED|LED9|DOUT~0_combout\ $end
$var wire 1 B# \logica_LED|LED9|DOUT~q\ $end
$var wire 1 C# \CPU|REGA|DOUT\ [7] $end
$var wire 1 D# \CPU|REGA|DOUT\ [6] $end
$var wire 1 E# \CPU|REGA|DOUT\ [5] $end
$var wire 1 F# \CPU|REGA|DOUT\ [4] $end
$var wire 1 G# \CPU|REGA|DOUT\ [3] $end
$var wire 1 H# \CPU|REGA|DOUT\ [2] $end
$var wire 1 I# \CPU|REGA|DOUT\ [1] $end
$var wire 1 J# \CPU|REGA|DOUT\ [0] $end
$var wire 1 K# \CPU|PC|DOUT\ [8] $end
$var wire 1 L# \CPU|PC|DOUT\ [7] $end
$var wire 1 M# \CPU|PC|DOUT\ [6] $end
$var wire 1 N# \CPU|PC|DOUT\ [5] $end
$var wire 1 O# \CPU|PC|DOUT\ [4] $end
$var wire 1 P# \CPU|PC|DOUT\ [3] $end
$var wire 1 Q# \CPU|PC|DOUT\ [2] $end
$var wire 1 R# \CPU|PC|DOUT\ [1] $end
$var wire 1 S# \CPU|PC|DOUT\ [0] $end
$var wire 1 T# \logica_LED|LED0to7|DOUT\ [7] $end
$var wire 1 U# \logica_LED|LED0to7|DOUT\ [6] $end
$var wire 1 V# \logica_LED|LED0to7|DOUT\ [5] $end
$var wire 1 W# \logica_LED|LED0to7|DOUT\ [4] $end
$var wire 1 X# \logica_LED|LED0to7|DOUT\ [3] $end
$var wire 1 Y# \logica_LED|LED0to7|DOUT\ [2] $end
$var wire 1 Z# \logica_LED|LED0to7|DOUT\ [1] $end
$var wire 1 [# \logica_LED|LED0to7|DOUT\ [0] $end
$var wire 1 \# \CPU|REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ]# \CPU|REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 ^# \CPU|REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 _# \CPU|REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 `# \CPU|REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 a# \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 b# \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 c# \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 d# \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 e# \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 f# \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 g# \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 h# \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 i# \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 j# \RAM|ALT_INV_process_0~2_combout\ $end
$var wire 1 k# \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 l# \RAM|ALT_INV_process_0~1_combout\ $end
$var wire 1 m# \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 n# \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 o# \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 p# \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 q# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 r# \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 s# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 t# \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 u# \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 v# \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 w# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 x# \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 y# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 z# \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 {# \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 |# \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 ~# \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 !$ \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 "$ \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 #$ \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 $$ \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 %$ \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 &$ \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 '$ \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 ($ \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 )$ \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 *$ \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 +$ \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 ,$ \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 -$ \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 .$ \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 /$ \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 0$ \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 1$ \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 2$ \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 3$ \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 4$ \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 5$ \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 6$ \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 7$ \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 8$ \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 9$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 :$ \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 ;$ \CPU|DEC_instrucao|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 <$ \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 =$ \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 >$ \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 ?$ \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 @$ \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 A$ \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 B$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 C$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 D$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 E$ \CPU|DEC_instrucao|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 F$ \CPU|DEC_instrucao|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 G$ \CPU|DEC_instrucao|ALT_INV_Equal10~0_combout\ $end
$var wire 1 H$ \logica_LED|ALT_INV_comb~2_combout\ $end
$var wire 1 I$ \logica_LED|ALT_INV_comb~1_combout\ $end
$var wire 1 J$ \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 K$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 L$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 M$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 N$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 O$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 P$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 Q$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 R$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 S$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 T$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 U$ \logica_LED|LED9|ALT_INV_DOUT~q\ $end
$var wire 1 V$ \logica_LED|LED8|ALT_INV_DOUT~q\ $end
$var wire 1 W$ \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 X$ \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 Y$ \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Z$ \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 [$ \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 \$ \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ]$ \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ^$ \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 _$ \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 `$ \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 a$ \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 b$ \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 c$ \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 d$ \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 e$ \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 f$ \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 g$ \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 h$ \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 i$ \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 j$ \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 k$ \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 l$ \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 m$ \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 n$ \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 o$ \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 p$ \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 q$ \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 r$ \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 s$ \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 t$ \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 u$ \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 v$ \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 w$ \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 x$ \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 y$ \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 z$ \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 {$ \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 |$ \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 }$ \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ~$ \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 !% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 "% \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0a
1b
xc
1d
1e
1f
1g
1h
1i
0j
0L!
0M!
0N!
xO!
1P!
0Q!
0R!
0S!
0T!
1U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
1l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
1&"
1'"
1("
1)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
17"
18"
19"
1:"
1;"
1<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
1+#
1,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
1;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
0i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
0;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
0E$
0F$
0G$
1H$
0I$
0J$
1K$
1L$
1M$
1N$
0O$
0P$
0Q$
1R$
0S$
1T$
1U$
1V$
1W$
0X$
1Y$
0Z$
1[$
0\$
1]$
0^$
1_$
0`$
1a$
0b$
1c$
0d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
0l$
1m$
0n$
0o$
0S
0T
0U
1V
0k
0l
0m
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
$end
#10000
0V
0n
0P!
1i#
1R!
1T!
1S#
1J#
0w$
0"%
0U!
1m!
1X!
0k!
1+"
07"
1E"
0:"
1I"
1n$
1o$
0j#
1Q$
0M$
1l$
1J"
0F"
1R"
1}!
0V!
0'"
09"
0="
0l!
1*"
0=#
1-"
08"
0k$
1d$
0c$
0S"
1d"
0l#
1I$
0m#
1P$
1;$
1G$
0G"
1~!
1b$
0)"
1K"
0;"
17"
1:"
0I"
11"
0e"
1m"
0T"
1`$
0n$
0o$
1E$
0n"
1}"
0J"
18"
1;"
0f"
1c$
1^$
0~"
1*#
0o"
0K"
1\$
0+#
19#
0!#
1Z$
0:#
0,#
1X$
0;#
#20000
1V
1n
1P!
0i#
0R!
0T!
#30000
0V
0n
0P!
1i#
1R!
1T!
0S#
1R#
1!"
12"
0?$
0g#
0!%
1"%
1U!
0m!
1Y!
0}!
1n!
0+"
0X!
1Z!
13"
0>$
0K$
1M$
1j#
1k$
0L$
0l$
1o!
1}!
0n!
1V!
0~!
0-"
0,"
1="
14"
0k$
0j$
0o!
0=$
1J$
1l#
1p!
1~!
1j$
01"
15"
0p!
0<$
07"
0:"
1I"
1n$
1o$
1J"
08"
0;"
0c$
1K"
#40000
1V
1n
1P!
0i#
0R!
0T!
#50000
0V
0n
0P!
1i#
1R!
1T!
1S#
0J#
1I#
0v$
1w$
0"%
0U!
1m!
1X!
0Y!
0Z!
1k!
1+"
17"
0E"
1:"
0I"
1F"
0J"
1V"
1c$
0d$
0n$
0o$
0j#
0Q$
1K$
1L$
0M$
1l$
1W"
1J"
0V"
0F"
0}!
1n!
0V!
1,"
0="
1l!
0*"
1=#
18"
1;"
1G"
0K"
1k$
1d$
0c$
0a$
1o!
0W"
0I$
1m#
0P$
0J$
1X"
1K"
0G"
0~!
1a$
0j$
1-"
04"
1p!
0X"
1=$
0l#
1."
05"
1<$
07"
1E"
0:"
1n$
1o$
1F"
08"
0;"
0d$
1G"
#60000
1V
1n
1P!
0i#
0R!
0T!
#70000
0V
0n
0P!
1i#
1R!
1T!
1Q#
0S#
1q!
0R#
0!"
1?"
09$
1g#
1!%
0f#
1"%
0~$
1U!
0m!
0o!
1r!
1}!
0n!
1Z!
0k!
1@"
08$
1Q$
0K$
0k$
1j$
0l$
1o!
0r!
1s!
0}!
1V!
0p!
1~!
0("
0,"
19"
1="
0l!
1*"
0=#
1C"
1k$
0i$
0j$
0s!
05$
1I$
0m#
1P$
0;$
1J$
1F$
1p!
1t!
0~!
1i$
0-"
0K"
0."
11"
14"
0C"
1D"
0t!
04$
15$
0=$
1l#
01"
15"
0D"
0F"
0J"
1V"
1K"
1c$
1d$
14$
0<$
1W"
17"
0E"
1:"
1;"
1F"
1J"
0V"
0G"
0K"
0a$
0c$
0d$
0n$
0o$
0W"
0F"
18"
1G"
1d$
1a$
0G"
#80000
1V
1n
1P!
0i#
0R!
0T!
#90000
0V
0n
0P!
1i#
1R!
1T!
1S#
1J#
0I#
1v$
0w$
0"%
0U!
1m!
1W!
0Z!
1k!
07"
1E"
0:"
1I"
1F"
0R"
0J"
1c$
0d$
1n$
1o$
0Q$
1K$
0N$
1l$
1S"
0d"
1J"
0F"
1R"
1}!
0V!
1("
1,"
09"
0="
1l!
0*"
1=#
08"
1G"
0k$
1d$
0c$
0b$
0S"
1d"
1e"
0m"
0I$
1m#
0P$
1;$
0J$
0F$
1T"
0G"
1~!
0`$
1b$
1K"
04"
0;"
1C"
1>#
1n"
0}"
0e"
1m"
0T"
1f"
1`$
0^$
05$
1=$
0n"
1}"
1~"
0*#
05"
1D"
1o"
0f"
0\$
1^$
1+#
09#
0~"
1*#
04$
1<$
0o"
1!#
1\$
0Z$
17"
1:"
0I"
1F"
0R"
0J"
1V"
0+#
19#
1:#
1,#
0!#
0X$
1Z$
1c$
0d$
0n$
0o$
0:#
1W"
1S"
0d"
1J"
0V"
18"
1;"
1G"
0K"
0,#
1;#
0c$
0b$
0a$
1X$
0W"
1e"
0m"
0;#
1X"
1T"
1K"
0`$
1a$
1n"
0}"
0X"
1f"
0^$
1~"
0*#
1o"
0\$
1+#
09#
1!#
0Z$
1:#
1,#
0X$
1;#
#100000
1V
1n
1P!
0i#
0R!
0T!
#110000
0V
0n
0P!
1i#
1R!
1T!
0S#
1R#
1!"
1?#
0V$
0g#
0!%
1"%
1U!
0m!
0}!
1n!
0k!
1{!
0T$
1Q$
1k$
0l$
1p
0o!
1r!
1}!
0n!
1V!
0~!
0l!
1*"
1|!
1H"
0=#
0k$
1j$
1X
1o!
0r!
1s!
1I$
0k#
0R$
0m#
1P$
0p!
1~!
0i$
0j$
14"
0C"
1@#
03"
0@"
0s!
1p!
1t!
1i$
18$
1>$
0H$
15$
0=$
15"
0D"
1A#
04"
0t!
1=$
14$
0<$
07"
0:"
1I"
0F"
1R"
0J"
05"
1<$
1c$
1d$
1n$
1o$
0S"
1d"
1J"
08"
0G"
0K"
17"
1:"
0I"
0;"
0c$
1b$
0e"
1m"
0n$
0o$
0T"
1K"
0J"
1`$
18"
1;"
0n"
1}"
1c$
0f"
1^$
0K"
0~"
1*#
0o"
1\$
0+#
19#
0!#
1Z$
0:#
0,#
1X$
0;#
#120000
1V
1n
1P!
0i#
0R!
0T!
#130000
0V
0n
0P!
1i#
1R!
1T!
1S#
1B#
0U$
0"%
0U!
1m!
0W!
0X!
1k!
0{!
1""
0+"
1j#
0D$
1T$
0Q$
1M$
1N$
1l$
1o
0}!
1n!
0V!
1'"
19"
1="
1l!
0*"
0|!
0H"
1=#
0@#
1k$
1W
0o!
1r!
1H$
0I$
1k#
1R$
1m#
0P$
0;$
0G$
0~!
1j$
1)"
1S"
0d"
1W"
1n"
0}"
1q"
1+#
09#
1.#
0;"
13"
1@"
1s!
0p!
0i$
08$
0>$
0Y$
0Z$
0]$
0^$
0a$
0b$
0E$
1:#
1~"
0*#
1e"
0m"
07"
0:"
1I"
1;"
1T"
1X"
1o"
1r"
1,#
1/#
1C"
1t!
0`$
0\$
0X$
0n"
0+#
05$
1n$
1o$
1;#
1!#
1f"
1J"
1Z$
1^$
08"
0c$
0o"
0,#
#140000
1V
1n
1P!
0i#
0R!
0T!
#150000
0V
0n
0P!
1i#
1R!
1T!
0Q#
1P#
0S#
0q!
1u!
0R#
0!"
1U"
1H#
1F#
1s"
1D#
0q$
0^#
0s$
0u$
0`#
1g#
1!%
0e#
1f#
1"%
0}$
1~$
1U!
0m!
1o!
0r!
0s!
1\!
1W!
1}!
0n!
1+"
1X!
0k!
0""
0W"
1Z"
0S"
1d"
1Y"
0q"
1z"
1n"
1+#
0.#
16#
1Y$
0Z$
0^$
1]$
1b$
1a$
1D$
1Q$
0M$
0j#
0k$
0N$
1i$
0j$
0l$
17#
1{"
0e"
1m"
1["
0o!
1#"
1s!
0\!
0}!
1V!
1p!
0t!
1~!
0'"
09"
0="
0l!
1*"
0=#
1D"
1S"
1W"
0Z"
0n"
1}"
1q"
0z"
0+#
19#
1.#
06#
0X"
0T"
0r"
1o"
1,#
0/#
1k$
0i$
0h$
1j$
0_$
1`$
0[$
0W$
0#"
1n"
0Y$
1Z$
0]$
1^$
0a$
0b$
04$
1I$
0m#
1P$
1;$
1G$
0f"
0p!
1$"
1t!
0~!
07#
0:#
0{"
0~"
1*#
0["
0^$
1h$
0)"
1\"
1|"
18#
14"
0;"
1>"
0C"
1@#
17"
1:"
0I"
1F"
0R"
1K"
1T"
1X"
0o"
1r"
0,#
1/#
1_$
1\$
1[$
1X$
1W$
0$"
1o"
1+#
0d$
0n$
0o$
0H$
15$
0=$
1E$
08#
0;#
0|"
0!#
0\"
0S"
0J"
0Z$
1J"
15"
0D"
18"
1;"
1G"
1c$
1b$
1,#
14$
0<$
0c$
0T"
0K"
07"
0:"
1I"
0F"
1R"
0J"
1K"
1c$
1d$
1n$
1o$
1S"
1J"
08"
0;"
0G"
0K"
0c$
0b$
1T"
1K"
#160000
1V
1n
1P!
0i#
0R!
0T!
#170000
0V
0n
0P!
1i#
1R!
1T!
1S#
1[#
1Y#
1W#
1U#
0"%
0U!
1m!
0W!
0X!
1j!
1v!
1{!
0+"
1j#
0T$
0C$
0B$
1M$
1N$
1l$
1r
1t
1v
1x
1}!
0V!
1'"
19"
1="
03"
0@"
04"
1|!
1H"
0>"
0@#
0k$
1`
1^
1\
1Z
1H$
0k#
0R$
1=$
18$
1>$
0;$
0G$
1~!
1)"
1["
1e"
0m"
1{"
1~"
0*#
17#
1:#
1;"
0X"
0r"
0/#
05"
1F"
0R"
0K"
0d$
1<$
0X$
0W$
0\$
0[$
0`$
0_$
0E$
0S"
0+#
0n"
0J"
1V"
1K"
1\"
1f"
1|"
1!#
18#
1;#
17"
1:"
0I"
0;"
1G"
1^$
1Z$
1b$
0n$
0o$
1c$
0T"
0,#
0o"
1J"
0V"
0W"
1Z"
18"
1a$
0c$
0["
1p"
1W"
0Z"
0a$
1_$
1["
0p"
0q"
1z"
1]$
0_$
0{"
1-#
1q"
0z"
0]$
1[$
1{"
0-#
0.#
16#
1Y$
0[$
07#
1.#
06#
0Y$
1W$
17#
0W$
#180000
1V
1n
1P!
0i#
0R!
0T!
#190000
0V
0n
0P!
1i#
1R!
1T!
0S#
1R#
1!"
0J#
1I#
0U"
0H#
1]"
1G#
0F#
0s"
1E#
1"#
0D#
1C#
1<#
0\#
0p$
1q$
0]#
0r$
1^#
1s$
0t$
0_#
1u$
1`#
0v$
1w$
0g#
0!%
1"%
1U!
0m!
0j!
1W!
0}!
1n!
1+"
1X!
0v!
0{!
07"
0:"
0F"
1R"
0J"
1V"
0W"
1S"
0d"
0Y"
0["
1p"
0e"
1m"
0q"
1n"
0}"
0~"
1*#
0{"
1-#
1##
1+#
09#
0.#
0:#
07#
1W$
1X$
1Y$
0Z$
1[$
1\$
0^$
1]$
1`$
1_$
0b$
1a$
1c$
1d$
1n$
1o$
1T$
1C$
0M$
0j#
1k$
0N$
1B$
0l$
1:#
1.#
0+#
19#
1~"
0*#
0n"
1}"
1q"
1e"
0m"
1W"
0S"
1d"
1o!
1}!
0n!
1V!
1["
0p"
0e"
1m"
0~!
1@#
0'"
09"
0="
1{"
0-#
0~"
1*#
17#
0:#
0|!
0H"
08"
0G"
1T"
0\"
0f"
1o"
0!#
0|"
1,#
0;#
08#
0k$
0j$
1b$
0a$
0`$
0]$
1^$
0\$
1Z$
0Y$
0X$
0o!
1e"
1n"
0}"
1~"
1+#
09#
1:#
1k#
1R$
1X$
0W$
1\$
0[$
1;$
1G$
0H$
1`$
0_$
1;#
0,#
1!#
0o"
1f"
0T"
1p!
1~!
0+#
19#
0.#
0n"
1}"
0q"
0X$
0Z$
0\$
0^$
0`$
1j$
0f"
0)"
1X"
1\"
1r"
1/#
1|"
0!#
18#
0;#
13"
1>"
1@"
1F"
0K"
1J"
0V"
0:#
0~"
1]$
1^$
1Y$
1Z$
0p!
1f"
1o"
1!#
1,#
1;#
1~"
1:#
1\$
1X$
0c$
0d$
08$
0>$
1E$
0,#
0/#
0o"
0r"
0W"
0X$
0\$
14"
1G"
1K"
0;#
0!#
1a$
1!#
1;#
0=$
0X"
15"
0<$
17"
0E"
1:"
0n$
0o$
0F"
18"
1;"
1d$
0G"
#200000
1V
1n
1P!
0i#
0R!
0T!
#210000
0V
0n
0P!
1i#
1R!
1T!
1S#
0[#
1Z#
0Y#
1X#
0W#
1V#
0U#
1T#
0"%
0U!
1m!
0W!
0X!
1Y!
1j!
1k!
1{!
0+"
1j#
0T$
0Q$
0B$
0L$
1M$
1N$
1l$
1q
0r
1s
0t
1u
0v
1w
0x
0}!
1n!
0V!
1[!
0,"
03"
0@"
1l!
0*"
1|!
1H"
0>"
0@#
1k$
0`
1_
0^
1]
0\
1[
0Z
1Y
1o!
1H$
0k#
0R$
1m#
0P$
18$
1>$
1J$
0~!
0j$
04"
1p!
1=$
05"
1<$
07"
1E"
0:"
1n$
1o$
1F"
08"
0;"
0d$
1G"
#220000
1V
1n
1P!
0i#
0R!
0T!
#230000
0V
0n
0P!
1i#
1R!
1T!
#240000
1V
1n
1P!
0i#
0R!
0T!
#250000
0V
0n
0P!
1i#
1R!
1T!
#260000
1V
1n
1P!
0i#
0R!
0T!
#270000
0V
0n
0P!
1i#
1R!
1T!
#280000
1V
1n
1P!
0i#
0R!
0T!
#290000
0V
0n
0P!
1i#
1R!
1T!
#300000
1V
1n
1P!
0i#
0R!
0T!
#310000
0V
0n
0P!
1i#
1R!
1T!
#320000
1V
1n
1P!
0i#
0R!
0T!
#330000
0V
0n
0P!
1i#
1R!
1T!
#340000
1V
1n
1P!
0i#
0R!
0T!
#350000
0V
0n
0P!
1i#
1R!
1T!
#360000
1V
1n
1P!
0i#
0R!
0T!
#370000
0V
0n
0P!
1i#
1R!
1T!
#380000
1V
1n
1P!
0i#
0R!
0T!
#390000
0V
0n
0P!
1i#
1R!
1T!
#400000
1V
1n
1P!
0i#
0R!
0T!
#410000
0V
0n
0P!
1i#
1R!
1T!
#420000
1V
1n
1P!
0i#
0R!
0T!
#430000
0V
0n
0P!
1i#
1R!
1T!
#440000
1V
1n
1P!
0i#
0R!
0T!
#450000
0V
0n
0P!
1i#
1R!
1T!
#460000
1V
1n
1P!
0i#
0R!
0T!
#470000
0V
0n
0P!
1i#
1R!
1T!
#480000
1V
1n
1P!
0i#
0R!
0T!
#490000
0V
0n
0P!
1i#
1R!
1T!
#500000
1V
1n
1P!
0i#
0R!
0T!
#510000
0V
0n
0P!
1i#
1R!
1T!
#520000
1V
1n
1P!
0i#
0R!
0T!
#530000
0V
0n
0P!
1i#
1R!
1T!
#540000
1V
1n
1P!
0i#
0R!
0T!
#550000
0V
0n
0P!
1i#
1R!
1T!
#560000
1V
1n
1P!
0i#
0R!
0T!
#570000
0V
0n
0P!
1i#
1R!
1T!
#580000
1V
1n
1P!
0i#
0R!
0T!
#590000
0V
0n
0P!
1i#
1R!
1T!
#600000
1V
1n
1P!
0i#
0R!
0T!
#610000
0V
0n
0P!
1i#
1R!
1T!
#620000
1V
1n
1P!
0i#
0R!
0T!
#630000
0V
0n
0P!
1i#
1R!
1T!
#640000
1V
1n
1P!
0i#
0R!
0T!
#650000
0V
0n
0P!
1i#
1R!
1T!
#660000
1V
1n
1P!
0i#
0R!
0T!
#670000
0V
0n
0P!
1i#
1R!
1T!
#680000
1V
1n
1P!
0i#
0R!
0T!
#690000
0V
0n
0P!
1i#
1R!
1T!
#700000
1V
1n
1P!
0i#
0R!
0T!
#710000
0V
0n
0P!
1i#
1R!
1T!
#720000
1V
1n
1P!
0i#
0R!
0T!
#730000
0V
0n
0P!
1i#
1R!
1T!
#740000
1V
1n
1P!
0i#
0R!
0T!
#750000
0V
0n
0P!
1i#
1R!
1T!
#760000
1V
1n
1P!
0i#
0R!
0T!
#770000
0V
0n
0P!
1i#
1R!
1T!
#780000
1V
1n
1P!
0i#
0R!
0T!
#790000
0V
0n
0P!
1i#
1R!
1T!
#800000
1V
1n
1P!
0i#
0R!
0T!
#810000
0V
0n
0P!
1i#
1R!
1T!
#820000
1V
1n
1P!
0i#
0R!
0T!
#830000
0V
0n
0P!
1i#
1R!
1T!
#840000
1V
1n
1P!
0i#
0R!
0T!
#850000
0V
0n
0P!
1i#
1R!
1T!
#860000
1V
1n
1P!
0i#
0R!
0T!
#870000
0V
0n
0P!
1i#
1R!
1T!
#880000
1V
1n
1P!
0i#
0R!
0T!
#890000
0V
0n
0P!
1i#
1R!
1T!
#900000
1V
1n
1P!
0i#
0R!
0T!
#910000
0V
0n
0P!
1i#
1R!
1T!
#920000
1V
1n
1P!
0i#
0R!
0T!
#930000
0V
0n
0P!
1i#
1R!
1T!
#940000
1V
1n
1P!
0i#
0R!
0T!
#950000
0V
0n
0P!
1i#
1R!
1T!
#960000
1V
1n
1P!
0i#
0R!
0T!
#970000
0V
0n
0P!
1i#
1R!
1T!
#980000
1V
1n
1P!
0i#
0R!
0T!
#990000
0V
0n
0P!
1i#
1R!
1T!
#1000000
