

================================================================
== Synthesis Summary Report of 'multihart_ip'
================================================================
+ General Information: 
    * Date:           Wed Jul 13 19:30:29 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        multicore_multihart_ip
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+-------------+-----+
    |                  Modules                  |  Issue |       | Latency | Latency| Iteration|         | Trip |          |          |    |           |             |     |
    |                  & Loops                  |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   | DSP|     FF    |     LUT     | URAM|
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+-------------+-----+
    |+ multihart_ip                             |  Timing|  -9.84|        -|       -|         -|        -|     -|        no|  32 (11%)|   -|  9253 (8%)|  15580 (29%)|    -|
    | + multihart_ip_Pipeline_VITIS_LOOP_197_1  |  Timing|  -9.84|        -|       -|         -|        -|     -|        no|         -|   -|  7945 (7%)|  13571 (25%)|    -|
    |  o VITIS_LOOP_197_1                       |       -|   7.30|        -|       -|        13|        2|     -|       yes|         -|   -|          -|            -|    -|
    +-------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+----------+----+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 17            | 16     | 0        | BRAM=32           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | ip_num              | 0x10   | 32    | W      | Data signal of ip_num            |                                                                      |
| s_axi_control | running_hart_set    | 0x18   | 32    | W      | Data signal of running_hart_set  |                                                                      |
| s_axi_control | data_ram_1          | 0x28   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | data_ram_2          | 0x2c   | 32    | W      | Data signal of data_ram          |                                                                      |
| s_axi_control | nb_instruction      | 0x34   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x38   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
| s_axi_control | nb_cycle            | 0x44   | 32    | R      | Data signal of nb_cycle          |                                                                      |
| s_axi_control | nb_cycle_ctrl       | 0x48   | 32    | R      | Control signal of nb_cycle       | 0=nb_cycle_ap_vld                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| ip_data_ram_PORTA | 32         | 32            |
+-------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+---------------+
| Argument         | Direction | Datatype      |
+------------------+-----------+---------------+
| ip_num           | in        | unsigned int  |
| running_hart_set | in        | unsigned int  |
| start_pc         | in        | unsigned int* |
| ip_code_ram      | in        | unsigned int* |
| ip_data_ram      | inout     | int*          |
| data_ram         | inout     | int*          |
| nb_instruction   | out       | unsigned int* |
| nb_cycle         | out       | unsigned int* |
+------------------+-----------+---------------+

* SW-to-HW Mapping
+------------------+-------------------+-----------+----------+-----------------------------------------------+
| Argument         | HW Interface      | HW Type   | HW Usage | HW Info                                       |
+------------------+-------------------+-----------+----------+-----------------------------------------------+
| ip_num           | s_axi_control     | register  |          | name=ip_num offset=0x10 range=32              |
| running_hart_set | s_axi_control     | register  |          | name=running_hart_set offset=0x18 range=32    |
| start_pc         | s_axi_control     | memory    |          | name=start_pc offset=32 range=8               |
| ip_code_ram      | s_axi_control     | memory    |          | name=ip_code_ram offset=65536 range=65536     |
| ip_data_ram      | ip_data_ram_PORTA | interface |          |                                               |
| data_ram         | m_axi_gmem        | interface |          |                                               |
| data_ram         | s_axi_control     | register  | offset   | name=data_ram_1 offset=0x28 range=32          |
| data_ram         | s_axi_control     | register  | offset   | name=data_ram_2 offset=0x2c range=32          |
| nb_instruction   | s_axi_control     | register  |          | name=nb_instruction offset=0x34 range=32      |
| nb_instruction   | s_axi_control     | register  |          | name=nb_instruction_ctrl offset=0x38 range=32 |
| nb_cycle         | s_axi_control     | register  |          | name=nb_cycle offset=0x44 range=32            |
| nb_cycle         | s_axi_control     | register  |          | name=nb_cycle_ctrl offset=0x48 range=32       |
+------------------+-------------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| Name                                      | DSP | Pragma | Variable              | Op  | Impl   | Latency |
+-------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| + multihart_ip                            | 0   |        |                       |     |        |         |
|   reg_file_fu_241_p2                      | -   |        | reg_file              | add | fabric | 0       |
|  + multihart_ip_Pipeline_VITIS_LOOP_197_1 | 0   |        |                       |     |        |         |
|    nbi_V_3_fu_4329_p2                     | -   |        | nbi_V_3               | add | fabric | 0       |
|    nbc_V_3_fu_4335_p2                     | -   |        | nbc_V_3               | add | fabric | 0       |
|    d_state_relative_pc_V_fu_11596_p2      | -   |        | d_state_relative_pc_V | add | fabric | 0       |
|    result_19_fu_12406_p2                  | -   |        | result_19             | sub | fabric | 0       |
|    result_22_fu_12411_p2                  | -   |        | result_22             | add | fabric | 0       |
|    npc4_fu_5896_p2                        | -   |        | npc4                  | add | fabric | 0       |
|    result_41_fu_9309_p2                   | -   |        | result_41             | add | fabric | 0       |
|    add_ln77_fu_9315_p2                    | -   |        | add_ln77              | add | fabric | 0       |
|    result_42_fu_5906_p2                   | -   |        | result_42             | add | fabric | 0       |
|    j_b_target_pc_V_fu_5952_p2             | -   |        | j_b_target_pc_V       | add | fabric | 0       |
|    absolute_hart_V_fu_3373_p2             | -   |        | absolute_hart_V       | add | fabric | 0       |
|    add_ln1587_3_fu_13663_p2               | -   |        | add_ln1587_3          | add | fabric | 0       |
|    add_ln108_1_fu_3772_p2                 | -   |        | add_ln108_1           | add | fabric | 0       |
|    add_ln1587_2_fu_13699_p2               | -   |        | add_ln1587_2          | add | fabric | 0       |
|    grp_fu_2418_p2                         | -   |        | add_ln95_1            | add | fabric | 0       |
|    add_ln1587_1_fu_13805_p2               | -   |        | add_ln1587_1          | add | fabric | 0       |
|    add_ln108_fu_3897_p2                   | -   |        | add_ln108             | add | fabric | 0       |
|    add_ln1587_fu_13841_p2                 | -   |        | add_ln1587            | add | fabric | 0       |
|    grp_fu_2418_p2                         | -   |        | add_ln95              | add | fabric | 0       |
+-------------------------------------------+-----+--------+-----------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------------+--------------------------------------------------------+
| Type            | Options                                                    | Location                                               |
+-----------------+------------------------------------------------------------+--------------------------------------------------------+
| unroll          |                                                            | decode.cpp:15 in init_d_state                          |
| unroll          |                                                            | execute.cpp:15 in init_e_state                         |
| unroll          |                                                            | fetch.cpp:17 in init_f_state                           |
| unroll          |                                                            | issue.cpp:12 in init_i_state                           |
| unroll          |                                                            | mem_access.cpp:14 in init_m_state                      |
| unroll          |                                                            | multihart_ip.cpp:29 in init_file                       |
| unroll          |                                                            | multihart_ip.cpp:32 in init_file                       |
| unroll          |                                                            | multihart_ip.cpp:53 in init_exit                       |
| unroll          |                                                            | multihart_ip.cpp:67 in running_cond_update             |
| interface       | s_axilite port=ip_num                                      | multihart_ip.cpp:110 in multihart_ip, ip_num           |
| interface       | s_axilite port=running_hart_set                            | multihart_ip.cpp:111 in multihart_ip, running_hart_set |
| interface       | s_axilite port=start_pc                                    | multihart_ip.cpp:112 in multihart_ip, start_pc         |
| interface       | s_axilite port=ip_code_ram                                 | multihart_ip.cpp:113 in multihart_ip, ip_code_ram      |
| interface       | bram port=ip_data_ram storage_type=ram_1p                  | multihart_ip.cpp:114 in multihart_ip, ip_data_ram      |
| interface       | m_axi port=data_ram offset=slave                           | multihart_ip.cpp:115 in multihart_ip, data_ram         |
| interface       | s_axilite port=nb_instruction                              | multihart_ip.cpp:116 in multihart_ip, nb_instruction   |
| interface       | s_axilite port=nb_cycle                                    | multihart_ip.cpp:117 in multihart_ip, nb_cycle         |
| interface       | s_axilite port=return                                      | multihart_ip.cpp:118 in multihart_ip, return           |
| inline          | recursive                                                  | multihart_ip.cpp:119 in multihart_ip                   |
| array_partition | variable=reg_file dim=0 complete                           | multihart_ip.cpp:121 in multihart_ip, reg_file         |
| array_partition | variable=is_reg_computed dim=0 complete                    | multihart_ip.cpp:123 in multihart_ip, is_reg_computed  |
| array_partition | variable=f_state_is_full dim=1 complete                    | multihart_ip.cpp:127 in multihart_ip, f_state_is_full  |
| array_partition | variable=f_state dim=1 complete                            | multihart_ip.cpp:129 in multihart_ip, f_state          |
| array_partition | variable=d_state_is_full dim=1 complete                    | multihart_ip.cpp:133 in multihart_ip, d_state_is_full  |
| array_partition | variable=d_state dim=1 complete                            | multihart_ip.cpp:135 in multihart_ip, d_state          |
| array_partition | variable=i_state_is_full dim=1 complete                    | multihart_ip.cpp:140 in multihart_ip, i_state_is_full  |
| array_partition | variable=i_state dim=1 complete                            | multihart_ip.cpp:142 in multihart_ip, i_state          |
| array_partition | variable=e_state_is_full dim=1 complete                    | multihart_ip.cpp:146 in multihart_ip, e_state_is_full  |
| array_partition | variable=e_state dim=1 complete                            | multihart_ip.cpp:148 in multihart_ip, e_state          |
| array_partition | variable=m_state_is_full dim=1 complete                    | multihart_ip.cpp:153 in multihart_ip, m_state_is_full  |
| array_partition | variable=m_state                                           | multihart_ip.cpp:155 in multihart_ip, m_state          |
| array_partition | variable=w_state_is_full dim=1 complete                    | multihart_ip.cpp:159 in multihart_ip, w_state_is_full  |
| array_partition | variable=w_state dim=1 complete                            | multihart_ip.cpp:161 in multihart_ip, w_state          |
| array_partition | variable=has_exited dim=1 complete                         | multihart_ip.cpp:163 in multihart_ip, has_exited       |
| dependence      | dependent=false direction=RAW type=inter variable=data_ram | multihart_ip.cpp:198 in multihart_ip, data_ram         |
| pipeline        | II=2                                                       | multihart_ip.cpp:199 in multihart_ip                   |
| unroll          |                                                            | wb.cpp:18 in init_w_state                              |
+-----------------+------------------------------------------------------------+--------------------------------------------------------+


