// Seed: 953753267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_14;
  assign id_5 = 1 < 1;
  tri1 id_15;
  wire id_16;
  reg  id_17;
  wire id_18;
  wire id_19;
  always @* id_17 <= id_15 | (1);
endmodule
module module_1 (
    output tri0  id_0
    , id_6,
    input  wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wand  id_4
    , id_7
);
  assign id_7 = id_1 == id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_7, id_7, id_7
  );
endmodule
