--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Hardware_Test.twx Hardware_Test.ncd -o Hardware_Test.twr
Hardware_Test.pcf -ucf Constraints.ucf

Design file:              Hardware_Test.ncd
Physical constraint file: Hardware_Test.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 95787 paths analyzed, 6015 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.035ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20 (SLICE_X19Y32.DX), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.983ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.482 - 0.499)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B3      net (fanout=18)       2.573   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.DX      net (fanout=25)       1.960   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    -------------------------------------------------  ---------------------------
    Total                                      8.983ns (1.599ns logic, 7.384ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.482 - 0.508)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B5      net (fanout=12)       1.494   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.DX      net (fanout=25)       1.960   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (1.599ns logic, 6.305ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.482 - 0.501)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.408   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B6      net (fanout=19)       1.480   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.DX      net (fanout=25)       1.960   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (1.616ns logic, 6.291ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19 (SLICE_X19Y32.CX), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.978ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.482 - 0.499)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B3      net (fanout=18)       2.573   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.CX      net (fanout=25)       1.955   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (1.599ns logic, 7.379ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.899ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.482 - 0.508)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B5      net (fanout=12)       1.494   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.CX      net (fanout=25)       1.955   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    -------------------------------------------------  ---------------------------
    Total                                      7.899ns (1.599ns logic, 6.300ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.902ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.482 - 0.501)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.408   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B6      net (fanout=19)       1.480   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.CX      net (fanout=25)       1.955   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_19
    -------------------------------------------------  ---------------------------
    Total                                      7.902ns (1.616ns logic, 6.286ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18 (SLICE_X19Y32.BX), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.814ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.482 - 0.499)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y22.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B3      net (fanout=18)       2.573   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_2_10
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.BX      net (fanout=25)       1.791   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    -------------------------------------------------  ---------------------------
    Total                                      8.814ns (1.599ns logic, 7.215ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.482 - 0.508)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.BQ       Tcko                  0.391   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B5      net (fanout=12)       1.494   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_0_2
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.BX      net (fanout=25)       1.791   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (1.599ns logic, 6.136ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.482 - 0.501)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12 to Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.408   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B6      net (fanout=19)       1.480   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_12
    SLICE_X23Y25.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_157<7>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o21
    SLICE_X20Y24.CX      net (fanout=1)        0.560   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o2
    SLICE_X20Y24.CMUX    Tcxc                  0.163   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_25
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o24
    SLICE_X23Y24.B5      net (fanout=2)        0.413   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o23
    SLICE_X23Y24.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/RAM1_155<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o251
    SLICE_X19Y23.B4      net (fanout=7)        0.808   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter[7]_GND_10_o_LessThan_70_o
    SLICE_X19Y23.B       Tilo                  0.259   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_6_1
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT71_SW0
    SLICE_X4Y22.D4       net (fanout=7)        1.070   N145
    SLICE_X4Y22.D        Tilo                  0.205   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_4
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_122_OUT21
    SLICE_X19Y32.BX      net (fanout=25)       1.791   Inst_Profibus_Unit/Inst_Profibus_Transmitter/state[4]_X_9_o_wide_mux_122_OUT<1>
    SLICE_X19Y32.CLK     Tdick                 0.063   Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_20
                                                       Inst_Profibus_Unit/Inst_Profibus_Transmitter/counter_1_18
    -------------------------------------------------  ---------------------------
    Total                                      7.738ns (1.616ns logic, 6.122ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0 (SLICE_X32Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0 to Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.AQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o<1>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0
    SLICE_X32Y19.A6      net (fanout=3)        0.026   Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o<0>
    SLICE_X32Y19.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o<1>
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_type_o[7]_state[4]_mux_88_OUT23
                                                       Inst_Profibus_Unit/Inst_Profibus_Recieve/type_o_0
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3 (SLICE_X28Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3 to Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.DQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3
    SLICE_X28Y14.D6      net (fanout=4)        0.029   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<3>
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/Mmux_GND_16_o_GND_16_o_mux_6_OUT4
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0 (SLICE_X28Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0 (FF)
  Destination:          Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0 to Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.AQ      Tcko                  0.200   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0
    SLICE_X28Y14.A6      net (fanout=5)        0.031   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<0>
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.190   Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os<3>
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/Mmux_GND_16_o_GND_16_o_mux_6_OUT11
                                                       Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_os_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_baud<3>/CLK
  Logical resource: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_baud_0/CK
  Location pin: SLICE_X28Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_baud<3>/SR
  Logical resource: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/count_baud_0/SR
  Location pin: SLICE_X28Y15.SR
  Clock network: Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_tx_state_OR_15_o
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.035|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 95787 paths, 0 nets, and 11400 connections

Design statistics:
   Minimum period:   9.035ns{1}   (Maximum frequency: 110.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 09 17:47:23 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4667 MB



