Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.00794837,S0-C0,Frontend_Bound,39.83,% Slots,,,0.00,6.68,<==
1.00794837,S0-C0,Bad_Speculation,14.22,% Slots,,,0.00,6.31,
1.00794837,S0-C0,Backend_Bound,24.12,% Slots,,,0.00,6.31,
1.00794837,S0-C0,Frontend_Bound.Frontend_Latency,23.98,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.00794837,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.39,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.17,
1.00794837,S0-C0,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.31,
1.00794837,S0-C0,Backend_Bound.Memory_Bound,12.24,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.47,
1.00794837,S0-C0,Backend_Bound.Core_Bound,11.88,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.47,
1.00794837,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.56,
1.00794837,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.71,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,
1.00794837,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.84,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,
1.00794837,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00794837,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.00794837,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.00794837,S0-C1,Frontend_Bound,39.87,% Slots,,,0.00,6.69,<==
1.00794837,S0-C1,Bad_Speculation,16.98,% Slots,,,0.00,6.32,
1.00794837,S0-C1,Backend_Bound,13.14,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.32,
1.00794837,S0-C1,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.52,
1.00794837,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.34,% Slots,,,0.00,6.17,
1.00794837,S0-C1,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00794837,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.55,
1.00794837,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.60,% Core_Clocks,,,0.00,5.22,
1.00794837,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.17,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.00794837,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C2,Frontend_Bound,48.00,% Slots,,,0.00,6.68,
1.00794837,S0-C2,Bad_Speculation,31.09,% Slots,,,0.00,6.3,
1.00794837,S0-C2,Frontend_Bound.Frontend_Bandwidth,50.91,% Slots,,,0.00,6.17,
1.00794837,S0-C2,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.60,% Core_Clocks,,,0.00,5.23,<==
1.00794837,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C3,Frontend_Bound,32.75,% Slots,,,0.00,6.67,
1.00794837,S0-C3,Bad_Speculation,13.11,% Slots,,,0.00,6.3,
1.00794837,S0-C3,Backend_Bound,36.26,% Slots,,,0.00,6.3,
1.00794837,S0-C3,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S0-C3,Frontend_Bound.Frontend_Bandwidth,36.39,% Slots,,,0.00,6.18,
1.00794837,S0-C3,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S0-C3,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.47,
1.00794837,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.55,
1.00794837,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.49,% Core_Clocks,,,0.00,5.23,
1.00794837,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,<==
1.00794837,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C4,Backend_Bound,61.42,% Slots,,,0.00,6.31,
1.00794837,S0-C4,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.00794837,S0-C4,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.47,
1.00794837,S0-C4,Backend_Bound.Core_Bound,42.22,% Slots,,,0.00,5.47,<==
1.00794837,S0-C4,Retiring.Microcode_Sequencer,7.09,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.14,
1.00794837,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.86,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.00794837,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C5,Frontend_Bound,27.24,% Slots,,,0.00,6.66,
1.00794837,S0-C5,Bad_Speculation,11.78,% Slots,,,0.00,6.29,
1.00794837,S0-C5,Backend_Bound,42.53,% Slots,,,0.00,6.29,<==
1.00794837,S0-C5,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S0-C5,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S0-C5,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.47,
1.00794837,S0-C5,Backend_Bound.Core_Bound,20.97,% Slots,,,0.00,5.47,
1.00794837,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.55,
1.00794837,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C6,Bad_Speculation,15.53,% Slots,,,0.00,6.28,
1.00794837,S0-C6,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S0-C6,Backend_Bound,44.60,% Slots,,,0.00,6.28,
1.00794837,S0-C6,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.48,
1.00794837,S0-C6,Backend_Bound.Core_Bound,29.21,% Slots,,,0.00,5.48,<==
1.00794837,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C7,Frontend_Bound,25.00,% Slots,,,0.00,6.65,
1.00794837,S0-C7,Backend_Bound,50.22,% Slots,,,0.00,6.28,
1.00794837,S0-C7,Frontend_Bound.Frontend_Latency,31.63,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S0-C7,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.47,
1.00794837,S0-C7,Backend_Bound.Core_Bound,32.43,% Slots,,,0.00,5.47,
1.00794837,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.89,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.08,<==
1.00794837,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C0,Frontend_Bound,42.83,% Slots,,,0.00,6.65,
1.00794837,S1-C0,Bad_Speculation,12.86,% Slots,,,0.00,6.27,
1.00794837,S1-C0,Frontend_Bound.Frontend_Latency,35.05,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.55,
1.00794837,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00794837,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C1,Frontend_Bound,28.22,% Slots,,,0.00,6.65,<==
1.00794837,S1-C1,Bad_Speculation,21.55,% Slots,,,0.00,6.27,
1.00794837,S1-C1,Backend_Bound,20.94,% Slots,,,0.00,6.27,
1.00794837,S1-C1,Frontend_Bound.Frontend_Latency,16.36,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,6.17,
1.00794837,S1-C1,Bad_Speculation.Branch_Mispredicts,21.24,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00794837,S1-C1,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.48,
1.00794837,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.00794837,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.85,% Core_Clocks,,,0.00,5.22,
1.00794837,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.02,% Core_Clocks,,,0.00,5.26,
1.00794837,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.00794837,S1-C1-T0,MUX,4.98,%,,,0.00,100.0,
1.00794837,S1-C2,Frontend_Bound,31.99,% Slots,,,0.00,6.65,
1.00794837,S1-C2,Bad_Speculation,14.74,% Slots,,,0.00,6.27,
1.00794837,S1-C2,Backend_Bound,25.20,% Slots,,,0.00,6.27,
1.00794837,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,6.16,<==
1.00794837,S1-C2,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00794837,S1-C2,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.48,
1.00794837,S1-C2,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.48,
1.00794837,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.30,% Core_Clocks,,,0.00,5.22,
1.00794837,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.33,% Core_Clocks,,,0.00,5.26,
1.00794837,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C3,Frontend_Bound,38.01,% Slots,,,0.00,6.95,<==
1.00794837,S1-C3,Bad_Speculation,17.36,% Slots,,,0.00,6.57,
1.00794837,S1-C3,Backend_Bound,17.80,% Slots,,,0.00,6.57,
1.00794837,S1-C3,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.97,% Slots,,,0.00,6.16,
1.00794837,S1-C3,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00794837,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,0.00,5.55,
1.00794837,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.11,% Core_Clocks,,,0.00,5.23,
1.00794837,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.25,
1.00794837,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C4,Frontend_Bound,36.35,% Slots,,,0.00,6.96,
1.00794837,S1-C4,Backend_Bound,34.62,% Slots,,,0.00,6.57,
1.00794837,S1-C4,Frontend_Bound.Frontend_Latency,37.03,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C4,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.48,
1.00794837,S1-C4,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.48,
1.00794837,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.55,
1.00794837,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.00794837,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00794837,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C5,Frontend_Bound,33.25,% Slots,,,0.00,6.95,
1.00794837,S1-C5,Backend_Bound,45.91,% Slots,,,0.00,6.56,
1.00794837,S1-C5,Frontend_Bound.Frontend_Latency,80.02,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C5,Backend_Bound.Memory_Bound,33.64,% Slots,,,0.00,5.48,<==
1.00794837,S1-C5,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.48,
1.00794837,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.54,
1.00794837,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.00794837,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.50,% Clocks,,,0.00,5.09,
1.00794837,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C6,Frontend_Bound,30.43,% Slots,,,0.00,6.94,
1.00794837,S1-C6,Bad_Speculation,12.61,% Slots,,,0.00,6.55,
1.00794837,S1-C6,Backend_Bound,36.04,% Slots,,,0.00,6.55,
1.00794837,S1-C6,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.51,
1.00794837,S1-C6,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00794837,S1-C6,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.48,
1.00794837,S1-C6,Backend_Bound.Core_Bound,25.49,% Slots,,,0.00,5.48,
1.00794837,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.55,
1.00794837,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00794837,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00794837,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00794837,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.30,% Clocks,,,0.00,5.09,<==
1.00794837,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C7,Frontend_Bound,26.91,% Slots,,,0.00,6.94,
1.00794837,S1-C7,Bad_Speculation,12.02,% Slots,,,0.00,6.55,
1.00794837,S1-C7,Backend_Bound,33.56,% Slots,,,0.00,6.55,
1.00794837,S1-C7,Frontend_Bound.Frontend_Latency,40.03,% Slots,,rs_events.empty_end,0.00,5.5,
1.00794837,S1-C7,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00794837,S1-C7,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.46,
1.00794837,S1-C7,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.46,<==
1.00794837,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.55,
1.00794837,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.00794837,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00794837,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00794837,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.00794837,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.00794837,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.00794837,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.00794837,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.00794837,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.00794837,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.00794837,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.076863096,S0-C0,Backend_Bound,65.07,% Slots,,,0.00,5.24,
2.076863096,S0-C0,Backend_Bound.Core_Bound,79.08,% Slots,,,0.00,5.24,
2.076863096,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.28,% Clocks,,,0.00,5.23,<==
2.076863096,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C1,Frontend_Bound,22.70,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.24,
2.076863096,S0-C1,Backend_Bound,32.56,% Slots,,,0.00,5.24,
2.076863096,S0-C1,Backend_Bound.Core_Bound,23.99,% Slots,,,0.00,5.24,<==
2.076863096,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C2,Frontend_Bound,39.63,% Slots,,,0.00,5.24,
2.076863096,S0-C2,Bad_Speculation,13.14,% Slots,,,0.00,5.24,
2.076863096,S0-C2,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.076863096,S0-C2,Frontend_Bound.Frontend_Latency,26.36,% Slots,,rs_events.empty_end,0.00,5.24,
2.076863096,S0-C2,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S0-C2,Retiring.Microcode_Sequencer,1.00,% Slots,,idq.ms_uops,0.00,5.25,
2.076863096,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.26,
2.076863096,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.076863096,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.26,
2.076863096,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C3,Backend_Bound,78.49,% Slots,,,0.00,5.25,
2.076863096,S0-C3,Retiring,46.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.076863096,S0-C3,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.25,
2.076863096,S0-C3,Backend_Bound.Core_Bound,63.73,% Slots,,,0.00,5.25,
2.076863096,S0-C3,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.25,
2.076863096,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.26,
2.076863096,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
2.076863096,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.96,% Clocks,,,0.00,5.23,<==
2.076863096,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C4,Frontend_Bound,57.57,% Slots,,,0.00,5.24,
2.076863096,S0-C4,Bad_Speculation,28.21,% Slots,,,0.00,5.24,
2.076863096,S0-C4,Retiring,6.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.076863096,S0-C4,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.24,
2.076863096,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.88,% Slots,,,0.00,5.24,
2.076863096,S0-C4,Bad_Speculation.Branch_Mispredicts,27.68,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S0-C4,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.24,
2.076863096,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.26,
2.076863096,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.076863096,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.26,
2.076863096,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.80,% Core_Clocks,,,0.00,5.25,
2.076863096,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C5,Frontend_Bound,42.80,% Slots,,,0.00,5.24,
2.076863096,S0-C5,Bad_Speculation,16.06,% Slots,,,0.00,5.24,
2.076863096,S0-C5,Backend_Bound,22.95,% Slots,,,0.00,5.24,
2.076863096,S0-C5,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.076863096,S0-C5,Frontend_Bound.Frontend_Latency,55.34,% Slots,,rs_events.empty_end,0.00,5.24,
2.076863096,S0-C5,Bad_Speculation.Branch_Mispredicts,15.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S0-C5,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.24,
2.076863096,S0-C5,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.24,
2.076863096,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.25,
2.076863096,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.076863096,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.25,
2.076863096,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C6,Bad_Speculation,16.09,% Slots,,,0.00,5.24,
2.076863096,S0-C6,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S0-C6,Backend_Bound,61.80,% Slots,,,0.00,5.24,
2.076863096,S0-C6,Backend_Bound.Memory_Bound,40.51,% Slots,,,0.00,5.24,<==
2.076863096,S0-C6,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.24,
2.076863096,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.04,% Clocks,,,0.00,5.24,
2.076863096,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C7,Backend_Bound,84.41,% Slots,,,0.00,5.24,
2.076863096,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
2.076863096,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C0,Frontend_Bound,24.75,% Slots,,,0.00,5.24,
2.076863096,S1-C0,Bad_Speculation,17.34,% Slots,,,0.00,5.24,
2.076863096,S1-C0,Backend_Bound,22.73,% Slots,,,0.00,5.24,
2.076863096,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.24,
2.076863096,S1-C0,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S1-C0,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.24,
2.076863096,S1-C0,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.24,
2.076863096,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.69,% Core_Clocks,,,0.00,5.25,
2.076863096,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.21,% Core_Clocks,,,0.00,5.25,<==
2.076863096,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
2.076863096,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C1,Frontend_Bound,38.53,% Slots,,,0.00,5.25,
2.076863096,S1-C1,Backend_Bound,38.27,% Slots,,,0.00,5.25,
2.076863096,S1-C1,Retiring,24.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.076863096,S1-C1,Backend_Bound.Core_Bound,64.18,% Slots,,,0.00,5.25,
2.076863096,S1-C1,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.25,
2.076863096,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.25,
2.076863096,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.076863096,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.89,% Clocks,,idq.ms_switches,0.00,5.25,
2.076863096,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C2,Backend_Bound,74.52,% Slots,,,0.00,5.24,
2.076863096,S1-C2,Backend_Bound.Core_Bound,87.66,% Slots,,,0.00,5.24,
2.076863096,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.27,% Clocks,,,0.00,5.24,<==
2.076863096,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C3,Frontend_Bound,32.04,% Slots,,,0.00,5.25,
2.076863096,S1-C3,Bad_Speculation,24.32,% Slots,,,0.00,5.25,
2.076863096,S1-C3,Backend_Bound,16.02,% Slots,,,0.00,5.25,
2.076863096,S1-C3,Retiring,46.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.076863096,S1-C3,Frontend_Bound.Frontend_Latency,24.01,% Slots,,rs_events.empty_end,0.00,5.25,
2.076863096,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.36,% Slots,,,0.00,5.25,
2.076863096,S1-C3,Bad_Speculation.Branch_Mispredicts,21.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.076863096,S1-C3,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.25,<==
2.076863096,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.25,
2.076863096,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.076863096,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.25,
2.076863096,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.85,% Core_Clocks,,,0.00,5.25,
2.076863096,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C4,Frontend_Bound,28.73,% Slots,,,0.00,5.24,
2.076863096,S1-C4,Bad_Speculation,16.42,% Slots,,,0.00,5.24,
2.076863096,S1-C4,Backend_Bound,26.00,% Slots,,,0.00,5.24,
2.076863096,S1-C4,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.24,
2.076863096,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.24,
2.076863096,S1-C4,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S1-C4,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.24,
2.076863096,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.25,
2.076863096,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
2.076863096,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.58,% Core_Clocks,,,0.00,5.25,
2.076863096,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.70,% Core_Clocks,,,0.00,5.25,
2.076863096,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
2.076863096,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C5,Frontend_Bound,37.16,% Slots,,,0.00,5.24,<==
2.076863096,S1-C5,Bad_Speculation,20.25,% Slots,,,0.00,5.24,
2.076863096,S1-C5,Backend_Bound,18.42,% Slots,,,0.00,5.24,
2.076863096,S1-C5,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.076863096,S1-C5,Backend_Bound.Core_Bound,36.54,% Slots,,,0.00,5.24,
2.076863096,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C6,Frontend_Bound,26.20,% Slots,,,0.00,5.25,
2.076863096,S1-C6,Bad_Speculation,15.90,% Slots,,,0.00,5.25,
2.076863096,S1-C6,Backend_Bound,16.79,% Slots,,,0.00,5.25,
2.076863096,S1-C6,Frontend_Bound.Frontend_Latency,32.19,% Slots,,rs_events.empty_end,0.00,5.25,
2.076863096,S1-C6,Frontend_Bound.Frontend_Bandwidth,39.49,% Slots,,,0.00,5.25,
2.076863096,S1-C6,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.076863096,S1-C6,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.25,
2.076863096,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,0.00,5.25,
2.076863096,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.076863096,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.86,% Core_Clocks,,,0.00,5.25,<==
2.076863096,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C7,Frontend_Bound,22.55,% Slots,,,0.00,5.25,
2.076863096,S1-C7,Bad_Speculation,18.04,% Slots,,,0.00,5.25,
2.076863096,S1-C7,Backend_Bound,17.90,% Slots,,,0.00,5.25,
2.076863096,S1-C7,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.25,
2.076863096,S1-C7,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.076863096,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.076863096,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.076863096,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.076863096,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.577766354,S0-C0,Backend_Bound,63.51,% Slots,,,0.00,5.16,
3.577766354,S0-C0,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
3.577766354,S0-C0,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.16,
3.577766354,S0-C0,Backend_Bound.Core_Bound,39.22,% Slots,,,0.00,5.16,
3.577766354,S0-C0,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.34,
3.577766354,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.15,
3.577766354,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.83,% Clocks,,,0.00,5.32,<==
3.577766354,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C1,Frontend_Bound,35.90,% Slots,,,0.00,5.16,<==
3.577766354,S0-C1,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.16,
3.577766354,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.2,
3.577766354,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.21,
3.577766354,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
3.577766354,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.54,% Core_Clocks,,,0.00,5.33,
3.577766354,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C2,Frontend_Bound,38.82,% Slots,,,0.00,5.16,
3.577766354,S0-C2,Backend_Bound,37.03,% Slots,,,0.00,5.16,
3.577766354,S0-C2,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C2,Frontend_Bound.Frontend_Latency,34.12,% Slots,,rs_events.empty_end,0.00,5.16,<==
3.577766354,S0-C2,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.16,
3.577766354,S0-C2,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
3.577766354,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.83,% Clocks,,idq.ms_switches,0.00,5.16,
3.577766354,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.577766354,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.577766354,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C3,Frontend_Bound,34.21,% Slots,,,0.00,5.16,
3.577766354,S0-C3,Backend_Bound,42.20,% Slots,,,0.00,5.16,
3.577766354,S0-C3,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C3,Frontend_Bound.Frontend_Latency,51.53,% Slots,,rs_events.empty_end,0.00,5.16,
3.577766354,S0-C3,Backend_Bound.Memory_Bound,96.97,% Slots,,,0.00,5.16,
3.577766354,S0-C3,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.577766354,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.35,% Clocks,,idq.ms_switches,0.00,5.16,
3.577766354,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
3.577766354,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.577766354,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C4,Bad_Speculation,15.41,% Slots,,,0.00,5.16,
3.577766354,S0-C4,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
3.577766354,S0-C4,Backend_Bound,44.25,% Slots,,,0.00,5.16,
3.577766354,S0-C4,Retiring,6.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C4,Backend_Bound.Memory_Bound,17.07,% Slots,,,0.00,5.16,
3.577766354,S0-C4,Backend_Bound.Core_Bound,27.18,% Slots,,,0.00,5.16,
3.577766354,S0-C4,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.17,
3.577766354,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.577766354,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.19,% Clocks,,,0.00,5.33,<==
3.577766354,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C5,Frontend_Bound,31.49,% Slots,,,0.00,5.16,
3.577766354,S0-C5,Backend_Bound,44.73,% Slots,,,0.00,5.16,
3.577766354,S0-C5,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C5,Frontend_Bound.Frontend_Latency,25.88,% Slots,,rs_events.empty_end,0.00,5.16,
3.577766354,S0-C5,Backend_Bound.Memory_Bound,27.12,% Slots,,,0.00,5.16,
3.577766354,S0-C5,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.16,
3.577766354,S0-C5,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.577766354,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.17,
3.577766354,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
3.577766354,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.577766354,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C6,Frontend_Bound,38.72,% Slots,,,0.00,5.17,
3.577766354,S0-C6,Backend_Bound,37.53,% Slots,,,0.00,5.17,
3.577766354,S0-C6,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C6,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.17,
3.577766354,S0-C6,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.17,
3.577766354,S0-C6,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.17,
3.577766354,S0-C6,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.17,<==
3.577766354,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
3.577766354,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.577766354,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C7,Frontend_Bound,31.79,% Slots,,,0.00,5.17,
3.577766354,S0-C7,Backend_Bound,45.38,% Slots,,,0.00,5.17,
3.577766354,S0-C7,Retiring,15.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S0-C7,Frontend_Bound.Frontend_Latency,27.13,% Slots,,rs_events.empty_end,0.00,5.17,
3.577766354,S0-C7,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.17,
3.577766354,S0-C7,Backend_Bound.Core_Bound,18.54,% Slots,,,0.00,5.17,
3.577766354,S0-C7,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.577766354,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.17,
3.577766354,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
3.577766354,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.577766354,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.50,% Clocks,,,0.00,5.33,
3.577766354,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S1-C0,Backend_Bound,69.78,% Slots,,,0.00,5.17,
3.577766354,S1-C0,Retiring,47.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.577766354,S1-C0,Backend_Bound.Memory_Bound,25.54,% Slots,,,0.00,5.17,
3.577766354,S1-C0,Backend_Bound.Core_Bound,44.24,% Slots,,,0.00,5.17,<==
3.577766354,S1-C0,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.06,
3.577766354,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.17,
3.577766354,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.577766354,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C1,Frontend_Bound,36.24,% Slots,,,0.00,5.18,
3.577766354,S1-C1,Backend_Bound,39.13,% Slots,,,0.00,5.18,
3.577766354,S1-C1,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C1,Frontend_Bound.Frontend_Latency,38.80,% Slots,,rs_events.empty_end,0.00,5.18,
3.577766354,S1-C1,Backend_Bound.Memory_Bound,28.23,% Slots,,,0.00,5.18,
3.577766354,S1-C1,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.18,
3.577766354,S1-C1,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.23,
3.577766354,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.577766354,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.18,
3.577766354,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
3.577766354,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.577766354,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.78,% Clocks,,,0.00,5.33,
3.577766354,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S1-C2,Frontend_Bound,35.07,% Slots,,,0.00,5.18,
3.577766354,S1-C2,Backend_Bound,41.53,% Slots,,,0.00,5.18,
3.577766354,S1-C2,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C2,Frontend_Bound.Frontend_Latency,36.14,% Slots,,rs_events.empty_end,0.00,5.18,
3.577766354,S1-C2,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.18,
3.577766354,S1-C2,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.18,
3.577766354,S1-C2,Retiring.Microcode_Sequencer,15.62,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.23,
3.577766354,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.577766354,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.18,
3.577766354,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
3.577766354,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.577766354,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.69,% Clocks,,,0.00,5.32,
3.577766354,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S1-C3,Frontend_Bound,36.84,% Slots,,,0.00,5.14,
3.577766354,S1-C3,Backend_Bound,36.40,% Slots,,,0.00,5.14,
3.577766354,S1-C3,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C3,Frontend_Bound.Frontend_Latency,40.79,% Slots,,rs_events.empty_end,0.00,5.14,<==
3.577766354,S1-C3,Backend_Bound.Memory_Bound,29.64,% Slots,,,0.00,5.14,
3.577766354,S1-C3,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.23,
3.577766354,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.577766354,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.18,
3.577766354,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.577766354,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C4,Frontend_Bound,34.47,% Slots,,,0.00,5.15,
3.577766354,S1-C4,Backend_Bound,38.26,% Slots,,,0.00,5.15,
3.577766354,S1-C4,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C4,Frontend_Bound.Frontend_Latency,27.11,% Slots,,rs_events.empty_end,0.00,5.15,
3.577766354,S1-C4,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.15,
3.577766354,S1-C4,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.15,
3.577766354,S1-C4,Retiring.Microcode_Sequencer,15.60,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.23,
3.577766354,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.577766354,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.18,
3.577766354,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
3.577766354,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.577766354,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.94,% Clocks,,,0.00,5.33,
3.577766354,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C5,Frontend_Bound,36.73,% Slots,,,0.00,5.15,
3.577766354,S1-C5,Backend_Bound,35.74,% Slots,,,0.00,5.15,
3.577766354,S1-C5,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
3.577766354,S1-C5,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,0.00,5.15,<==
3.577766354,S1-C5,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.15,
3.577766354,S1-C5,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.15,
3.577766354,S1-C5,Retiring.Microcode_Sequencer,14.03,% Slots,,idq.ms_uops,0.00,5.06,
3.577766354,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.24,
3.577766354,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.577766354,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.18,
3.577766354,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.577766354,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.41,% Clocks,,,0.00,5.33,
3.577766354,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C6,Frontend_Bound,34.23,% Slots,,,0.00,5.15,
3.577766354,S1-C6,Backend_Bound,38.30,% Slots,,,0.00,5.15,
3.577766354,S1-C6,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C6,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.15,
3.577766354,S1-C6,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.15,
3.577766354,S1-C6,Backend_Bound.Core_Bound,16.43,% Slots,,,0.00,5.15,
3.577766354,S1-C6,Retiring.Microcode_Sequencer,16.39,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.24,
3.577766354,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.577766354,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.19,
3.577766354,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
3.577766354,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.577766354,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C7,Backend_Bound,72.46,% Slots,,,0.00,5.16,
3.577766354,S1-C7,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
3.577766354,S1-C7,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.16,
3.577766354,S1-C7,Backend_Bound.Core_Bound,45.12,% Slots,,,0.00,5.16,
3.577766354,S1-C7,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.07,
3.577766354,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.64,% Clocks,,idq.ms_switches,0.00,5.19,
3.577766354,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
3.577766354,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.75,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
3.577766354,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.28,% Clocks,,,0.00,5.32,<==
3.577766354,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
3.577766354,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
3.577766354,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.577766354,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.577766354,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.577766354,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.577766354,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.577766354,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.084095897,S0-C0,Backend_Bound,78.42,% Slots,,,0.00,5.07,
5.084095897,S0-C0,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S0-C0,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.07,
5.084095897,S0-C0,Backend_Bound.Core_Bound,60.99,% Slots,,,0.00,5.07,
5.084095897,S0-C0,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.77,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.84,% Clocks,,,0.00,5.32,<==
5.084095897,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C1,Frontend_Bound,36.64,% Slots,,,0.00,5.17,<==
5.084095897,S0-C1,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.21,
5.084095897,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.03,% Slots,,,0.00,5.17,
5.084095897,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.05,
5.084095897,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.28,% Core_Clocks,,,0.00,5.32,
5.084095897,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C2,Frontend_Bound,39.25,% Slots,,,0.00,5.17,
5.084095897,S0-C2,Backend_Bound,36.80,% Slots,,,0.00,5.07,
5.084095897,S0-C2,Retiring,15.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.084095897,S0-C2,Frontend_Bound.Frontend_Latency,36.55,% Slots,,rs_events.empty_end,0.00,5.21,<==
5.084095897,S0-C2,Backend_Bound.Memory_Bound,27.46,% Slots,,,0.00,5.07,
5.084095897,S0-C2,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.05,
5.084095897,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.05,
5.084095897,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C3,Frontend_Bound,32.62,% Slots,,,0.00,5.17,
5.084095897,S0-C3,Backend_Bound,45.49,% Slots,,,0.00,5.06,
5.084095897,S0-C3,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S0-C3,Frontend_Bound.Frontend_Latency,31.68,% Slots,,rs_events.empty_end,0.00,5.21,
5.084095897,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.17,
5.084095897,S0-C3,Backend_Bound.Memory_Bound,27.37,% Slots,,,0.00,5.06,
5.084095897,S0-C3,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.06,
5.084095897,S0-C3,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.05,
5.084095897,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.05,% Core_Clocks,,,0.00,5.32,
5.084095897,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C4,Backend_Bound,81.43,% Slots,,,0.00,5.06,
5.084095897,S0-C4,Retiring,44.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S0-C4,Backend_Bound.Memory_Bound,44.40,% Slots,,,0.00,5.06,
5.084095897,S0-C4,Backend_Bound.Core_Bound,37.03,% Slots,,,0.00,5.06,
5.084095897,S0-C4,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C5,Frontend_Bound,35.72,% Slots,,,0.00,5.17,
5.084095897,S0-C5,Backend_Bound,41.04,% Slots,,,0.00,5.06,
5.084095897,S0-C5,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S0-C5,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.21,
5.084095897,S0-C5,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.06,
5.084095897,S0-C5,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.06,
5.084095897,S0-C5,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.05,
5.084095897,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.56,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.73,% Clocks,,,0.00,5.15,
5.084095897,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C6,Frontend_Bound,34.68,% Slots,,,0.00,5.16,
5.084095897,S0-C6,Backend_Bound,43.88,% Slots,,,0.00,5.06,
5.084095897,S0-C6,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S0-C6,Frontend_Bound.Frontend_Latency,40.69,% Slots,,rs_events.empty_end,0.00,5.2,
5.084095897,S0-C6,Backend_Bound.Memory_Bound,36.41,% Slots,,,0.00,5.06,
5.084095897,S0-C6,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.05,
5.084095897,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.33,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C7,Frontend_Bound,37.23,% Slots,,,0.00,5.16,
5.084095897,S0-C7,Backend_Bound,39.59,% Slots,,,0.00,5.06,<==
5.084095897,S0-C7,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.084095897,S0-C7,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.2,
5.084095897,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.57,% Slots,,,0.00,5.16,
5.084095897,S0-C7,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.06,
5.084095897,S0-C7,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.06,
5.084095897,S0-C7,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.05,
5.084095897,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.05,
5.084095897,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.084095897,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.38,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.87,% Core_Clocks,,,0.00,5.31,
5.084095897,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.15,
5.084095897,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C0,Frontend_Bound,24.32,% Slots,,,0.00,5.16,
5.084095897,S1-C0,Backend_Bound,53.26,% Slots,,,0.00,5.06,
5.084095897,S1-C0,Retiring,28.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S1-C0,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.2,
5.084095897,S1-C0,Backend_Bound.Memory_Bound,37.43,% Slots,,,0.00,5.06,
5.084095897,S1-C0,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.06,
5.084095897,S1-C0,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.05,
5.084095897,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.27,% Clocks,,,0.00,5.16,
5.084095897,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S1-C1,Frontend_Bound,39.29,% Slots,,,0.00,5.16,
5.084095897,S1-C1,Backend_Bound,37.45,% Slots,,,0.00,5.05,
5.084095897,S1-C1,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
5.084095897,S1-C1,Frontend_Bound.Frontend_Latency,30.67,% Slots,,rs_events.empty_end,0.00,5.2,<==
5.084095897,S1-C1,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.05,
5.084095897,S1-C1,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.05,
5.084095897,S1-C1,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.04,
5.084095897,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.05,
5.084095897,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S1-C2,Frontend_Bound,39.84,% Slots,,,0.00,5.16,
5.084095897,S1-C2,Backend_Bound,36.48,% Slots,,,0.00,5.05,
5.084095897,S1-C2,Retiring,15.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.084095897,S1-C2,Frontend_Bound.Frontend_Latency,26.92,% Slots,,rs_events.empty_end,0.00,5.2,<==
5.084095897,S1-C2,Backend_Bound.Memory_Bound,23.27,% Slots,,,0.00,5.05,
5.084095897,S1-C2,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.05,
5.084095897,S1-C2,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.05,
5.084095897,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.05,
5.084095897,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C3,Frontend_Bound,32.62,% Slots,,,0.00,5.16,
5.084095897,S1-C3,Backend_Bound,46.92,% Slots,,,0.00,5.05,
5.084095897,S1-C3,Retiring,47.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
5.084095897,S1-C3,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.19,
5.084095897,S1-C3,Backend_Bound.Memory_Bound,28.25,% Slots,,,0.00,5.05,
5.084095897,S1-C3,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.05,
5.084095897,S1-C3,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.31,<==
5.084095897,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.05,
5.084095897,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C4,Frontend_Bound,32.74,% Slots,,,0.00,5.15,
5.084095897,S1-C4,Backend_Bound,46.73,% Slots,,,0.00,5.05,
5.084095897,S1-C4,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
5.084095897,S1-C4,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.19,
5.084095897,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.80,% Slots,,,0.00,5.15,
5.084095897,S1-C4,Backend_Bound.Memory_Bound,30.25,% Slots,,,0.00,5.05,
5.084095897,S1-C4,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.05,
5.084095897,S1-C4,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.31,
5.084095897,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.05,
5.084095897,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.27,% Core_Clocks,,,0.00,5.32,
5.084095897,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C5,Frontend_Bound,34.24,% Slots,,,0.00,5.15,
5.084095897,S1-C5,Backend_Bound,45.45,% Slots,,,0.00,5.05,
5.084095897,S1-C5,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
5.084095897,S1-C5,Frontend_Bound.Frontend_Latency,32.27,% Slots,,rs_events.empty_end,0.00,5.19,
5.084095897,S1-C5,Backend_Bound.Memory_Bound,33.61,% Slots,,,0.00,5.05,
5.084095897,S1-C5,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.05,
5.084095897,S1-C5,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.31,
5.084095897,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.05,
5.084095897,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.54,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.084095897,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C6,Frontend_Bound,31.07,% Slots,,,0.00,5.15,
5.084095897,S1-C6,Backend_Bound,48.37,% Slots,,,0.00,5.05,
5.084095897,S1-C6,Retiring,19.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
5.084095897,S1-C6,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.19,
5.084095897,S1-C6,Backend_Bound.Memory_Bound,32.01,% Slots,,,0.00,5.05,
5.084095897,S1-C6,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.05,
5.084095897,S1-C6,Retiring.Microcode_Sequencer,16.00,% Slots,,idq.ms_uops,0.00,5.31,
5.084095897,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.05,
5.084095897,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.084095897,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.38,% Clocks,,idq.ms_switches,0.00,5.05,
5.084095897,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
5.084095897,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.084095897,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C7,Frontend_Bound.Frontend_Bandwidth,31.22,% Slots,,,0.00,5.15,
5.084095897,S1-C7,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.05,
5.084095897,S1-C7,Backend_Bound.Core_Bound,25.62,% Slots,,,0.00,5.05,
5.084095897,S1-C7,Backend_Bound,49.27,% Slots,,,0.00,5.05,<==
5.084095897,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.31,% Core_Clocks,,,0.00,5.32,
5.084095897,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
5.084095897,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.16,
5.084095897,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
5.084095897,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
5.084095897,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
6.592298589,S0-C0,Frontend_Bound,42.09,% Slots,,,0.00,5.28,
6.592298589,S0-C0,Bad_Speculation,14.27,% Slots,,,0.00,5.28,
6.592298589,S0-C0,Backend_Bound,17.45,% Slots,,,0.00,5.28,
6.592298589,S0-C0,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.06,% Slots,,,0.00,5.03,
6.592298589,S0-C0,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S0-C0,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.28,
6.592298589,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.3,
6.592298589,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.592298589,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.95,% Core_Clocks,,,0.00,5.3,
6.592298589,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.97,% Core_Clocks,,,0.00,5.28,
6.592298589,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.592298589,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C1,Frontend_Bound,32.48,% Slots,,,0.00,5.28,<==
6.592298589,S0-C1,Backend_Bound,19.20,% Slots,,,0.00,5.28,
6.592298589,S0-C1,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.62,% Slots,,,0.00,5.03,
6.592298589,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.29,
6.592298589,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.592298589,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.04,% Core_Clocks,,,0.00,5.3,
6.592298589,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C2,Frontend_Bound,35.78,% Slots,,,0.00,5.28,
6.592298589,S0-C2,Bad_Speculation,23.02,% Slots,,,0.00,5.28,
6.592298589,S0-C2,Frontend_Bound.Frontend_Latency,15.11,% Slots,,rs_events.empty_end,0.00,5.29,
6.592298589,S0-C2,Frontend_Bound.Frontend_Bandwidth,86.75,% Slots,,,0.00,5.03,
6.592298589,S0-C2,Bad_Speculation.Branch_Mispredicts,22.36,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.592298589,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.78,% Core_Clocks,,,0.00,5.28,<==
6.592298589,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C3,Frontend_Bound,53.56,% Slots,,,0.00,5.29,
6.592298589,S0-C3,Bad_Speculation,14.77,% Slots,,,0.00,5.29,
6.592298589,S0-C3,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
6.592298589,S0-C3,Frontend_Bound.Frontend_Latency,46.14,% Slots,,rs_events.empty_end,0.00,5.29,<==
6.592298589,S0-C3,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S0-C3,Retiring.Microcode_Sequencer,3.50,% Slots,,idq.ms_uops,0.00,5.29,
6.592298589,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.29,
6.592298589,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.592298589,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.29,
6.592298589,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C4,Frontend_Bound,40.70,% Slots,,,0.00,5.29,
6.592298589,S0-C4,Bad_Speculation,13.41,% Slots,,,0.00,5.29,
6.592298589,S0-C4,Retiring,21.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
6.592298589,S0-C4,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.29,
6.592298589,S0-C4,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S0-C4,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.29,
6.592298589,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.29,
6.592298589,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
6.592298589,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.29,
6.592298589,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S0-C5,Frontend_Bound,43.45,% Slots,,,0.00,5.29,<==
6.592298589,S0-C5,Bad_Speculation,21.91,% Slots,,,0.00,5.29,
6.592298589,S0-C5,Bad_Speculation.Branch_Mispredicts,21.41,% Slots,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S0-C6,Frontend_Bound.Frontend_Bandwidth,46.02,% Slots,,,0.00,5.03,
6.592298589,S0-C6,Backend_Bound.Memory_Bound,23.77,% Slots,,,0.00,5.29,
6.592298589,S0-C6,Backend_Bound.Core_Bound,41.15,% Slots,,,0.00,5.29,<==
6.592298589,S0-C6,Backend_Bound,64.92,% Slots,,,0.00,5.29,
6.592298589,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.592298589,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
6.592298589,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C7,Bad_Speculation,10.44,% Slots,,,0.00,5.29,
6.592298589,S0-C7,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S0-C7,Backend_Bound,36.65,% Slots,,,0.00,5.29,
6.592298589,S0-C7,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.29,
6.592298589,S0-C7,Backend_Bound.Core_Bound,24.36,% Slots,,,0.00,5.29,<==
6.592298589,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.592298589,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S1-C0,Frontend_Bound,26.42,% Slots,,,0.00,5.28,
6.592298589,S1-C0,Backend_Bound,52.80,% Slots,,,0.00,5.28,
6.592298589,S1-C0,Retiring,9.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
6.592298589,S1-C0,Frontend_Bound.Frontend_Latency,40.41,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S1-C0,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.28,
6.592298589,S1-C0,Backend_Bound.Core_Bound,37.31,% Slots,,,0.00,5.28,
6.592298589,S1-C0,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.28,
6.592298589,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.3,
6.592298589,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.3,
6.592298589,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.592298589,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.592298589,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.66,% Clocks,,,0.00,5.04,<==
6.592298589,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C1,Frontend_Bound,36.74,% Slots,,,0.00,5.28,
6.592298589,S1-C1,Bad_Speculation,22.33,% Slots,,,0.00,5.28,
6.592298589,S1-C1,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S1-C1,Bad_Speculation.Branch_Mispredicts,21.94,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.3,
6.592298589,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
6.592298589,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C2,Frontend_Bound,24.47,% Slots,,,0.00,5.29,
6.592298589,S1-C2,Bad_Speculation,17.89,% Slots,,,0.00,5.29,
6.592298589,S1-C2,Backend_Bound,38.05,% Slots,,,0.00,5.29,
6.592298589,S1-C2,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.29,
6.592298589,S1-C2,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S1-C2,Backend_Bound.Memory_Bound,54.25,% Slots,,,0.00,5.29,
6.592298589,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.29,
6.592298589,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.592298589,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
6.592298589,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C3,Bad_Speculation,16.67,% Slots,,,0.00,5.28,
6.592298589,S1-C3,Bad_Speculation.Branch_Mispredicts,16.39,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S1-C3,Backend_Bound,26.23,% Slots,,,0.00,5.28,<==
6.592298589,S1-C3,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.28,
6.592298589,S1-C3,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.28,
6.592298589,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
6.592298589,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
6.592298589,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.69,% Clocks,,,0.00,5.04,
6.592298589,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C4,Frontend_Bound,37.49,% Slots,,,0.00,5.28,
6.592298589,S1-C4,Bad_Speculation,11.45,% Slots,,,0.00,5.28,
6.592298589,S1-C4,Backend_Bound,31.02,% Slots,,,0.00,5.28,
6.592298589,S1-C4,Retiring,38.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
6.592298589,S1-C4,Frontend_Bound.Frontend_Latency,30.01,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S1-C4,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S1-C4,Backend_Bound.Memory_Bound,15.54,% Slots,,,0.00,5.28,
6.592298589,S1-C4,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.28,
6.592298589,S1-C4,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.29,<==
6.592298589,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,0.00,5.29,
6.592298589,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.592298589,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.29,
6.592298589,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.592298589,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
6.592298589,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S1-C5,Frontend_Bound,30.32,% Slots,,,0.00,5.28,
6.592298589,S1-C5,Backend_Bound,29.01,% Slots,,,0.00,5.28,
6.592298589,S1-C5,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S1-C5,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.28,
6.592298589,S1-C5,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.28,
6.592298589,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.29,
6.592298589,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.592298589,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.592298589,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C6,Frontend_Bound,26.74,% Slots,,,0.00,5.28,
6.592298589,S1-C6,Bad_Speculation,19.77,% Slots,,,0.00,5.28,
6.592298589,S1-C6,Backend_Bound,25.52,% Slots,,,0.00,5.28,
6.592298589,S1-C6,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.28,
6.592298589,S1-C6,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S1-C6,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.28,
6.592298589,S1-C6,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.28,
6.592298589,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.86,% Clocks,,,0.00,5.29,
6.592298589,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
6.592298589,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
6.592298589,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C7,Frontend_Bound,26.67,% Slots,,,0.00,5.28,<==
6.592298589,S1-C7,Bad_Speculation,16.53,% Slots,,,0.00,5.28,
6.592298589,S1-C7,Backend_Bound,21.21,% Slots,,,0.00,5.28,
6.592298589,S1-C7,Bad_Speculation.Branch_Mispredicts,16.32,% Slots,,br_misp_retired.all_branches,0.00,5.28,
6.592298589,S1-C7,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.28,
6.592298589,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
6.592298589,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
6.592298589,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
13.705014431,S0-C0,Frontend_Bound,30.00,% Slots,,,0.00,5.23,
13.705014431,S0-C0,Backend_Bound,33.08,% Slots,,,0.00,5.23,<==
13.705014431,S0-C0,Retiring,22.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
13.705014431,S0-C0,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.23,
13.705014431,S0-C0,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.23,
13.705014431,S0-C0,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.23,
13.705014431,S0-C0,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.23,
13.705014431,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.21,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.05,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
13.705014431,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.04,% Clocks,,,0.00,5.23,
13.705014431,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C1,Frontend_Bound,29.86,% Slots,,,0.00,5.23,
13.705014431,S0-C1,Backend_Bound,27.61,% Slots,,,0.00,5.23,
13.705014431,S0-C1,Frontend_Bound.Frontend_Latency,16.87,% Slots,,rs_events.empty_end,0.00,5.23,<==
13.705014431,S0-C1,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.23,
13.705014431,S0-C1,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.23,
13.705014431,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.29,
13.705014431,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C2,Backend_Bound,56.20,% Slots,,,0.00,5.23,
13.705014431,S0-C2,Retiring,37.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C2,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.23,
13.705014431,S0-C2,Backend_Bound.Core_Bound,31.54,% Slots,,,0.00,5.23,<==
13.705014431,S0-C2,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
13.705014431,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C3,Frontend_Bound,22.86,% Slots,,,0.00,5.23,
13.705014431,S0-C3,Backend_Bound,56.53,% Slots,,,0.00,5.23,
13.705014431,S0-C3,Retiring,19.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C3,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.23,
13.705014431,S0-C3,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.23,
13.705014431,S0-C3,Backend_Bound.Core_Bound,34.16,% Slots,,,0.00,5.23,<==
13.705014431,S0-C3,Retiring.Microcode_Sequencer,10.89,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.29,
13.705014431,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.21,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C4,Frontend_Bound,36.87,% Slots,,,0.00,5.23,<==
13.705014431,S0-C4,Backend_Bound,20.64,% Slots,,,0.00,5.23,
13.705014431,S0-C4,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C4,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.17,% Slots,,,0.00,5.23,
13.705014431,S0-C4,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.23,
13.705014431,S0-C4,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.29,
13.705014431,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.32,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.52,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
13.705014431,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C5,Frontend_Bound,25.99,% Slots,,,0.00,5.23,
13.705014431,S0-C5,Backend_Bound,39.85,% Slots,,,0.00,5.23,
13.705014431,S0-C5,Retiring,23.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C5,Frontend_Bound.Frontend_Latency,16.52,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.08,% Slots,,,0.00,5.23,
13.705014431,S0-C5,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.23,
13.705014431,S0-C5,Backend_Bound.Core_Bound,24.10,% Slots,,,0.00,5.23,<==
13.705014431,S0-C5,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.29,
13.705014431,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.79,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.45,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C6,Backend_Bound,73.93,% Slots,,,0.00,5.23,
13.705014431,S0-C6,Retiring,20.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C6,Backend_Bound.Memory_Bound,34.12,% Slots,,,0.00,5.23,
13.705014431,S0-C6,Backend_Bound.Core_Bound,39.81,% Slots,,,0.00,5.23,
13.705014431,S0-C6,Retiring.Microcode_Sequencer,10.57,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.56,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.13,% Clocks,,,0.00,5.23,<==
13.705014431,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C7,Frontend_Bound,30.28,% Slots,,,0.00,5.23,
13.705014431,S0-C7,Backend_Bound,43.87,% Slots,,,0.00,5.23,<==
13.705014431,S0-C7,Retiring,32.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S0-C7,Frontend_Bound.Frontend_Latency,17.03,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.17,% Slots,,,0.00,5.23,
13.705014431,S0-C7,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.23,
13.705014431,S0-C7,Backend_Bound.Core_Bound,24.28,% Slots,,,0.00,5.23,
13.705014431,S0-C7,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.29,
13.705014431,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.20,% Core_Clocks,,,0.00,5.23,
13.705014431,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
13.705014431,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C0,Frontend_Bound,24.10,% Slots,,,0.00,5.23,
13.705014431,S1-C0,Bad_Speculation,13.90,% Slots,,,0.00,5.23,
13.705014431,S1-C0,Backend_Bound,24.03,% Slots,,,0.00,5.23,
13.705014431,S1-C0,Retiring,34.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S1-C0,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.78,% Slots,,,0.00,5.23,
13.705014431,S1-C0,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.23,
13.705014431,S1-C0,Backend_Bound.Memory_Bound,22.33,% Slots,,,0.00,5.23,
13.705014431,S1-C0,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.29,<==
13.705014431,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.29,
13.705014431,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C1,Frontend_Bound,25.32,% Slots,,,0.00,5.23,
13.705014431,S1-C1,Backend_Bound,34.92,% Slots,,,0.00,5.23,
13.705014431,S1-C1,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S1-C1,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.23,
13.705014431,S1-C1,Backend_Bound.Core_Bound,10.84,% Slots,,,0.00,5.23,
13.705014431,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.29,
13.705014431,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
13.705014431,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
13.705014431,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C2,Frontend_Bound,22.26,% Slots,,,0.00,5.23,
13.705014431,S1-C2,Bad_Speculation,13.18,% Slots,,,0.00,5.23,
13.705014431,S1-C2,Backend_Bound,22.02,% Slots,,,0.00,5.23,
13.705014431,S1-C2,Retiring,29.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
13.705014431,S1-C2,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.23,
13.705014431,S1-C2,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.23,
13.705014431,S1-C2,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.29,<==
13.705014431,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C3,Frontend_Bound,29.70,% Slots,,,0.00,5.29,
13.705014431,S1-C3,Backend_Bound,32.54,% Slots,,,0.00,5.29,
13.705014431,S1-C3,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
13.705014431,S1-C3,Frontend_Bound.Frontend_Latency,20.29,% Slots,,rs_events.empty_end,0.00,5.24,
13.705014431,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.29,
13.705014431,S1-C3,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.23,
13.705014431,S1-C3,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.23,
13.705014431,S1-C3,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.23,
13.705014431,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.29,
13.705014431,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.96,% Core_Clocks,,,0.00,5.23,
13.705014431,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.87,% Core_Clocks,,,0.00,5.23,
13.705014431,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
13.705014431,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
13.705014431,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C4,Frontend_Bound,20.34,% Slots,,,0.00,5.29,
13.705014431,S1-C4,Bad_Speculation,12.93,% Slots,,,0.00,5.29,
13.705014431,S1-C4,Backend_Bound,33.25,% Slots,,,0.00,5.29,
13.705014431,S1-C4,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.23,
13.705014431,S1-C4,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.23,
13.705014431,S1-C4,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.23,
13.705014431,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
13.705014431,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C5,Frontend_Bound,22.68,% Slots,,,0.00,5.29,
13.705014431,S1-C5,Bad_Speculation,16.05,% Slots,,,0.00,5.29,
13.705014431,S1-C5,Backend_Bound,28.70,% Slots,,,0.00,5.29,
13.705014431,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.41,% Slots,,,0.00,5.29,
13.705014431,S1-C5,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.23,
13.705014431,S1-C5,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.23,<==
13.705014431,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.11,% Core_Clocks,,,0.00,5.23,
13.705014431,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.16,% Core_Clocks,,,0.00,5.23,
13.705014431,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C6,Frontend_Bound,24.46,% Slots,,,0.00,5.29,
13.705014431,S1-C6,Backend_Bound,46.85,% Slots,,,0.00,5.29,<==
13.705014431,S1-C6,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
13.705014431,S1-C6,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S1-C6,Backend_Bound.Memory_Bound,23.97,% Slots,,,0.00,5.23,
13.705014431,S1-C6,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.23,
13.705014431,S1-C6,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.23,
13.705014431,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.29,
13.705014431,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C7,Frontend_Bound,28.39,% Slots,,,0.00,5.29,<==
13.705014431,S1-C7,Bad_Speculation,11.68,% Slots,,,0.00,5.29,
13.705014431,S1-C7,Backend_Bound,27.29,% Slots,,,0.00,5.29,
13.705014431,S1-C7,Retiring,26.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
13.705014431,S1-C7,Frontend_Bound.Frontend_Latency,17.41,% Slots,,rs_events.empty_end,0.00,5.23,
13.705014431,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.12,% Slots,,,0.00,5.29,
13.705014431,S1-C7,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.23,
13.705014431,S1-C7,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.23,
13.705014431,S1-C7,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.23,
13.705014431,S1-C7,Retiring.Microcode_Sequencer,2.87,% Slots,,idq.ms_uops,0.00,5.23,
13.705014431,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.29,
13.705014431,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
13.705014431,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.29,
13.705014431,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.31,% Core_Clocks,,,0.00,5.23,
13.705014431,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
13.705014431,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
13.705014431,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
13.705014431,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
15.205661907,S0-C0,Backend_Bound,78.76,% Slots,,,0.00,5.33,
15.205661907,S0-C0,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
15.205661907,S0-C0,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.33,
15.205661907,S0-C0,Backend_Bound.Core_Bound,60.63,% Slots,,,0.00,5.33,
15.205661907,S0-C0,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.33,
15.205661907,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.91,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,10.16,
15.205661907,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.80,% Clocks,,,0.00,5.33,<==
15.205661907,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C1,Frontend_Bound,36.46,% Slots,,,0.00,5.34,<==
15.205661907,S0-C1,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.34,
15.205661907,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.34,
15.205661907,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.23,
15.205661907,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.205661907,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.10,% Core_Clocks,,,0.00,5.33,
15.205661907,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C2,Backend_Bound,74.39,% Slots,,,0.00,5.34,
15.205661907,S0-C2,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C2,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.34,
15.205661907,S0-C2,Backend_Bound.Core_Bound,56.10,% Slots,,,0.00,5.34,
15.205661907,S0-C2,Retiring.Microcode_Sequencer,10.52,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.55,% Clocks,,idq.ms_switches,0.00,5.17,
15.205661907,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.77,% Clocks,,,0.00,5.33,<==
15.205661907,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C3,Frontend_Bound,33.57,% Slots,,,0.00,5.33,
15.205661907,S0-C3,Backend_Bound,42.92,% Slots,,,0.00,5.33,
15.205661907,S0-C3,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C3,Frontend_Bound.Frontend_Latency,29.83,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S0-C3,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.33,
15.205661907,S0-C3,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.33,
15.205661907,S0-C3,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.23,
15.205661907,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.205661907,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
15.205661907,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C4,Backend_Bound,66.27,% Slots,,,0.00,5.33,
15.205661907,S0-C4,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C4,Backend_Bound.Memory_Bound,25.74,% Slots,,,0.00,5.33,
15.205661907,S0-C4,Backend_Bound.Core_Bound,40.53,% Slots,,,0.00,5.33,
15.205661907,S0-C4,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.41,% Clocks,,,0.00,5.33,<==
15.205661907,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C5,Frontend_Bound,37.01,% Slots,,,0.00,5.34,
15.205661907,S0-C5,Backend_Bound,38.30,% Slots,,,0.00,5.34,<==
15.205661907,S0-C5,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C5,Frontend_Bound.Frontend_Latency,31.83,% Slots,,rs_events.empty_end,0.00,5.34,
15.205661907,S0-C5,Backend_Bound.Memory_Bound,16.91,% Slots,,,0.00,5.34,
15.205661907,S0-C5,Backend_Bound.Core_Bound,21.39,% Slots,,,0.00,5.34,
15.205661907,S0-C5,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.24,
15.205661907,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.38,% Clocks,,,0.00,5.33,
15.205661907,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C6,Frontend_Bound,39.46,% Slots,,,0.00,5.33,
15.205661907,S0-C6,Backend_Bound,26.51,% Slots,,,0.00,5.33,
15.205661907,S0-C6,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C6,Frontend_Bound.Frontend_Latency,33.72,% Slots,,rs_events.empty_end,0.00,5.33,<==
15.205661907,S0-C6,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.24,
15.205661907,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
15.205661907,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.19,
15.205661907,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
15.205661907,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
15.205661907,S0-C7,Frontend_Bound,33.96,% Slots,,,0.00,5.33,
15.205661907,S0-C7,Backend_Bound,43.46,% Slots,,,0.00,5.33,
15.205661907,S0-C7,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S0-C7,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S0-C7,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.33,<==
15.205661907,S0-C7,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.33,
15.205661907,S0-C7,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.24,
15.205661907,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
15.205661907,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.19,
15.205661907,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C0,Frontend_Bound,33.71,% Slots,,,0.00,5.34,
15.205661907,S1-C0,Backend_Bound,44.54,% Slots,,,0.00,5.34,
15.205661907,S1-C0,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C0,Frontend_Bound.Frontend_Latency,66.69,% Slots,,rs_events.empty_end,0.00,5.34,
15.205661907,S1-C0,Backend_Bound.Memory_Bound,37.08,% Slots,,,0.00,5.34,
15.205661907,S1-C0,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.24,
15.205661907,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
15.205661907,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
15.205661907,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C1,Frontend_Bound,25.89,% Slots,,,0.00,5.34,
15.205661907,S1-C1,Backend_Bound,41.68,% Slots,,,0.00,5.34,
15.205661907,S1-C1,Retiring,15.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C1,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.34,
15.205661907,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.34,
15.205661907,S1-C1,Backend_Bound.Memory_Bound,27.29,% Slots,,,0.00,5.34,<==
15.205661907,S1-C1,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.34,
15.205661907,S1-C1,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
15.205661907,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.18,
15.205661907,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.27,% Core_Clocks,,,0.00,5.33,
15.205661907,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
15.205661907,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
15.205661907,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.44,% Clocks,,,0.00,5.32,
15.205661907,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C2,Frontend_Bound,30.55,% Slots,,,0.00,5.34,
15.205661907,S1-C2,Backend_Bound,43.56,% Slots,,,0.00,5.34,
15.205661907,S1-C2,Retiring,14.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C2,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.34,
15.205661907,S1-C2,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.34,
15.205661907,S1-C2,Backend_Bound.Core_Bound,28.47,% Slots,,,0.00,5.34,<==
15.205661907,S1-C2,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.24,
15.205661907,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
15.205661907,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.54,% Clocks,,idq.ms_switches,0.00,5.19,
15.205661907,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
15.205661907,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
15.205661907,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C3,Frontend_Bound,34.56,% Slots,,,0.00,5.33,
15.205661907,S1-C3,Backend_Bound,41.75,% Slots,,,0.00,5.33,
15.205661907,S1-C3,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C3,Frontend_Bound.Frontend_Latency,74.78,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S1-C3,Backend_Bound.Memory_Bound,44.04,% Slots,,,0.00,5.33,<==
15.205661907,S1-C3,Retiring.Microcode_Sequencer,14.92,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.25,
15.205661907,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
15.205661907,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.19,
15.205661907,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
15.205661907,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C4,Frontend_Bound,36.49,% Slots,,,0.00,5.34,
15.205661907,S1-C4,Backend_Bound,40.16,% Slots,,,0.00,5.34,
15.205661907,S1-C4,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C4,Frontend_Bound.Frontend_Latency,33.93,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,,,0.00,5.34,
15.205661907,S1-C4,Backend_Bound.Memory_Bound,25.27,% Slots,,,0.00,5.33,
15.205661907,S1-C4,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.33,
15.205661907,S1-C4,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.25,
15.205661907,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
15.205661907,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.19,
15.205661907,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.33,
15.205661907,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
15.205661907,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
15.205661907,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
15.205661907,S1-C5,Frontend_Bound,35.28,% Slots,,,0.00,5.34,
15.205661907,S1-C5,Backend_Bound,41.08,% Slots,,,0.00,5.34,
15.205661907,S1-C5,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C5,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S1-C5,Backend_Bound.Memory_Bound,27.27,% Slots,,,0.00,5.33,<==
15.205661907,S1-C5,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.33,
15.205661907,S1-C5,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.25,
15.205661907,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
15.205661907,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.2,
15.205661907,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
15.205661907,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.14,% Clocks,,,0.00,5.33,
15.205661907,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C6,Frontend_Bound,36.03,% Slots,,,0.00,5.33,
15.205661907,S1-C6,Backend_Bound,40.40,% Slots,,,0.00,5.33,
15.205661907,S1-C6,Retiring,38.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
15.205661907,S1-C6,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S1-C6,Backend_Bound.Memory_Bound,23.05,% Slots,,,0.00,5.33,
15.205661907,S1-C6,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.33,
15.205661907,S1-C6,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.07,
15.205661907,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.25,
15.205661907,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
15.205661907,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.2,
15.205661907,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
15.205661907,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.86,% Clocks,,,0.00,5.33,
15.205661907,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C7,Frontend_Bound,34.58,% Slots,,,0.00,5.34,
15.205661907,S1-C7,Backend_Bound,41.08,% Slots,,,0.00,5.34,
15.205661907,S1-C7,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
15.205661907,S1-C7,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.33,
15.205661907,S1-C7,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.33,
15.205661907,S1-C7,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.33,
15.205661907,S1-C7,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.09,
15.205661907,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.26,
15.205661907,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
15.205661907,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.2,
15.205661907,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
15.205661907,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
15.205661907,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.33,
15.205661907,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
15.205661907,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.205661907,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
15.205661907,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
16.713383363,S0-C0,Frontend_Bound,32.21,% Slots,,,0.00,5.02,
16.713383363,S0-C0,Backend_Bound,39.39,% Slots,,,0.00,5.02,
16.713383363,S0-C0,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C0,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S0-C0,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.02,
16.713383363,S0-C0,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.02,<==
16.713383363,S0-C0,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
16.713383363,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.75,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
16.713383363,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.96,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.6,
16.713383363,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C1,Frontend_Bound,35.56,% Slots,,,0.00,5.02,<==
16.713383363,S0-C1,Backend_Bound,10.43,% Slots,,,0.00,5.02,
16.713383363,S0-C1,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.60,% Slots,,,0.00,5.02,
16.713383363,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.03,
16.713383363,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
16.713383363,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.21,% Core_Clocks,,,0.00,5.3,
16.713383363,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C2,Frontend_Bound,23.71,% Slots,,,0.00,5.02,
16.713383363,S0-C2,Backend_Bound,54.91,% Slots,,,0.00,5.02,<==
16.713383363,S0-C2,Retiring,42.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C2,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.23,% Slots,,,0.00,5.02,
16.713383363,S0-C2,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.04,
16.713383363,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
16.713383363,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.17,% Clocks,,idq.ms_switches,0.00,5.04,
16.713383363,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.62,% Core_Clocks,,,0.00,5.3,
16.713383363,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C3,Frontend_Bound,29.71,% Slots,,,0.00,5.02,
16.713383363,S0-C3,Backend_Bound,50.31,% Slots,,,0.00,5.02,
16.713383363,S0-C3,Retiring,21.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C3,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S0-C3,Backend_Bound.Memory_Bound,29.32,% Slots,,,0.00,5.02,<==
16.713383363,S0-C3,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.02,
16.713383363,S0-C3,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.03,
16.713383363,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
16.713383363,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C4,Backend_Bound,70.54,% Slots,,,0.00,5.02,<==
16.713383363,S0-C4,Retiring,33.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C4,Backend_Bound.Memory_Bound,36.38,% Slots,,,0.00,5.02,
16.713383363,S0-C4,Backend_Bound.Core_Bound,34.16,% Slots,,,0.00,5.02,
16.713383363,S0-C4,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C5,Backend_Bound,79.00,% Slots,,,0.00,5.02,
16.713383363,S0-C5,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C5,Backend_Bound.Memory_Bound,18.25,% Slots,,,0.00,5.02,
16.713383363,S0-C5,Backend_Bound.Core_Bound,60.75,% Slots,,,0.00,5.02,
16.713383363,S0-C5,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.97,% Clocks,,idq.ms_switches,0.00,5.04,
16.713383363,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.14,% Clocks,,,0.00,5.31,<==
16.713383363,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C6,Frontend_Bound,42.37,% Slots,,,0.00,5.02,
16.713383363,S0-C6,Backend_Bound,31.82,% Slots,,,0.00,5.02,
16.713383363,S0-C6,Retiring,31.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S0-C6,Frontend_Bound.Frontend_Latency,52.67,% Slots,,rs_events.empty_end,0.00,5.02,<==
16.713383363,S0-C6,Backend_Bound.Core_Bound,22.59,% Slots,,,0.00,5.02,
16.713383363,S0-C6,Retiring.Microcode_Sequencer,17.81,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.03,
16.713383363,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
16.713383363,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.31,
16.713383363,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C7,Backend_Bound,78.37,% Slots,,,0.00,5.02,
16.713383363,S0-C7,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.02,
16.713383363,S0-C7,Backend_Bound.Core_Bound,53.47,% Slots,,,0.00,5.02,<==
16.713383363,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C0,Bad_Speculation,11.85,% Slots,,,0.00,5.01,
16.713383363,S1-C0,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.01,
16.713383363,S1-C0,Backend_Bound,39.74,% Slots,,,0.00,5.01,
16.713383363,S1-C0,Backend_Bound.Memory_Bound,50.17,% Slots,,,0.00,5.01,<==
16.713383363,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,16.18,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.58,
16.713383363,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
16.713383363,S1-C1,Frontend_Bound,23.26,% Slots,,,0.00,5.02,
16.713383363,S1-C1,Backend_Bound,34.06,% Slots,,,0.00,5.02,
16.713383363,S1-C1,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
16.713383363,S1-C1,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S1-C1,Backend_Bound.Memory_Bound,36.80,% Slots,,,0.00,5.02,
16.713383363,S1-C1,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.02,
16.713383363,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C2,Frontend_Bound,31.26,% Slots,,,0.00,5.01,
16.713383363,S1-C2,Backend_Bound,33.28,% Slots,,,0.00,5.01,<==
16.713383363,S1-C2,Retiring,24.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.01,
16.713383363,S1-C2,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.01,
16.713383363,S1-C2,Backend_Bound.Memory_Bound,15.47,% Slots,,,0.00,5.01,
16.713383363,S1-C2,Backend_Bound.Core_Bound,17.81,% Slots,,,0.00,5.01,
16.713383363,S1-C2,Retiring.Microcode_Sequencer,10.52,% Slots,,idq.ms_uops,0.00,5.01,
16.713383363,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.03,
16.713383363,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
16.713383363,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
16.713383363,S1-C3,Frontend_Bound,36.90,% Slots,,,0.00,5.02,
16.713383363,S1-C3,Backend_Bound,40.55,% Slots,,,0.00,5.02,
16.713383363,S1-C3,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
16.713383363,S1-C3,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.93,% Slots,,,0.00,5.02,
16.713383363,S1-C3,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.02,
16.713383363,S1-C3,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.02,
16.713383363,S1-C3,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.29,
16.713383363,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.03,
16.713383363,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.3,
16.713383363,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C4,Frontend_Bound,36.64,% Slots,,,0.00,5.02,
16.713383363,S1-C4,Backend_Bound,39.40,% Slots,,,0.00,5.02,
16.713383363,S1-C4,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
16.713383363,S1-C4,Frontend_Bound.Frontend_Latency,34.66,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S1-C4,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.02,
16.713383363,S1-C4,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.02,
16.713383363,S1-C4,Retiring.Microcode_Sequencer,14.80,% Slots,,idq.ms_uops,0.00,5.29,
16.713383363,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.03,
16.713383363,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.713383363,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C5,Frontend_Bound,34.19,% Slots,,,0.00,5.02,
16.713383363,S1-C5,Backend_Bound,41.68,% Slots,,,0.00,5.02,
16.713383363,S1-C5,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
16.713383363,S1-C5,Frontend_Bound.Frontend_Latency,32.70,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S1-C5,Backend_Bound.Memory_Bound,28.30,% Slots,,,0.00,5.02,
16.713383363,S1-C5,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.02,
16.713383363,S1-C5,Retiring.Microcode_Sequencer,15.57,% Slots,,idq.ms_uops,0.00,5.29,
16.713383363,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.03,
16.713383363,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
16.713383363,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C6,Frontend_Bound,36.88,% Slots,,,0.00,5.02,
16.713383363,S1-C6,Backend_Bound,39.51,% Slots,,,0.00,5.02,
16.713383363,S1-C6,Retiring,19.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
16.713383363,S1-C6,Frontend_Bound.Frontend_Latency,26.26,% Slots,,rs_events.empty_end,0.00,5.02,
16.713383363,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.02,
16.713383363,S1-C6,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.02,
16.713383363,S1-C6,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.02,
16.713383363,S1-C6,Retiring.Microcode_Sequencer,15.09,% Slots,,idq.ms_uops,0.00,5.29,
16.713383363,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.03,
16.713383363,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.11,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.89,% Core_Clocks,,,0.00,5.3,
16.713383363,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
16.713383363,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C7,Frontend_Bound,34.81,% Slots,,,0.00,5.01,
16.713383363,S1-C7,Backend_Bound,41.30,% Slots,,,0.00,5.01,
16.713383363,S1-C7,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
16.713383363,S1-C7,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,0.00,5.01,
16.713383363,S1-C7,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.01,
16.713383363,S1-C7,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.01,
16.713383363,S1-C7,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.25,
16.713383363,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.03,
16.713383363,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
16.713383363,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.03,
16.713383363,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
16.713383363,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
16.713383363,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
16.713383363,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
16.713383363,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
16.713383363,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
16.713383363,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
18.220390766,S0-C0,Frontend_Bound,37.58,% Slots,,,0.00,5.3,
18.220390766,S0-C0,Backend_Bound,31.39,% Slots,,,0.00,5.3,
18.220390766,S0-C0,Retiring,11.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
18.220390766,S0-C0,Frontend_Bound.Frontend_Bandwidth,30.73,% Slots,,,0.00,5.04,
18.220390766,S0-C0,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.3,
18.220390766,S0-C0,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.3,
18.220390766,S0-C0,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.3,
18.220390766,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.85,% Core_Clocks,,,0.00,5.29,<==
18.220390766,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
18.220390766,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.63,
18.220390766,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.94,% Clocks,,,0.00,5.05,
18.220390766,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C1,Frontend_Bound,35.75,% Slots,,,0.00,5.31,<==
18.220390766,S0-C1,Backend_Bound,10.46,% Slots,,,0.00,5.31,
18.220390766,S0-C1,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.98,% Slots,,,0.00,5.04,
18.220390766,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.31,
18.220390766,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.34,% Core_Clocks,,,0.00,5.31,
18.220390766,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C2,Frontend_Bound,38.84,% Slots,,,0.00,5.31,
18.220390766,S0-C2,Backend_Bound,28.94,% Slots,,,0.00,5.31,
18.220390766,S0-C2,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C2,Frontend_Bound.Frontend_Latency,15.38,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S0-C2,Frontend_Bound.Frontend_Bandwidth,27.18,% Slots,,,0.00,5.03,
18.220390766,S0-C2,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.3,
18.220390766,S0-C2,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.3,
18.220390766,S0-C2,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.32,
18.220390766,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.32,
18.220390766,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.34,% Core_Clocks,,,0.00,5.31,<==
18.220390766,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
18.220390766,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.01,% Clocks,,,0.00,5.05,
18.220390766,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
18.220390766,S0-C3,Frontend_Bound,40.27,% Slots,,,0.00,5.31,
18.220390766,S0-C3,Backend_Bound,33.66,% Slots,,,0.00,5.31,
18.220390766,S0-C3,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C3,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.31,<==
18.220390766,S0-C3,Backend_Bound.Memory_Bound,19.58,% Slots,,,0.00,5.31,
18.220390766,S0-C3,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.31,
18.220390766,S0-C3,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.85,% Clocks,,,0.00,5.31,
18.220390766,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.71,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
18.220390766,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.85,% Clocks,,,0.00,5.05,
18.220390766,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C4,Frontend_Bound,30.64,% Slots,,,0.00,5.31,<==
18.220390766,S0-C4,Backend_Bound,30.11,% Slots,,,0.00,5.31,
18.220390766,S0-C4,Retiring,22.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C4,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.31,
18.220390766,S0-C4,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.22,% Clocks,,,0.00,5.05,
18.220390766,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C5,Frontend_Bound,26.53,% Slots,,,0.00,5.31,
18.220390766,S0-C5,Backend_Bound,52.45,% Slots,,,0.00,5.31,
18.220390766,S0-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C5,Frontend_Bound.Frontend_Latency,31.73,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S0-C5,Backend_Bound.Memory_Bound,32.55,% Slots,,,0.00,5.31,
18.220390766,S0-C5,Backend_Bound.Core_Bound,19.90,% Slots,,,0.00,5.31,
18.220390766,S0-C5,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.31,
18.220390766,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C6,Frontend_Bound,31.20,% Slots,,,0.00,5.31,
18.220390766,S0-C6,Backend_Bound,45.19,% Slots,,,0.00,5.31,
18.220390766,S0-C6,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C6,Frontend_Bound.Frontend_Latency,35.57,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S0-C6,Backend_Bound.Memory_Bound,26.76,% Slots,,,0.00,5.31,
18.220390766,S0-C6,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.31,
18.220390766,S0-C6,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.31,
18.220390766,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.70,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
18.220390766,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.59,% Clocks,,,0.00,5.04,
18.220390766,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C7,Frontend_Bound,36.14,% Slots,,,0.00,5.31,
18.220390766,S0-C7,Backend_Bound,39.81,% Slots,,,0.00,5.31,
18.220390766,S0-C7,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S0-C7,Frontend_Bound.Frontend_Latency,40.81,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S0-C7,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.31,
18.220390766,S0-C7,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.31,
18.220390766,S0-C7,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.31,
18.220390766,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
18.220390766,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
18.220390766,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.82,% Clocks,,,0.00,5.05,
18.220390766,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C0,Bad_Speculation,10.90,% Slots,,,0.00,5.31,
18.220390766,S1-C0,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S1-C0,Backend_Bound,51.30,% Slots,,,0.00,5.31,
18.220390766,S1-C0,Backend_Bound.Memory_Bound,21.01,% Slots,,,0.00,5.31,
18.220390766,S1-C0,Backend_Bound.Core_Bound,30.29,% Slots,,,0.00,5.31,
18.220390766,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.49,% Clocks,,,0.00,5.05,<==
18.220390766,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C1,Frontend_Bound.Frontend_Bandwidth,32.81,% Slots,,,0.00,5.04,
18.220390766,S1-C1,Retiring.Microcode_Sequencer,9.66,% Slots,,idq.ms_uops,0.00,5.3,<==
18.220390766,S1-C1,Backend_Bound,47.72,% Slots,,,0.00,5.31,
18.220390766,S1-C1,Retiring,53.81,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.3,
18.220390766,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.78,% Core_Clocks,,,0.00,5.3,
18.220390766,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C2,Backend_Bound,72.07,% Slots,,,0.00,5.31,
18.220390766,S1-C2,Retiring,52.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C2,Backend_Bound.Memory_Bound,28.48,% Slots,,,0.00,5.31,
18.220390766,S1-C2,Backend_Bound.Core_Bound,43.59,% Slots,,,0.00,5.31,
18.220390766,S1-C2,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.50,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
18.220390766,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.62,% Clocks,,,0.00,5.05,<==
18.220390766,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C3,Frontend_Bound,37.71,% Slots,,,0.00,5.31,
18.220390766,S1-C3,Backend_Bound,39.24,% Slots,,,0.00,5.31,
18.220390766,S1-C3,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C3,Frontend_Bound.Frontend_Latency,29.44,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S1-C3,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.31,
18.220390766,S1-C3,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.31,
18.220390766,S1-C3,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.31,
18.220390766,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C4,Frontend_Bound,36.13,% Slots,,,0.00,5.3,
18.220390766,S1-C4,Backend_Bound,40.56,% Slots,,,0.00,5.3,
18.220390766,S1-C4,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C4,Frontend_Bound.Frontend_Latency,32.86,% Slots,,rs_events.empty_end,0.00,5.3,
18.220390766,S1-C4,Backend_Bound.Memory_Bound,29.92,% Slots,,,0.00,5.3,
18.220390766,S1-C4,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.3,
18.220390766,S1-C4,Retiring.Microcode_Sequencer,13.69,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.31,
18.220390766,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C5,Frontend_Bound,33.67,% Slots,,,0.00,5.3,
18.220390766,S1-C5,Backend_Bound,42.25,% Slots,,,0.00,5.3,
18.220390766,S1-C5,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C5,Frontend_Bound.Frontend_Latency,37.31,% Slots,,rs_events.empty_end,0.00,5.3,
18.220390766,S1-C5,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.3,
18.220390766,S1-C5,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.3,
18.220390766,S1-C5,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.31,
18.220390766,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
18.220390766,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.05,
18.220390766,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C6,Frontend_Bound,36.88,% Slots,,,0.00,5.31,
18.220390766,S1-C6,Backend_Bound,39.22,% Slots,,,0.00,5.31,
18.220390766,S1-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C6,Frontend_Bound.Frontend_Latency,40.55,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S1-C6,Backend_Bound.Memory_Bound,30.20,% Slots,,,0.00,5.31,
18.220390766,S1-C6,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.17,% Clocks,,,0.00,5.31,
18.220390766,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
18.220390766,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.74,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C7,Frontend_Bound,34.33,% Slots,,,0.00,5.31,
18.220390766,S1-C7,Backend_Bound,41.35,% Slots,,,0.00,5.31,
18.220390766,S1-C7,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
18.220390766,S1-C7,Frontend_Bound.Frontend_Latency,29.93,% Slots,,rs_events.empty_end,0.00,5.31,
18.220390766,S1-C7,Backend_Bound.Memory_Bound,28.87,% Slots,,,0.00,5.31,
18.220390766,S1-C7,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.31,
18.220390766,S1-C7,Retiring.Microcode_Sequencer,15.87,% Slots,,idq.ms_uops,0.00,5.31,
18.220390766,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.31,
18.220390766,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
18.220390766,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.31,
18.220390766,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
18.220390766,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.220390766,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
18.220390766,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
18.220390766,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C0,Frontend_Bound,32.74,% Slots,,,0.00,5.19,
19.72859768,S0-C0,Backend_Bound,41.35,% Slots,,,0.00,5.19,
19.72859768,S0-C0,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C0,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.48,% Slots,,,0.00,5.22,
19.72859768,S0-C0,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.04,
19.72859768,S0-C0,Backend_Bound.Core_Bound,25.95,% Slots,,,0.00,5.04,
19.72859768,S0-C0,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.72859768,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.95,% Clocks,,idq.ms_switches,0.00,5.29,
19.72859768,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.54,% Core_Clocks,,,0.00,5.3,
19.72859768,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
19.72859768,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.72859768,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.61,% Clocks,,,0.00,5.03,<==
19.72859768,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
19.72859768,S0-C1,Frontend_Bound,34.24,% Slots,,,0.00,5.19,
19.72859768,S0-C1,Backend_Bound,17.86,% Slots,,,0.00,5.19,
19.72859768,S0-C1,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.04,<==
19.72859768,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.22,
19.72859768,S0-C1,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.04,
19.72859768,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.3,
19.72859768,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.69,% Core_Clocks,,,0.00,5.3,
19.72859768,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C2,Frontend_Bound,23.12,% Slots,,,0.00,5.19,
19.72859768,S0-C2,Backend_Bound,60.08,% Slots,,,0.00,5.19,
19.72859768,S0-C2,Retiring,19.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C2,Frontend_Bound.Frontend_Latency,16.38,% Slots,,rs_events.empty_end,0.00,5.05,
19.72859768,S0-C2,Backend_Bound.Memory_Bound,27.37,% Slots,,,0.00,5.04,
19.72859768,S0-C2,Backend_Bound.Core_Bound,32.71,% Slots,,,0.00,5.04,<==
19.72859768,S0-C2,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.17,% Clocks,,idq.ms_switches,0.00,5.31,
19.72859768,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
19.72859768,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C3,Frontend_Bound,35.91,% Slots,,,0.00,5.19,
19.72859768,S0-C3,Backend_Bound,38.07,% Slots,,,0.00,5.19,
19.72859768,S0-C3,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
19.72859768,S0-C3,Frontend_Bound.Frontend_Latency,33.65,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S0-C3,Backend_Bound.Memory_Bound,28.50,% Slots,,,0.00,5.04,<==
19.72859768,S0-C3,Retiring.Microcode_Sequencer,15.07,% Slots,,idq.ms_uops,0.00,5.31,
19.72859768,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.3,
19.72859768,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
19.72859768,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C4,Frontend_Bound,49.97,% Slots,,,0.00,5.2,<==
19.72859768,S0-C4,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C4,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C5,Frontend_Bound,35.34,% Slots,,,0.00,5.2,
19.72859768,S0-C5,Backend_Bound,38.27,% Slots,,,0.00,5.2,
19.72859768,S0-C5,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C5,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S0-C5,Backend_Bound.Memory_Bound,22.31,% Slots,,,0.00,5.04,
19.72859768,S0-C5,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.04,
19.72859768,S0-C5,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.3,
19.72859768,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.98,% Clocks,,,0.00,5.04,
19.72859768,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C6,Frontend_Bound,39.45,% Slots,,,0.00,5.2,
19.72859768,S0-C6,Backend_Bound,34.95,% Slots,,,0.00,5.2,
19.72859768,S0-C6,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C6,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.04,<==
19.72859768,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.80,% Slots,,,0.00,5.23,
19.72859768,S0-C6,Backend_Bound.Memory_Bound,24.70,% Slots,,,0.00,5.04,
19.72859768,S0-C6,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.04,
19.72859768,S0-C6,Retiring.Microcode_Sequencer,15.38,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.3,
19.72859768,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
19.72859768,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.42,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.45,% Core_Clocks,,,0.00,5.3,
19.72859768,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
19.72859768,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C7,Frontend_Bound,35.27,% Slots,,,0.00,5.2,
19.72859768,S0-C7,Backend_Bound,39.75,% Slots,,,0.00,5.2,
19.72859768,S0-C7,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S0-C7,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S0-C7,Backend_Bound.Memory_Bound,22.71,% Slots,,,0.00,5.04,<==
19.72859768,S0-C7,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.04,
19.72859768,S0-C7,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.3,
19.72859768,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
19.72859768,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
19.72859768,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C0,Frontend_Bound,36.31,% Slots,,,0.00,5.21,
19.72859768,S1-C0,Backend_Bound,38.45,% Slots,,,0.00,5.21,
19.72859768,S1-C0,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C0,Frontend_Bound.Frontend_Latency,34.60,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S1-C0,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.04,
19.72859768,S1-C0,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.04,
19.72859768,S1-C0,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.3,
19.72859768,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C1,Backend_Bound,74.17,% Slots,,,0.00,5.22,
19.72859768,S1-C1,Retiring,39.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C1,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.04,
19.72859768,S1-C1,Backend_Bound.Core_Bound,50.19,% Slots,,,0.00,5.04,<==
19.72859768,S1-C1,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
19.72859768,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.72859768,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
19.72859768,S1-C2,Frontend_Bound,21.54,% Slots,,,0.00,5.21,
19.72859768,S1-C2,Backend_Bound,33.96,% Slots,,,0.00,5.21,
19.72859768,S1-C2,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.49,% Slots,,,0.00,5.23,
19.72859768,S1-C2,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.05,
19.72859768,S1-C2,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.05,
19.72859768,S1-C2,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.60,% Clocks,,idq.ms_switches,0.00,5.29,
19.72859768,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.98,% Core_Clocks,,,0.00,5.31,
19.72859768,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
19.72859768,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.99,% Clocks,,,0.00,5.04,<==
19.72859768,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
19.72859768,S1-C3,Frontend_Bound,31.69,% Slots,,,0.00,5.31,
19.72859768,S1-C3,Backend_Bound,47.73,% Slots,,,0.00,5.3,<==
19.72859768,S1-C3,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C3,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.02,% Slots,,,0.00,5.31,
19.72859768,S1-C3,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.3,
19.72859768,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.3,
19.72859768,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.56,% Core_Clocks,,,0.00,5.04,
19.72859768,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C4,Frontend_Bound,38.73,% Slots,,,0.00,5.31,
19.72859768,S1-C4,Backend_Bound,39.15,% Slots,,,0.00,5.3,
19.72859768,S1-C4,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C4,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.05,
19.72859768,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.60,% Slots,,,0.00,5.31,
19.72859768,S1-C4,Backend_Bound.Memory_Bound,23.68,% Slots,,,0.00,5.05,
19.72859768,S1-C4,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.05,
19.72859768,S1-C4,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.3,
19.72859768,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.67,% Core_Clocks,,,0.00,5.3,
19.72859768,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.93,% Clocks,,,0.00,5.04,
19.72859768,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C5,Frontend_Bound,37.52,% Slots,,,0.00,5.31,
19.72859768,S1-C5,Backend_Bound,40.22,% Slots,,,0.00,5.3,
19.72859768,S1-C5,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C5,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S1-C5,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.04,
19.72859768,S1-C5,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.04,
19.72859768,S1-C5,Retiring.Microcode_Sequencer,15.49,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.3,
19.72859768,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.51,% Clocks,,,0.00,5.04,
19.72859768,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C6,Frontend_Bound,37.76,% Slots,,,0.00,5.3,
19.72859768,S1-C6,Backend_Bound,38.69,% Slots,,,0.00,5.3,
19.72859768,S1-C6,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C6,Frontend_Bound.Frontend_Latency,27.12,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.3,
19.72859768,S1-C6,Backend_Bound.Memory_Bound,24.59,% Slots,,,0.00,5.04,
19.72859768,S1-C6,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.04,
19.72859768,S1-C6,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.3,
19.72859768,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.21,% Core_Clocks,,,0.00,5.3,
19.72859768,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C7,Frontend_Bound,33.61,% Slots,,,0.00,5.31,
19.72859768,S1-C7,Backend_Bound,40.68,% Slots,,,0.00,5.3,
19.72859768,S1-C7,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
19.72859768,S1-C7,Frontend_Bound.Frontend_Latency,28.92,% Slots,,rs_events.empty_end,0.00,5.04,
19.72859768,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.31,
19.72859768,S1-C7,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.04,
19.72859768,S1-C7,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.04,
19.72859768,S1-C7,Retiring.Microcode_Sequencer,15.99,% Slots,,idq.ms_uops,0.00,5.3,
19.72859768,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.3,
19.72859768,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.72859768,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.3,
19.72859768,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.00,% Core_Clocks,,,0.00,5.3,
19.72859768,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
19.72859768,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
19.72859768,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
19.72859768,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
19.72859768,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
19.72859768,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
19.72859768,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
19.72859768,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
22.338551418,S0-C0,Backend_Bound,68.73,% Slots,,,0.00,5.21,
22.338551418,S0-C0,Retiring,42.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C0,Backend_Bound.Memory_Bound,80.27,% Slots,,,0.00,5.21,
22.338551418,S0-C0,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C1,Backend_Bound,72.91,% Slots,,,0.00,5.21,<==
22.338551418,S0-C1,Retiring,56.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C1,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.31,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C2,Frontend_Bound,32.45,% Slots,,,0.00,5.21,
22.338551418,S0-C2,Backend_Bound,46.70,% Slots,,,0.00,5.21,
22.338551418,S0-C2,Retiring,18.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C2,Frontend_Bound.Frontend_Latency,28.97,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S0-C2,Backend_Bound.Memory_Bound,31.23,% Slots,,,0.00,5.2,
22.338551418,S0-C2,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.2,
22.338551418,S0-C2,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.21,
22.338551418,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
22.338551418,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.39,% Clocks,,,0.00,5.36,
22.338551418,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C3,Frontend_Bound,32.64,% Slots,,,0.00,5.21,
22.338551418,S0-C3,Backend_Bound,46.55,% Slots,,,0.00,5.21,
22.338551418,S0-C3,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C3,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S0-C3,Backend_Bound.Memory_Bound,35.45,% Slots,,,0.00,5.21,
22.338551418,S0-C3,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.21,
22.338551418,S0-C3,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.21,
22.338551418,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C4,Backend_Bound,76.56,% Slots,,,0.00,5.21,
22.338551418,S0-C4,Retiring,20.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C4,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.2,
22.338551418,S0-C4,Backend_Bound.Core_Bound,56.08,% Slots,,,0.00,5.2,
22.338551418,S0-C4,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,31.65,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
22.338551418,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.80,% Clocks,,,0.00,5.36,<==
22.338551418,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C5,Frontend_Bound,37.96,% Slots,,,0.00,5.21,
22.338551418,S0-C5,Backend_Bound,39.45,% Slots,,,0.00,5.21,
22.338551418,S0-C5,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C5,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.21,
22.338551418,S0-C5,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.2,
22.338551418,S0-C5,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.2,
22.338551418,S0-C5,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.2,
22.338551418,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.2,
22.338551418,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.10,% Core_Clocks,,,0.00,5.21,
22.338551418,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C6,Frontend_Bound,21.12,% Slots,,,0.00,5.21,
22.338551418,S0-C6,Bad_Speculation,21.15,% Slots,,,0.00,5.21,
22.338551418,S0-C6,Backend_Bound,12.96,% Slots,,,0.00,5.21,
22.338551418,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.21,
22.338551418,S0-C6,Bad_Speculation.Branch_Mispredicts,20.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
22.338551418,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C7,Frontend_Bound,41.75,% Slots,,,0.00,5.21,<==
22.338551418,S0-C7,Backend_Bound,35.55,% Slots,,,0.00,5.21,
22.338551418,S0-C7,Retiring,10.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S0-C7,Frontend_Bound.Frontend_Latency,24.21,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.29,% Slots,,,0.00,5.21,
22.338551418,S0-C7,Backend_Bound.Memory_Bound,23.73,% Slots,,,0.00,5.21,
22.338551418,S0-C7,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.21,
22.338551418,S0-C7,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.21,
22.338551418,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.62,% Core_Clocks,,,0.00,5.21,
22.338551418,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
22.338551418,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S1-C0,Frontend_Bound,37.23,% Slots,,,0.00,5.21,
22.338551418,S1-C0,Backend_Bound,40.80,% Slots,,,0.00,5.21,
22.338551418,S1-C0,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S1-C0,Frontend_Bound.Frontend_Latency,27.46,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S1-C0,Backend_Bound.Memory_Bound,26.95,% Slots,,,0.00,5.21,
22.338551418,S1-C0,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.21,
22.338551418,S1-C0,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.21,
22.338551418,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.94,% Clocks,,,0.00,5.36,
22.338551418,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
22.338551418,S1-C1,Frontend_Bound,24.62,% Slots,,,0.00,5.2,
22.338551418,S1-C1,Backend_Bound,52.79,% Slots,,,0.00,5.2,
22.338551418,S1-C1,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S1-C1,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.2,
22.338551418,S1-C1,Backend_Bound.Memory_Bound,33.46,% Slots,,,0.00,5.2,<==
22.338551418,S1-C1,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.2,
22.338551418,S1-C1,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.82,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
22.338551418,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
22.338551418,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.30,% Clocks,,,0.00,5.36,
22.338551418,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C2,Frontend_Bound,22.81,% Slots,,,0.00,5.2,<==
22.338551418,S1-C2,Backend_Bound,16.13,% Slots,,,0.00,5.2,
22.338551418,S1-C2,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S1-C2,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.2,
22.338551418,S1-C2,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.82,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.37,
22.338551418,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C3,Frontend_Bound,35.58,% Slots,,,0.00,5.21,
22.338551418,S1-C3,Bad_Speculation,10.29,% Slots,,,0.00,5.21,
22.338551418,S1-C3,Backend_Bound,14.44,% Slots,,,0.00,5.21,
22.338551418,S1-C3,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.21,<==
22.338551418,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.21,
22.338551418,S1-C3,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.21,
22.338551418,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
22.338551418,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.32,% Core_Clocks,,,0.00,5.21,
22.338551418,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C4,Frontend_Bound,36.69,% Slots,,,0.00,5.21,
22.338551418,S1-C4,Backend_Bound,40.39,% Slots,,,0.00,5.21,
22.338551418,S1-C4,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S1-C4,Frontend_Bound.Frontend_Latency,42.85,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S1-C4,Backend_Bound.Memory_Bound,44.17,% Slots,,,0.00,5.21,
22.338551418,S1-C4,Retiring.Microcode_Sequencer,13.01,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.21,
22.338551418,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C5,Frontend_Bound,35.01,% Slots,,,0.00,5.21,
22.338551418,S1-C5,Backend_Bound,41.31,% Slots,,,0.00,5.21,
22.338551418,S1-C5,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
22.338551418,S1-C5,Frontend_Bound.Frontend_Latency,25.46,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S1-C5,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.2,
22.338551418,S1-C5,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.2,
22.338551418,S1-C5,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.2,
22.338551418,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.21,
22.338551418,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C6,Frontend_Bound,33.36,% Slots,,,0.00,5.21,
22.338551418,S1-C6,Backend_Bound,28.53,% Slots,,,0.00,5.21,
22.338551418,S1-C6,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
22.338551418,S1-C6,Frontend_Bound.Frontend_Bandwidth,60.07,% Slots,,,0.00,5.21,
22.338551418,S1-C6,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.2,
22.338551418,S1-C6,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.2,
22.338551418,S1-C6,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.2,
22.338551418,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.99,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.90,% Core_Clocks,,,0.00,5.21,<==
22.338551418,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
22.338551418,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C7,Frontend_Bound,34.63,% Slots,,,0.00,5.21,
22.338551418,S1-C7,Backend_Bound,41.58,% Slots,,,0.00,5.21,
22.338551418,S1-C7,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
22.338551418,S1-C7,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.21,
22.338551418,S1-C7,Backend_Bound.Memory_Bound,27.62,% Slots,,,0.00,5.2,
22.338551418,S1-C7,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.2,
22.338551418,S1-C7,Retiring.Microcode_Sequencer,14.86,% Slots,,idq.ms_uops,0.00,5.21,
22.338551418,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.21,
22.338551418,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
22.338551418,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.21,
22.338551418,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
22.338551418,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
22.338551418,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.08,% Clocks,,,0.00,5.36,
22.338551418,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
22.338551418,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
22.338551418,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
23.856091007,S0-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.3,
23.856091007,S0-C0,Backend_Bound,50.73,% Slots,,,0.00,5.3,<==
23.856091007,S0-C0,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.52,% Slots,,,0.00,5.08,
23.856091007,S0-C0,Backend_Bound.Memory_Bound,23.75,% Slots,,,0.00,5.29,
23.856091007,S0-C0,Backend_Bound.Core_Bound,26.99,% Slots,,,0.00,5.29,
23.856091007,S0-C0,Retiring.Microcode_Sequencer,10.09,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.41,% Core_Clocks,,,0.00,5.29,
23.856091007,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
23.856091007,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
23.856091007,S0-C1,Frontend_Bound,36.29,% Slots,,,0.00,5.3,<==
23.856091007,S0-C1,Bad_Speculation,10.10,% Slots,,,0.00,5.3,
23.856091007,S0-C1,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.48,% Slots,,,0.00,5.09,
23.856091007,S0-C1,Bad_Speculation.Branch_Mispredicts,9.74,% Slots,,br_misp_retired.all_branches,0.00,5.29,
23.856091007,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.29,
23.856091007,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.11,% Core_Clocks,,,0.00,5.29,
23.856091007,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
23.856091007,S0-C2,Frontend_Bound,36.47,% Slots,,,0.00,5.3,
23.856091007,S0-C2,Backend_Bound,41.77,% Slots,,,0.00,5.3,
23.856091007,S0-C2,Retiring,13.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S0-C2,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.09,
23.856091007,S0-C2,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.29,
23.856091007,S0-C2,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.29,
23.856091007,S0-C2,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.29,
23.856091007,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.33,% Core_Clocks,,,0.00,5.28,
23.856091007,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
23.856091007,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
23.856091007,S0-C3,Frontend_Bound,34.64,% Slots,,,0.00,5.3,
23.856091007,S0-C3,Backend_Bound,41.79,% Slots,,,0.00,5.3,
23.856091007,S0-C3,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S0-C3,Frontend_Bound.Frontend_Latency,29.59,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S0-C3,Backend_Bound.Memory_Bound,29.77,% Slots,,,0.00,5.29,
23.856091007,S0-C3,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.29,
23.856091007,S0-C3,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.29,
23.856091007,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.87,% Clocks,,,0.00,5.11,
23.856091007,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
23.856091007,S0-C4,Frontend_Bound,26.18,% Slots,,,0.00,5.3,
23.856091007,S0-C4,Backend_Bound,37.38,% Slots,,,0.00,5.3,
23.856091007,S0-C4,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
23.856091007,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.42,% Slots,,,0.00,5.09,
23.856091007,S0-C4,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.29,
23.856091007,S0-C4,Backend_Bound.Core_Bound,26.49,% Slots,,,0.00,5.29,
23.856091007,S0-C4,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.29,
23.856091007,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
23.856091007,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.62,% Clocks,,,0.00,5.17,<==
23.856091007,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
23.856091007,S0-C5,Frontend_Bound,36.51,% Slots,,,0.00,5.3,
23.856091007,S0-C5,Backend_Bound,39.24,% Slots,,,0.00,5.3,
23.856091007,S0-C5,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S0-C5,Frontend_Bound.Frontend_Latency,35.26,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S0-C5,Backend_Bound.Memory_Bound,28.57,% Slots,,,0.00,5.29,<==
23.856091007,S0-C5,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.29,
23.856091007,S0-C5,Retiring.Microcode_Sequencer,14.95,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.29,
23.856091007,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.856091007,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
23.856091007,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
23.856091007,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
23.856091007,S0-C6,Frontend_Bound,38.92,% Slots,,,0.00,5.3,
23.856091007,S0-C6,Backend_Bound,35.86,% Slots,,,0.00,5.3,
23.856091007,S0-C6,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
23.856091007,S0-C6,Frontend_Bound.Frontend_Latency,32.72,% Slots,,rs_events.empty_end,0.00,5.29,<==
23.856091007,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.1,
23.856091007,S0-C6,Backend_Bound.Memory_Bound,24.91,% Slots,,,0.00,5.29,
23.856091007,S0-C6,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.29,
23.856091007,S0-C6,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.29,
23.856091007,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.29,
23.856091007,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.46,% Core_Clocks,,,0.00,5.28,
23.856091007,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
23.856091007,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
23.856091007,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
23.856091007,S0-C7,Frontend_Bound,39.12,% Slots,,,0.00,5.3,
23.856091007,S0-C7,Backend_Bound,36.77,% Slots,,,0.00,5.3,
23.856091007,S0-C7,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
23.856091007,S0-C7,Frontend_Bound.Frontend_Latency,29.00,% Slots,,rs_events.empty_end,0.00,5.29,<==
23.856091007,S0-C7,Backend_Bound.Memory_Bound,24.79,% Slots,,,0.00,5.29,
23.856091007,S0-C7,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.29,
23.856091007,S0-C7,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.29,
23.856091007,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.10,% Clocks,,,0.00,5.29,
23.856091007,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.856091007,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
23.856091007,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.28,% Clocks,,,0.00,5.12,
23.856091007,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
23.856091007,S1-C0,Frontend_Bound,32.21,% Slots,,,0.00,5.3,
23.856091007,S1-C0,Backend_Bound,46.15,% Slots,,,0.00,5.3,
23.856091007,S1-C0,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C0,Frontend_Bound.Frontend_Latency,29.53,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C0,Backend_Bound.Memory_Bound,34.51,% Slots,,,0.00,5.29,
23.856091007,S1-C0,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.29,
23.856091007,S1-C0,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.29,
23.856091007,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
23.856091007,S1-C1,Frontend_Bound,37.59,% Slots,,,0.00,5.3,
23.856091007,S1-C1,Backend_Bound,39.32,% Slots,,,0.00,5.3,
23.856091007,S1-C1,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C1,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C1,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.29,
23.856091007,S1-C1,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.29,
23.856091007,S1-C1,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.29,
23.856091007,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.09,% Clocks,,,0.00,5.12,
23.856091007,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
23.856091007,S1-C2,Frontend_Bound,23.22,% Slots,,,0.00,5.29,
23.856091007,S1-C2,Backend_Bound,12.08,% Slots,,,0.00,5.29,
23.856091007,S1-C2,Retiring,27.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.48,% Slots,,,0.00,5.11,
23.856091007,S1-C2,Backend_Bound.Core_Bound,19.06,% Slots,,,0.00,5.29,
23.856091007,S1-C2,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.3,<==
23.856091007,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.3,
23.856091007,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.97,% Core_Clocks,,,0.00,5.28,
23.856091007,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.35,% Core_Clocks,,,0.00,5.29,
23.856091007,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.56,% Clocks,,,0.00,5.11,
23.856091007,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
23.856091007,S1-C3,Frontend_Bound,33.38,% Slots,,,0.00,5.3,
23.856091007,S1-C3,Backend_Bound,43.22,% Slots,,,0.00,5.3,
23.856091007,S1-C3,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C3,Frontend_Bound.Frontend_Latency,31.44,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C3,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.29,
23.856091007,S1-C3,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.29,
23.856091007,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
23.856091007,S1-C4,Frontend_Bound,37.23,% Slots,,,0.00,5.3,
23.856091007,S1-C4,Backend_Bound,41.21,% Slots,,,0.00,5.3,
23.856091007,S1-C4,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C4,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C4,Backend_Bound.Memory_Bound,29.02,% Slots,,,0.00,5.29,
23.856091007,S1-C4,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.29,
23.856091007,S1-C4,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.06,% Clocks,,,0.00,5.29,
23.856091007,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.99,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
23.856091007,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.13,
23.856091007,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
23.856091007,S1-C5,Frontend_Bound,41.30,% Slots,,,0.00,5.3,<==
23.856091007,S1-C5,Bad_Speculation,17.47,% Slots,,,0.00,5.3,
23.856091007,S1-C5,Backend_Bound,21.57,% Slots,,,0.00,5.3,
23.856091007,S1-C5,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C5,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.3,
23.856091007,S1-C5,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.29,
23.856091007,S1-C5,Retiring.Microcode_Sequencer,14.24,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.43,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.83,% Clocks,,,0.00,5.13,
23.856091007,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
23.856091007,S1-C6,Frontend_Bound,36.52,% Slots,,,0.00,5.3,
23.856091007,S1-C6,Backend_Bound,40.38,% Slots,,,0.00,5.3,
23.856091007,S1-C6,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
23.856091007,S1-C6,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C6,Backend_Bound.Memory_Bound,27.31,% Slots,,,0.00,5.29,
23.856091007,S1-C6,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.29,
23.856091007,S1-C6,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.29,
23.856091007,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.29,
23.856091007,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.28,% Clocks,,,0.00,5.13,
23.856091007,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
23.856091007,S1-C7,Frontend_Bound,34.86,% Slots,,,0.00,5.3,
23.856091007,S1-C7,Backend_Bound,42.09,% Slots,,,0.00,5.3,
23.856091007,S1-C7,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.856091007,S1-C7,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.29,
23.856091007,S1-C7,Backend_Bound.Memory_Bound,28.43,% Slots,,,0.00,5.29,
23.856091007,S1-C7,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.29,
23.856091007,S1-C7,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.3,
23.856091007,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.29,
23.856091007,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.856091007,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.29,
23.856091007,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
23.856091007,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
23.856091007,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.42,% Clocks,,,0.00,5.13,
23.856091007,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
23.856091007,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
23.856091007,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
23.856091007,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
23.856091007,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
23.856091007,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
23.856091007,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
23.856091007,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
23.856091007,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
23.856091007,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
23.856091007,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
23.856091007,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
25.364272444,S0-C0,Frontend_Bound,31.08,% Slots,,,0.00,5.31,
25.364272444,S0-C0,Backend_Bound,45.94,% Slots,,,0.00,5.31,
25.364272444,S0-C0,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
25.364272444,S0-C0,Frontend_Bound.Frontend_Latency,28.05,% Slots,,rs_events.empty_end,0.00,5.16,
25.364272444,S0-C0,Backend_Bound.Memory_Bound,36.46,% Slots,,,0.00,5.1,
25.364272444,S0-C0,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.3,
25.364272444,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
25.364272444,S0-C1,Frontend_Bound,34.20,% Slots,,,0.00,5.31,<==
25.364272444,S0-C1,Backend_Bound,16.97,% Slots,,,0.00,5.31,
25.364272444,S0-C1,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.16,
25.364272444,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.15,
25.364272444,S0-C1,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.1,
25.364272444,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.31,
25.364272444,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.08,% Core_Clocks,,,0.00,5.3,
25.364272444,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
25.364272444,S0-C2,Backend_Bound,76.62,% Slots,,,0.00,5.31,
25.364272444,S0-C2,Retiring,24.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C2,Backend_Bound.Memory_Bound,35.03,% Slots,,,0.00,5.1,
25.364272444,S0-C2,Backend_Bound.Core_Bound,41.59,% Slots,,,0.00,5.1,
25.364272444,S0-C2,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.364272444,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.97,% Clocks,,,0.00,5.03,<==
25.364272444,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
25.364272444,S0-C3,Frontend_Bound,33.91,% Slots,,,0.00,5.31,
25.364272444,S0-C3,Backend_Bound,43.37,% Slots,,,0.00,5.31,
25.364272444,S0-C3,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C3,Frontend_Bound.Frontend_Latency,31.76,% Slots,,rs_events.empty_end,0.00,5.16,
25.364272444,S0-C3,Backend_Bound.Memory_Bound,30.86,% Slots,,,0.00,5.1,
25.364272444,S0-C3,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.1,
25.364272444,S0-C3,Retiring.Microcode_Sequencer,12.26,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.31,
25.364272444,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.35,% Clocks,,,0.00,5.04,
25.364272444,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C4,Frontend_Bound,54.20,% Slots,,,0.00,5.31,
25.364272444,S0-C4,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C4,Frontend_Bound.Frontend_Bandwidth,29.99,% Slots,,,0.00,5.15,
25.364272444,S0-C4,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.13,% Core_Clocks,,,0.00,5.31,<==
25.364272444,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C5,Frontend_Bound,31.70,% Slots,,,0.00,5.31,
25.364272444,S0-C5,Backend_Bound,45.87,% Slots,,,0.00,5.31,
25.364272444,S0-C5,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C5,Frontend_Bound.Frontend_Latency,27.10,% Slots,,rs_events.empty_end,0.00,5.16,
25.364272444,S0-C5,Backend_Bound.Memory_Bound,31.89,% Slots,,,0.00,5.1,
25.364272444,S0-C5,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.1,
25.364272444,S0-C5,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.31,
25.364272444,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
25.364272444,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.83,% Clocks,,,0.00,5.04,
25.364272444,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C6,Frontend_Bound,36.85,% Slots,,,0.00,5.31,
25.364272444,S0-C6,Backend_Bound,39.34,% Slots,,,0.00,5.31,
25.364272444,S0-C6,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C6,Frontend_Bound.Frontend_Latency,26.40,% Slots,,rs_events.empty_end,0.00,5.17,
25.364272444,S0-C6,Backend_Bound.Memory_Bound,26.66,% Slots,,,0.00,5.1,
25.364272444,S0-C6,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.1,
25.364272444,S0-C6,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.31,
25.364272444,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.18,% Clocks,,,0.00,5.04,
25.364272444,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C7,Frontend_Bound,31.01,% Slots,,,0.00,5.31,
25.364272444,S0-C7,Backend_Bound,46.02,% Slots,,,0.00,5.31,
25.364272444,S0-C7,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S0-C7,Frontend_Bound.Frontend_Latency,27.06,% Slots,,rs_events.empty_end,0.00,5.17,
25.364272444,S0-C7,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.11,
25.364272444,S0-C7,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.11,
25.364272444,S0-C7,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.31,
25.364272444,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.81,% Clocks,,,0.00,5.04,
25.364272444,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C0,Frontend_Bound,33.46,% Slots,,,0.00,5.31,
25.364272444,S1-C0,Backend_Bound,44.03,% Slots,,,0.00,5.31,
25.364272444,S1-C0,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C0,Frontend_Bound.Frontend_Latency,35.75,% Slots,,rs_events.empty_end,0.00,5.16,
25.364272444,S1-C0,Backend_Bound.Memory_Bound,34.58,% Slots,,,0.00,5.1,
25.364272444,S1-C0,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.31,
25.364272444,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C1,Backend_Bound,70.48,% Slots,,,0.00,5.31,
25.364272444,S1-C1,Retiring,34.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C1,Backend_Bound.Memory_Bound,49.28,% Slots,,,0.00,5.11,
25.364272444,S1-C1,Backend_Bound.Core_Bound,21.20,% Slots,,,0.00,5.11,
25.364272444,S1-C1,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
25.364272444,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.21,% Clocks,,,0.00,5.04,
25.364272444,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C2,Backend_Bound,49.29,% Slots,,,0.00,5.3,
25.364272444,S1-C2,Retiring,34.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
25.364272444,S1-C2,Backend_Bound.Memory_Bound,28.30,% Slots,,,0.00,5.11,
25.364272444,S1-C2,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.11,
25.364272444,S1-C2,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.3,
25.364272444,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
25.364272444,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
25.364272444,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
25.364272444,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C3,Frontend_Bound,32.77,% Slots,,,0.00,5.31,
25.364272444,S1-C3,Backend_Bound,43.08,% Slots,,,0.00,5.31,
25.364272444,S1-C3,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C3,Frontend_Bound.Frontend_Latency,35.71,% Slots,,rs_events.empty_end,0.00,5.17,
25.364272444,S1-C3,Backend_Bound.Memory_Bound,30.99,% Slots,,,0.00,5.11,
25.364272444,S1-C3,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.11,
25.364272444,S1-C3,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.31,
25.364272444,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.93,% Clocks,,,0.00,5.04,
25.364272444,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C4,Backend_Bound,74.61,% Slots,,,0.00,5.31,<==
25.364272444,S1-C4,Retiring,30.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C4,Backend_Bound.Memory_Bound,36.53,% Slots,,,0.00,5.23,
25.364272444,S1-C4,Backend_Bound.Core_Bound,38.08,% Slots,,,0.00,5.23,
25.364272444,S1-C4,Retiring.Microcode_Sequencer,16.83,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.76,% Clocks,,idq.ms_switches,0.00,5.3,
25.364272444,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.364272444,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.65,% Clocks,,,0.00,5.04,
25.364272444,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C5,Frontend_Bound,37.52,% Slots,,,0.00,5.3,
25.364272444,S1-C5,Backend_Bound,39.26,% Slots,,,0.00,5.3,
25.364272444,S1-C5,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C5,Frontend_Bound.Frontend_Latency,27.42,% Slots,,rs_events.empty_end,0.00,5.18,
25.364272444,S1-C5,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.12,<==
25.364272444,S1-C5,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.12,
25.364272444,S1-C5,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.31,
25.364272444,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.364272444,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C6,Backend_Bound,71.77,% Slots,,,0.00,5.31,
25.364272444,S1-C6,Retiring,9.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C6,Backend_Bound.Memory_Bound,28.50,% Slots,,,0.00,5.23,
25.364272444,S1-C6,Backend_Bound.Core_Bound,43.27,% Slots,,,0.00,5.23,
25.364272444,S1-C6,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.36,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.364272444,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.364272444,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.04,<==
25.364272444,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C7,Frontend_Bound,35.74,% Slots,,,0.00,5.31,
25.364272444,S1-C7,Backend_Bound,40.59,% Slots,,,0.00,5.31,
25.364272444,S1-C7,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.364272444,S1-C7,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.18,
25.364272444,S1-C7,Backend_Bound.Memory_Bound,28.86,% Slots,,,0.00,5.12,
25.364272444,S1-C7,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.12,
25.364272444,S1-C7,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.31,
25.364272444,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.31,
25.364272444,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.364272444,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.31,
25.364272444,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.364272444,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
25.364272444,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
25.364272444,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
32.44409987,S0-C0,Backend_Bound,61.79,% Slots,,,0.00,5.25,<==
32.44409987,S0-C0,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C0,Backend_Bound.Memory_Bound,28.56,% Slots,,,0.00,5.25,
32.44409987,S0-C0,Backend_Bound.Core_Bound,33.24,% Slots,,,0.00,5.25,
32.44409987,S0-C0,Retiring.Microcode_Sequencer,11.20,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.25,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.21,% Clocks,,,0.00,5.27,
32.44409987,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C1,Frontend_Bound,31.45,% Slots,,,0.00,5.25,
32.44409987,S0-C1,Backend_Bound,48.84,% Slots,,,0.00,5.25,
32.44409987,S0-C1,Retiring,28.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C1,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S0-C1,Backend_Bound.Memory_Bound,32.61,% Slots,,,0.00,5.25,<==
32.44409987,S0-C1,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.25,
32.44409987,S0-C1,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.25,
32.44409987,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.83,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C2,Frontend_Bound,44.49,% Slots,,,0.00,5.25,
32.44409987,S0-C2,Backend_Bound,30.95,% Slots,,,0.00,5.25,
32.44409987,S0-C2,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C2,Frontend_Bound.Frontend_Latency,29.00,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.44409987,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.57,% Slots,,,0.00,5.25,
32.44409987,S0-C2,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.25,
32.44409987,S0-C2,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.25,
32.44409987,S0-C2,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.25,
32.44409987,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.99,% Core_Clocks,,,0.00,5.25,
32.44409987,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.58,% Clocks,,,0.00,5.27,
32.44409987,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C3,Frontend_Bound,38.74,% Slots,,,0.00,5.25,
32.44409987,S0-C3,Backend_Bound,35.50,% Slots,,,0.00,5.25,
32.44409987,S0-C3,Retiring,14.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C3,Frontend_Bound.Frontend_Latency,32.19,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.44409987,S0-C3,Backend_Bound.Memory_Bound,27.19,% Slots,,,0.00,5.25,
32.44409987,S0-C3,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.25,
32.44409987,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C4,Frontend_Bound,26.99,% Slots,,,0.00,5.25,
32.44409987,S0-C4,Backend_Bound,53.46,% Slots,,,0.00,5.25,
32.44409987,S0-C4,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C4,Frontend_Bound.Frontend_Latency,31.86,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S0-C4,Backend_Bound.Memory_Bound,31.13,% Slots,,,0.00,5.25,<==
32.44409987,S0-C4,Backend_Bound.Core_Bound,22.34,% Slots,,,0.00,5.25,
32.44409987,S0-C4,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.25,
32.44409987,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
32.44409987,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
32.44409987,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.27,
32.44409987,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C5,Frontend_Bound,24.92,% Slots,,,0.00,5.25,
32.44409987,S0-C5,Backend_Bound,47.97,% Slots,,,0.00,5.25,
32.44409987,S0-C5,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C5,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S0-C5,Backend_Bound.Memory_Bound,27.50,% Slots,,,0.00,5.25,
32.44409987,S0-C5,Backend_Bound.Core_Bound,20.47,% Slots,,,0.00,5.25,
32.44409987,S0-C5,Retiring.Microcode_Sequencer,13.69,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.25,
32.44409987,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
32.44409987,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.29,% Clocks,,,0.00,5.27,
32.44409987,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C6,Frontend_Bound,38.57,% Slots,,,0.00,5.25,
32.44409987,S0-C6,Backend_Bound,37.77,% Slots,,,0.00,5.25,
32.44409987,S0-C6,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C6,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.44409987,S0-C6,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.25,
32.44409987,S0-C6,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.25,
32.44409987,S0-C6,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.25,
32.44409987,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
32.44409987,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
32.44409987,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C7,Frontend_Bound,41.07,% Slots,,,0.00,5.25,
32.44409987,S0-C7,Backend_Bound,30.76,% Slots,,,0.00,5.25,
32.44409987,S0-C7,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S0-C7,Frontend_Bound.Frontend_Latency,27.26,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.44409987,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.61,% Slots,,,0.00,5.25,
32.44409987,S0-C7,Backend_Bound.Memory_Bound,19.80,% Slots,,,0.00,5.25,
32.44409987,S0-C7,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.25,
32.44409987,S0-C7,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.25,
32.44409987,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.93,% Core_Clocks,,,0.00,5.25,
32.44409987,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C0,Frontend_Bound,38.94,% Slots,,,0.00,5.25,
32.44409987,S1-C0,Backend_Bound,37.76,% Slots,,,0.00,5.25,
32.44409987,S1-C0,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C0,Frontend_Bound.Frontend_Latency,29.73,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.44409987,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.25,
32.44409987,S1-C0,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.25,
32.44409987,S1-C0,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.25,
32.44409987,S1-C0,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.81,% Clocks,,,0.00,5.25,
32.44409987,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.44,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.30,% Core_Clocks,,,0.00,5.25,
32.44409987,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.42,% Clocks,,,0.00,5.27,
32.44409987,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C1,Frontend_Bound,35.22,% Slots,,,0.00,5.25,
32.44409987,S1-C1,Backend_Bound,40.67,% Slots,,,0.00,5.25,
32.44409987,S1-C1,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C1,Frontend_Bound.Frontend_Latency,28.70,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S1-C1,Backend_Bound.Memory_Bound,26.70,% Slots,,,0.00,5.25,<==
32.44409987,S1-C1,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.25,
32.44409987,S1-C1,Retiring.Microcode_Sequencer,14.52,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.25,
32.44409987,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
32.44409987,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.18,% Clocks,,,0.00,5.26,
32.44409987,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.11,% Slots,,,0.00,5.25,
32.44409987,S1-C2,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.25,
32.44409987,S1-C2,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.25,<==
32.44409987,S1-C2,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C2,Backend_Bound,31.57,% Slots,,,0.00,5.25,
32.44409987,S1-C2,Retiring,28.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.87,% Core_Clocks,,,0.00,5.25,
32.44409987,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
32.44409987,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
32.44409987,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C3,Frontend_Bound,25.66,% Slots,,,0.00,5.25,
32.44409987,S1-C3,Backend_Bound,34.21,% Slots,,,0.00,5.25,<==
32.44409987,S1-C3,Frontend_Bound.Frontend_Latency,16.10,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.77,% Slots,,,0.00,5.25,
32.44409987,S1-C3,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.25,
32.44409987,S1-C3,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.25,
32.44409987,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.25,
32.44409987,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.44409987,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.47,% Core_Clocks,,,0.00,5.25,
32.44409987,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C4,Frontend_Bound,36.65,% Slots,,,0.00,5.25,
32.44409987,S1-C4,Backend_Bound,40.38,% Slots,,,0.00,5.25,
32.44409987,S1-C4,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C4,Frontend_Bound.Frontend_Latency,50.14,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S1-C4,Backend_Bound.Memory_Bound,51.68,% Slots,,,0.00,5.25,
32.44409987,S1-C4,Retiring.Microcode_Sequencer,12.97,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.25,
32.44409987,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
32.44409987,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
32.44409987,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C5,Frontend_Bound,36.32,% Slots,,,0.00,5.25,
32.44409987,S1-C5,Backend_Bound,40.43,% Slots,,,0.00,5.25,
32.44409987,S1-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C5,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S1-C5,Backend_Bound.Memory_Bound,25.83,% Slots,,,0.00,5.25,
32.44409987,S1-C5,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.25,
32.44409987,S1-C5,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.25,
32.44409987,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
32.44409987,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
32.44409987,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
32.44409987,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.26,
32.44409987,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C6,Backend_Bound,63.25,% Slots,,,0.00,5.25,
32.44409987,S1-C6,Retiring,20.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C6,Backend_Bound.Memory_Bound,44.44,% Slots,,,0.00,5.25,
32.44409987,S1-C6,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.25,
32.44409987,S1-C6,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
32.44409987,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.80,% Clocks,,,0.00,5.26,
32.44409987,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C7,Frontend_Bound,34.90,% Slots,,,0.00,5.25,
32.44409987,S1-C7,Backend_Bound,41.58,% Slots,,,0.00,5.25,<==
32.44409987,S1-C7,Retiring,29.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.44409987,S1-C7,Frontend_Bound.Frontend_Latency,37.62,% Slots,,rs_events.empty_end,0.00,5.25,
32.44409987,S1-C7,Backend_Bound.Memory_Bound,21.99,% Slots,,,0.00,5.25,
32.44409987,S1-C7,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.25,
32.44409987,S1-C7,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.25,
32.44409987,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.25,
32.44409987,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
32.44409987,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.25,
32.44409987,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
32.44409987,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.55,% Clocks,,,0.00,5.26,
32.44409987,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
32.44409987,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
32.44409987,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
33.952360735,S0-C0,Frontend_Bound,27.79,% Slots,,,0.00,5.28,
33.952360735,S0-C0,Backend_Bound,52.55,% Slots,,,0.00,5.28,<==
33.952360735,S0-C0,Retiring,26.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S0-C0,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S0-C0,Backend_Bound.Memory_Bound,28.45,% Slots,,,0.00,5.28,
33.952360735,S0-C0,Backend_Bound.Core_Bound,24.09,% Slots,,,0.00,5.28,
33.952360735,S0-C0,Retiring.Microcode_Sequencer,12.32,% Slots,,idq.ms_uops,0.00,5.28,
33.952360735,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
33.952360735,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.07,% Clocks,,,0.00,5.04,
33.952360735,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C1,Frontend_Bound,35.23,% Slots,,,0.00,5.29,<==
33.952360735,S0-C1,Backend_Bound,11.38,% Slots,,,0.00,5.29,
33.952360735,S0-C1,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.98,% Slots,,,0.00,5.03,
33.952360735,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.29,
33.952360735,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.31,% Core_Clocks,,,0.00,5.3,
33.952360735,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C2,Frontend_Bound,37.39,% Slots,,,0.00,5.28,
33.952360735,S0-C2,Backend_Bound,38.08,% Slots,,,0.00,5.28,
33.952360735,S0-C2,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S0-C2,Frontend_Bound.Frontend_Latency,35.39,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.03,
33.952360735,S0-C2,Backend_Bound.Memory_Bound,25.35,% Slots,,,0.00,5.28,
33.952360735,S0-C2,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.28,
33.952360735,S0-C2,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.3,
33.952360735,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.47,% Core_Clocks,,,0.00,5.3,
33.952360735,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.51,% Clocks,,,0.00,5.03,
33.952360735,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C3,Frontend_Bound,29.09,% Slots,,,0.00,5.28,
33.952360735,S0-C3,Backend_Bound,48.90,% Slots,,,0.00,5.28,<==
33.952360735,S0-C3,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S0-C3,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.31,% Slots,,,0.00,5.03,
33.952360735,S0-C3,Backend_Bound.Memory_Bound,22.69,% Slots,,,0.00,5.28,
33.952360735,S0-C3,Backend_Bound.Core_Bound,26.21,% Slots,,,0.00,5.28,
33.952360735,S0-C3,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.952360735,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.41,% Core_Clocks,,,0.00,5.3,
33.952360735,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
33.952360735,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.55,% Clocks,,,0.00,5.03,
33.952360735,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C4,Frontend_Bound,33.87,% Slots,,,0.00,5.29,
33.952360735,S0-C4,Backend_Bound,26.74,% Slots,,,0.00,5.29,
33.952360735,S0-C4,Retiring,28.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.952360735,S0-C4,Frontend_Bound.Frontend_Bandwidth,47.77,% Slots,,,0.00,5.03,<==
33.952360735,S0-C4,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.29,
33.952360735,S0-C4,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.29,
33.952360735,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.64,% Clocks,,,0.00,5.04,
33.952360735,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C5,Frontend_Bound,33.57,% Slots,,,0.00,5.29,
33.952360735,S0-C5,Backend_Bound,41.99,% Slots,,,0.00,5.29,
33.952360735,S0-C5,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S0-C5,Frontend_Bound.Frontend_Latency,32.83,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S0-C5,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.29,<==
33.952360735,S0-C5,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.29,
33.952360735,S0-C5,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.29,
33.952360735,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
33.952360735,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.24,% Clocks,,,0.00,5.03,
33.952360735,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C6,Frontend_Bound,34.53,% Slots,,,0.00,5.29,
33.952360735,S0-C6,Backend_Bound,41.49,% Slots,,,0.00,5.29,
33.952360735,S0-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.952360735,S0-C6,Frontend_Bound.Frontend_Latency,30.74,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S0-C6,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.29,
33.952360735,S0-C6,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.29,
33.952360735,S0-C6,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.29,
33.952360735,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.3,
33.952360735,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.03,
33.952360735,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C7,Frontend_Bound,36.37,% Slots,,,0.00,5.28,
33.952360735,S0-C7,Backend_Bound,39.53,% Slots,,,0.00,5.28,
33.952360735,S0-C7,Retiring,16.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S0-C7,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S0-C7,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.28,
33.952360735,S0-C7,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.28,
33.952360735,S0-C7,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.3,
33.952360735,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C0,Frontend_Bound,55.88,% Slots,,,0.00,5.28,
33.952360735,S1-C0,Backend_Bound,21.48,% Slots,,,0.00,5.28,
33.952360735,S1-C0,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S1-C0,Frontend_Bound.Frontend_Latency,26.39,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S1-C0,Frontend_Bound.Frontend_Bandwidth,35.23,% Slots,,,0.00,5.03,
33.952360735,S1-C0,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.28,
33.952360735,S1-C0,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.29,
33.952360735,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.952360735,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.81,% Core_Clocks,,,0.00,5.3,<==
33.952360735,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
33.952360735,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C1,Frontend_Bound,36.73,% Slots,,,0.00,5.29,
33.952360735,S1-C1,Backend_Bound,39.33,% Slots,,,0.00,5.29,
33.952360735,S1-C1,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S1-C1,Frontend_Bound.Frontend_Latency,33.87,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C1,Backend_Bound.Memory_Bound,29.41,% Slots,,,0.00,5.29,
33.952360735,S1-C1,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.29,
33.952360735,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.952360735,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.43,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.952360735,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C2,Frontend_Bound,29.27,% Slots,,,0.00,5.28,
33.952360735,S1-C2,Backend_Bound,52.69,% Slots,,,0.00,5.28,
33.952360735,S1-C2,Retiring,25.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
33.952360735,S1-C2,Frontend_Bound.Frontend_Latency,23.63,% Slots,,rs_events.empty_end,0.00,5.28,
33.952360735,S1-C2,Backend_Bound.Memory_Bound,30.08,% Slots,,,0.00,5.28,
33.952360735,S1-C2,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.28,
33.952360735,S1-C2,Retiring.Microcode_Sequencer,11.18,% Slots,,idq.ms_uops,0.00,5.3,
33.952360735,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.29,
33.952360735,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.952360735,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.97,% Clocks,,,0.00,5.04,
33.952360735,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
33.952360735,S1-C3,Frontend_Bound,30.20,% Slots,,,0.00,5.3,
33.952360735,S1-C3,Backend_Bound,42.64,% Slots,,,0.00,5.3,
33.952360735,S1-C3,Retiring,55.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S1-C3,Frontend_Bound.Frontend_Latency,41.34,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C3,Retiring.Microcode_Sequencer,9.42,% Slots,,idq.ms_uops,0.00,5.28,<==
33.952360735,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C4,Frontend_Bound,34.29,% Slots,,,0.00,5.3,
33.952360735,S1-C4,Backend_Bound,43.02,% Slots,,,0.00,5.3,
33.952360735,S1-C4,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S1-C4,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C4,Backend_Bound.Memory_Bound,33.53,% Slots,,,0.00,5.29,
33.952360735,S1-C4,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.28,
33.952360735,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.29,
33.952360735,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C5,Frontend_Bound,36.88,% Slots,,,0.00,5.3,
33.952360735,S1-C5,Backend_Bound,40.71,% Slots,,,0.00,5.3,<==
33.952360735,S1-C5,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S1-C5,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.03,
33.952360735,S1-C5,Backend_Bound.Memory_Bound,21.98,% Slots,,,0.00,5.29,
33.952360735,S1-C5,Backend_Bound.Core_Bound,18.73,% Slots,,,0.00,5.29,
33.952360735,S1-C5,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.28,
33.952360735,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.29,
33.952360735,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.952360735,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.29,
33.952360735,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.67,% Core_Clocks,,,0.00,5.3,
33.952360735,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
33.952360735,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C6,Frontend_Bound,34.60,% Slots,,,0.00,5.3,
33.952360735,S1-C6,Backend_Bound,42.20,% Slots,,,0.00,5.3,
33.952360735,S1-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S1-C6,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C6,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.29,
33.952360735,S1-C6,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.29,
33.952360735,S1-C6,Retiring.Microcode_Sequencer,14.33,% Slots,,idq.ms_uops,0.00,5.28,
33.952360735,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.3,
33.952360735,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.952360735,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.59,% Clocks,,,0.00,5.04,
33.952360735,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C7,Frontend_Bound,34.65,% Slots,,,0.00,5.3,
33.952360735,S1-C7,Backend_Bound,42.40,% Slots,,,0.00,5.3,
33.952360735,S1-C7,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.952360735,S1-C7,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.29,
33.952360735,S1-C7,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.29,
33.952360735,S1-C7,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.29,
33.952360735,S1-C7,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.28,
33.952360735,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.3,
33.952360735,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.952360735,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.3,
33.952360735,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.952360735,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.952360735,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
33.952360735,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
33.952360735,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C0,Frontend_Bound,26.89,% Slots,,,0.00,5.3,
35.460758723,S0-C0,Backend_Bound,49.56,% Slots,,,0.00,5.3,
35.460758723,S0-C0,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S0-C0,Frontend_Bound.Frontend_Latency,46.92,% Slots,,rs_events.empty_end,0.00,5.03,
35.460758723,S0-C0,Backend_Bound.Memory_Bound,37.37,% Slots,,,0.00,5.03,
35.460758723,S0-C0,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.03,
35.460758723,S0-C0,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.3,
35.460758723,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.43,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
35.460758723,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C1,Frontend_Bound,33.46,% Slots,,,0.00,5.3,
35.460758723,S0-C1,Backend_Bound,18.97,% Slots,,,0.00,5.3,
35.460758723,S0-C1,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.04,<==
35.460758723,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.3,
35.460758723,S0-C1,Backend_Bound.Core_Bound,11.27,% Slots,,,0.00,5.04,
35.460758723,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.3,
35.460758723,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.03,% Core_Clocks,,,0.00,5.3,
35.460758723,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C2,Backend_Bound,69.23,% Slots,,,0.00,5.3,<==
35.460758723,S0-C2,Retiring,24.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S0-C2,Backend_Bound.Memory_Bound,34.63,% Slots,,,0.00,5.03,
35.460758723,S0-C2,Backend_Bound.Core_Bound,34.60,% Slots,,,0.00,5.03,
35.460758723,S0-C2,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
35.460758723,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C3,Frontend_Bound,63.50,% Slots,,,0.00,5.3,
35.460758723,S0-C3,Bad_Speculation,16.97,% Slots,,,0.00,5.3,
35.460758723,S0-C3,Frontend_Bound.Frontend_Bandwidth,85.70,% Slots,,,0.00,5.3,
35.460758723,S0-C3,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.41,% Core_Clocks,,,0.00,5.3,<==
35.460758723,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C4,Frontend_Bound,47.29,% Slots,,,0.00,5.3,
35.460758723,S0-C4,Retiring,15.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S0-C4,Frontend_Bound.Frontend_Latency,18.11,% Slots,,rs_events.empty_end,0.00,5.04,<==
35.460758723,S0-C4,Retiring.Microcode_Sequencer,4.89,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.3,
35.460758723,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
35.460758723,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C5,Frontend_Bound,38.66,% Slots,,,0.00,5.3,
35.460758723,S0-C5,Bad_Speculation,12.51,% Slots,,,0.00,5.3,
35.460758723,S0-C5,Backend_Bound,15.85,% Slots,,,0.00,5.3,
35.460758723,S0-C5,Retiring,45.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S0-C5,Frontend_Bound.Frontend_Latency,32.44,% Slots,,rs_events.empty_end,0.00,5.03,
35.460758723,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.13,% Slots,,,0.00,5.3,
35.460758723,S0-C5,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S0-C5,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.03,
35.460758723,S0-C5,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.3,<==
35.460758723,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.3,
35.460758723,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.19,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.3,
35.460758723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.99,% Core_Clocks,,,0.00,5.04,
35.460758723,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C6,Backend_Bound,73.91,% Slots,,,0.00,5.3,
35.460758723,S0-C6,Backend_Bound.Memory_Bound,78.60,% Slots,,,0.00,5.03,<==
35.460758723,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C7,Frontend_Bound,28.13,% Slots,,,0.00,5.3,
35.460758723,S0-C7,Backend_Bound,49.77,% Slots,,,0.00,5.3,<==
35.460758723,S0-C7,Backend_Bound.Memory_Bound,24.86,% Slots,,,0.00,5.03,
35.460758723,S0-C7,Backend_Bound.Core_Bound,24.91,% Slots,,,0.00,5.03,
35.460758723,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C0,Frontend_Bound,27.57,% Slots,,,0.00,5.3,
35.460758723,S1-C0,Backend_Bound,55.01,% Slots,,,0.00,5.3,
35.460758723,S1-C0,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C0,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.04,
35.460758723,S1-C0,Backend_Bound.Memory_Bound,30.23,% Slots,,,0.00,5.04,
35.460758723,S1-C0,Backend_Bound.Core_Bound,24.77,% Slots,,,0.00,5.04,
35.460758723,S1-C0,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.3,
35.460758723,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
35.460758723,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.98,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
35.460758723,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C1,Frontend_Bound,55.00,% Slots,,,0.00,5.3,
35.460758723,S1-C1,Bad_Speculation,16.00,% Slots,,,0.00,5.3,
35.460758723,S1-C1,Frontend_Bound.Frontend_Bandwidth,53.25,% Slots,,,0.00,5.3,
35.460758723,S1-C1,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.3,<==
35.460758723,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
35.460758723,S1-C2,Backend_Bound,75.34,% Slots,,,0.00,5.3,
35.460758723,S1-C2,Backend_Bound.Memory_Bound,43.71,% Slots,,,0.00,5.03,<==
35.460758723,S1-C2,Backend_Bound.Core_Bound,31.62,% Slots,,,0.00,5.03,
35.460758723,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C3,Frontend_Bound,39.69,% Slots,,,0.00,5.3,<==
35.460758723,S1-C3,Backend_Bound,29.75,% Slots,,,0.00,5.3,
35.460758723,S1-C3,Retiring,31.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C3,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.03,
35.460758723,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.47,% Slots,,,0.00,5.3,
35.460758723,S1-C3,Backend_Bound.Memory_Bound,21.44,% Slots,,,0.00,5.03,
35.460758723,S1-C3,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.3,
35.460758723,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.18,% Core_Clocks,,,0.00,5.3,
35.460758723,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.460758723,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C4,Frontend_Bound,37.58,% Slots,,,0.00,5.3,
35.460758723,S1-C4,Bad_Speculation,10.75,% Slots,,,0.00,5.3,
35.460758723,S1-C4,Backend_Bound,31.95,% Slots,,,0.00,5.3,
35.460758723,S1-C4,Retiring,19.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.70,% Slots,,,0.00,5.3,
35.460758723,S1-C4,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S1-C4,Backend_Bound.Memory_Bound,23.98,% Slots,,,0.00,5.04,
35.460758723,S1-C4,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.06,% Core_Clocks,,,0.00,5.3,<==
35.460758723,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.460758723,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
35.460758723,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
35.460758723,S1-C5,Frontend_Bound,40.98,% Slots,,,0.00,5.3,
35.460758723,S1-C5,Backend_Bound,36.91,% Slots,,,0.00,5.3,
35.460758723,S1-C5,Retiring,20.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C5,Frontend_Bound.Frontend_Latency,26.96,% Slots,,rs_events.empty_end,0.00,5.04,<==
35.460758723,S1-C5,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.04,
35.460758723,S1-C5,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.04,
35.460758723,S1-C5,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.3,
35.460758723,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.460758723,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.96,% Clocks,,,0.00,5.03,
35.460758723,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C6,Frontend_Bound,41.23,% Slots,,,0.00,5.3,
35.460758723,S1-C6,Backend_Bound,36.64,% Slots,,,0.00,5.3,
35.460758723,S1-C6,Retiring,10.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C6,Frontend_Bound.Frontend_Latency,33.92,% Slots,,rs_events.empty_end,0.00,5.04,
35.460758723,S1-C6,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.04,
35.460758723,S1-C6,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.04,
35.460758723,S1-C6,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.3,
35.460758723,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
35.460758723,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
35.460758723,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C7,Frontend_Bound,40.78,% Slots,,,0.00,5.3,
35.460758723,S1-C7,Bad_Speculation,11.17,% Slots,,,0.00,5.3,
35.460758723,S1-C7,Backend_Bound,27.07,% Slots,,,0.00,5.3,
35.460758723,S1-C7,Retiring,7.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
35.460758723,S1-C7,Frontend_Bound.Frontend_Bandwidth,87.54,% Slots,,,0.00,5.3,
35.460758723,S1-C7,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.3,
35.460758723,S1-C7,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.04,
35.460758723,S1-C7,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.04,
35.460758723,S1-C7,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.3,
35.460758723,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.86,% Clocks,,idq.ms_switches,0.00,5.3,
35.460758723,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.36,% Core_Clocks,,,0.00,5.3,<==
35.460758723,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
35.460758723,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
35.460758723,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
35.460758723,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
35.460758723,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
35.460758723,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
35.460758723,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
36.960589721,S0-C0,Frontend_Bound,24.59,% Slots,,,0.00,5.07,
36.960589721,S0-C0,Bad_Speculation,24.49,% Slots,,,0.00,5.07,
36.960589721,S0-C0,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.07,
36.960589721,S0-C0,Bad_Speculation.Branch_Mispredicts,24.19,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.34,
36.960589721,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
36.960589721,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C1,Frontend_Bound,35.15,% Slots,,,0.00,5.07,
36.960589721,S0-C1,Backend_Bound,16.92,% Slots,,,0.00,5.07,
36.960589721,S0-C1,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.07,<==
36.960589721,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.07,
36.960589721,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.34,
36.960589721,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
36.960589721,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.41,% Core_Clocks,,,0.00,5.07,
36.960589721,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.07,
36.960589721,S0-C2,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C2,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.07,
36.960589721,S0-C2,Backend_Bound.Core_Bound,29.41,% Slots,,,0.00,5.07,
36.960589721,S0-C2,Bad_Speculation,11.63,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.07,
36.960589721,S0-C2,Backend_Bound,53.85,% Slots,,,0.00,5.07,<==
36.960589721,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.08,% Core_Clocks,,,0.00,5.08,
36.960589721,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.52,% Core_Clocks,,,0.00,5.35,
36.960589721,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
36.960589721,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C3,Frontend_Bound,26.70,% Slots,,,0.00,5.07,
36.960589721,S0-C3,Bad_Speculation,10.17,% Slots,,,0.00,5.07,
36.960589721,S0-C3,Backend_Bound,36.05,% Slots,,,0.00,5.07,
36.960589721,S0-C3,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.07,
36.960589721,S0-C3,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C3,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.07,
36.960589721,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.34,
36.960589721,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.960589721,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
36.960589721,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C4,Frontend_Bound,34.63,% Slots,,,0.00,5.07,<==
36.960589721,S0-C4,Bad_Speculation,16.13,% Slots,,,0.00,5.07,
36.960589721,S0-C4,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.07,
36.960589721,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.07,
36.960589721,S0-C4,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.35,
36.960589721,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.960589721,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.43,% Core_Clocks,,,0.00,5.07,
36.960589721,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C5,Bad_Speculation,12.41,% Slots,,,0.00,5.07,
36.960589721,S0-C5,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C5,Backend_Bound,20.96,% Slots,,,0.00,5.07,
36.960589721,S0-C5,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.07,
36.960589721,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.34,<==
36.960589721,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C6,Bad_Speculation,12.15,% Slots,,,0.00,5.07,
36.960589721,S0-C6,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C6,Backend_Bound,53.94,% Slots,,,0.00,5.07,
36.960589721,S0-C6,Backend_Bound.Memory_Bound,39.05,% Slots,,,0.00,5.07,
36.960589721,S0-C6,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.07,
36.960589721,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
36.960589721,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.960589721,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.42,% Clocks,,,0.00,5.34,
36.960589721,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C7,Frontend_Bound,21.24,% Slots,,,0.00,5.07,
36.960589721,S0-C7,Bad_Speculation,12.98,% Slots,,,0.00,5.07,
36.960589721,S0-C7,Backend_Bound,40.07,% Slots,,,0.00,5.07,
36.960589721,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.07,
36.960589721,S0-C7,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S0-C7,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.07,
36.960589721,S0-C7,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.07,
36.960589721,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.77,% Core_Clocks,,,0.00,5.07,
36.960589721,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.88,% Core_Clocks,,,0.00,5.34,
36.960589721,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
36.960589721,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C0,Bad_Speculation,14.07,% Slots,,,0.00,5.07,
36.960589721,S1-C0,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C0,Backend_Bound,41.78,% Slots,,,0.00,5.07,
36.960589721,S1-C0,Backend_Bound.Memory_Bound,29.14,% Slots,,,0.00,5.07,
36.960589721,S1-C0,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.07,
36.960589721,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
36.960589721,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C1,Frontend_Bound,42.87,% Slots,,,0.00,5.08,<==
36.960589721,S1-C1,Bad_Speculation,12.42,% Slots,,,0.00,5.08,
36.960589721,S1-C1,Backend_Bound,18.77,% Slots,,,0.00,5.08,
36.960589721,S1-C1,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
36.960589721,S1-C1,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C1,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.07,
36.960589721,S1-C1,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.34,
36.960589721,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.34,
36.960589721,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.33,
36.960589721,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C2,Frontend_Bound,46.60,% Slots,,,0.00,5.07,
36.960589721,S1-C2,Bad_Speculation,11.38,% Slots,,,0.00,5.07,
36.960589721,S1-C2,Backend_Bound,24.37,% Slots,,,0.00,5.07,
36.960589721,S1-C2,Retiring,23.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
36.960589721,S1-C2,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.07,
36.960589721,S1-C2,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C2,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.07,
36.960589721,S1-C2,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.07,
36.960589721,S1-C2,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.34,
36.960589721,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.34,
36.960589721,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.960589721,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.61,% Clocks,,idq.ms_switches,0.00,5.34,
36.960589721,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
36.960589721,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.960589721,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C3,Frontend_Bound,34.34,% Slots,,,0.00,5.34,
36.960589721,S1-C3,Bad_Speculation,17.72,% Slots,,,0.00,5.34,
36.960589721,S1-C3,Backend_Bound,14.92,% Slots,,,0.00,5.34,
36.960589721,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.33,% Slots,,,0.00,5.34,<==
36.960589721,S1-C3,Bad_Speculation.Branch_Mispredicts,17.44,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C3,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.07,
36.960589721,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.27,% Core_Clocks,,,0.00,5.07,
36.960589721,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.78,% Core_Clocks,,,0.00,5.34,
36.960589721,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C4,Frontend_Bound,34.10,% Slots,,,0.00,5.34,
36.960589721,S1-C4,Bad_Speculation,19.16,% Slots,,,0.00,5.34,
36.960589721,S1-C4,Backend_Bound,15.42,% Slots,,,0.00,5.34,
36.960589721,S1-C4,Retiring,11.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
36.960589721,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.33,
36.960589721,S1-C4,Bad_Speculation.Branch_Mispredicts,18.25,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C4,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.07,
36.960589721,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.10,% Clocks,,idq.ms_switches,0.00,5.34,
36.960589721,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.63,% Core_Clocks,,,0.00,5.07,<==
36.960589721,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C5,Frontend_Bound,44.11,% Slots,,,0.00,5.34,
36.960589721,S1-C5,Bad_Speculation,10.56,% Slots,,,0.00,5.34,
36.960589721,S1-C5,Backend_Bound,28.11,% Slots,,,0.00,5.34,
36.960589721,S1-C5,Retiring,24.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
36.960589721,S1-C5,Frontend_Bound.Frontend_Bandwidth,37.97,% Slots,,,0.00,5.34,
36.960589721,S1-C5,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C5,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.07,
36.960589721,S1-C5,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.07,
36.960589721,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.90,% Clocks,,idq.ms_switches,0.00,5.33,
36.960589721,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.17,% Core_Clocks,,,0.00,5.07,<==
36.960589721,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C6,Frontend_Bound,25.37,% Slots,,,0.00,5.34,
36.960589721,S1-C6,Bad_Speculation,16.70,% Slots,,,0.00,5.34,
36.960589721,S1-C6,Backend_Bound,32.12,% Slots,,,0.00,5.34,
36.960589721,S1-C6,Frontend_Bound.Frontend_Latency,17.46,% Slots,,rs_events.empty_end,0.00,5.24,
36.960589721,S1-C6,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.07,
36.960589721,S1-C6,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.07,
36.960589721,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.33,
36.960589721,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
36.960589721,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
36.960589721,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C7,Frontend_Bound,33.17,% Slots,,,0.00,5.34,
36.960589721,S1-C7,Backend_Bound,17.79,% Slots,,,0.00,5.34,
36.960589721,S1-C7,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.24,
36.960589721,S1-C7,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.08,
36.960589721,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.33,
36.960589721,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
36.960589721,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
36.960589721,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
36.960589721,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
36.960589721,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
38.464412843,S0-C0,Frontend_Bound,36.68,% Slots,,,0.00,5.33,
38.464412843,S0-C0,Bad_Speculation,26.69,% Slots,,,0.00,5.33,
38.464412843,S0-C0,Frontend_Bound.Frontend_Latency,25.14,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S0-C0,Bad_Speculation.Branch_Mispredicts,26.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.464412843,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.32,
38.464412843,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
38.464412843,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
38.464412843,S0-C1,Frontend_Bound,34.89,% Slots,,,0.00,5.33,
38.464412843,S0-C1,Bad_Speculation,11.09,% Slots,,,0.00,5.33,
38.464412843,S0-C1,Backend_Bound,12.23,% Slots,,,0.00,5.33,
38.464412843,S0-C1,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,0.00,5.32,<==
38.464412843,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.32,
38.464412843,S0-C1,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.464412843,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.32,
38.464412843,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
38.464412843,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.54,% Core_Clocks,,,0.00,5.33,
38.464412843,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.33,% Core_Clocks,,,0.00,5.32,
38.464412843,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
38.464412843,S0-C2,Frontend_Bound,21.39,% Slots,,,0.00,5.33,
38.464412843,S0-C2,Bad_Speculation,14.21,% Slots,,,0.00,5.33,
38.464412843,S0-C2,Backend_Bound,47.28,% Slots,,,0.00,5.33,
38.464412843,S0-C2,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S0-C2,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S0-C2,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.32,
38.464412843,S0-C2,Backend_Bound.Core_Bound,31.25,% Slots,,,0.00,5.32,
38.464412843,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.32,
38.464412843,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
38.464412843,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
38.464412843,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
38.464412843,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.32,<==
38.464412843,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C3,Frontend_Bound,40.74,% Slots,,,0.00,5.33,
38.464412843,S0-C3,Bad_Speculation,25.30,% Slots,,,0.00,5.33,
38.464412843,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.33,
38.464412843,S0-C3,Bad_Speculation.Branch_Mispredicts,24.91,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.96,% Core_Clocks,,,0.00,5.33,<==
38.464412843,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C4,Frontend_Bound,31.89,% Slots,,,0.00,5.33,
38.464412843,S0-C4,Bad_Speculation,29.04,% Slots,,,0.00,5.33,
38.464412843,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.33,<==
38.464412843,S0-C4,Bad_Speculation.Branch_Mispredicts,28.69,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.27,% Core_Clocks,,,0.00,5.32,
38.464412843,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.55,% Core_Clocks,,,0.00,5.32,
38.464412843,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C5,Frontend_Bound,32.55,% Slots,,,0.00,5.32,
38.464412843,S0-C5,Bad_Speculation,19.47,% Slots,,,0.00,5.32,
38.464412843,S0-C5,Backend_Bound,22.32,% Slots,,,0.00,5.32,
38.464412843,S0-C5,Retiring,6.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.464412843,S0-C5,Frontend_Bound.Frontend_Latency,29.59,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S0-C5,Bad_Speculation.Branch_Mispredicts,19.34,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S0-C5,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.32,
38.464412843,S0-C5,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.32,
38.464412843,S0-C5,Retiring.Microcode_Sequencer,1.51,% Slots,,idq.ms_uops,0.00,5.06,
38.464412843,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,0.00,5.32,
38.464412843,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.44,% Clocks,,idq.ms_switches,0.00,5.32,
38.464412843,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C6,Frontend_Bound,29.75,% Slots,,,0.00,5.33,
38.464412843,S0-C6,Bad_Speculation,15.99,% Slots,,,0.00,5.33,
38.464412843,S0-C6,Backend_Bound,23.56,% Slots,,,0.00,5.33,
38.464412843,S0-C6,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.35,% Slots,,,0.00,5.33,
38.464412843,S0-C6,Bad_Speculation.Branch_Mispredicts,15.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.464412843,S0-C6,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.32,
38.464412843,S0-C6,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.32,
38.464412843,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.32,
38.464412843,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.26,% Core_Clocks,,,0.00,5.33,
38.464412843,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.67,% Core_Clocks,,,0.00,5.32,
38.464412843,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
38.464412843,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.32,
38.464412843,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
38.464412843,S0-C7,Frontend_Bound,29.44,% Slots,,,0.00,5.33,
38.464412843,S0-C7,Bad_Speculation,14.93,% Slots,,,0.00,5.33,
38.464412843,S0-C7,Backend_Bound,21.68,% Slots,,,0.00,5.33,
38.464412843,S0-C7,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S0-C7,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S0-C7,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.32,
38.464412843,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C0,Frontend_Bound,49.05,% Slots,,,0.00,5.32,
38.464412843,S1-C0,Bad_Speculation,25.51,% Slots,,,0.00,5.32,
38.464412843,S1-C0,Frontend_Bound.Frontend_Latency,44.98,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.47,% Slots,,,0.00,5.32,
38.464412843,S1-C0,Bad_Speculation.Branch_Mispredicts,24.87,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.31,% Core_Clocks,,,0.00,5.33,
38.464412843,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C1,Frontend_Bound,35.36,% Slots,,,0.00,5.32,
38.464412843,S1-C1,Bad_Speculation,13.71,% Slots,,,0.00,5.32,
38.464412843,S1-C1,Backend_Bound,22.41,% Slots,,,0.00,5.32,
38.464412843,S1-C1,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C1,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C1,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.32,
38.464412843,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.32,
38.464412843,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
38.464412843,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C2,Frontend_Bound,40.04,% Slots,,,0.00,5.32,<==
38.464412843,S1-C2,Bad_Speculation,12.66,% Slots,,,0.00,5.32,
38.464412843,S1-C2,Backend_Bound,19.43,% Slots,,,0.00,5.32,
38.464412843,S1-C2,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.97,% Slots,,,0.00,5.32,
38.464412843,S1-C2,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.464412843,S1-C2,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.32,
38.464412843,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.32,
38.464412843,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.464412843,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.07,% Core_Clocks,,,0.00,5.32,
38.464412843,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.51,% Core_Clocks,,,0.00,5.32,
38.464412843,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
38.464412843,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
38.464412843,S1-C3,Frontend_Bound,33.26,% Slots,,,0.00,5.33,
38.464412843,S1-C3,Bad_Speculation,16.68,% Slots,,,0.00,5.33,
38.464412843,S1-C3,Backend_Bound,24.38,% Slots,,,0.00,5.33,
38.464412843,S1-C3,Frontend_Bound.Frontend_Latency,32.03,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C3,Bad_Speculation.Branch_Mispredicts,16.39,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C3,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.32,
38.464412843,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.32,
38.464412843,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
38.464412843,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
38.464412843,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C4,Bad_Speculation,17.92,% Slots,,,0.00,5.32,
38.464412843,S1-C4,Bad_Speculation.Branch_Mispredicts,17.74,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C4,Backend_Bound,22.95,% Slots,,,0.00,5.32,
38.464412843,S1-C4,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.32,
38.464412843,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
38.464412843,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C5,Bad_Speculation,11.05,% Slots,,,0.00,5.33,
38.464412843,S1-C5,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C5,Backend_Bound,30.71,% Slots,,,0.00,5.33,
38.464412843,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
38.464412843,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C6,Frontend_Bound,38.39,% Slots,,,0.00,5.33,
38.464412843,S1-C6,Bad_Speculation,15.42,% Slots,,,0.00,5.33,
38.464412843,S1-C6,Backend_Bound,22.03,% Slots,,,0.00,5.33,
38.464412843,S1-C6,Retiring,9.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
38.464412843,S1-C6,Frontend_Bound.Frontend_Latency,68.67,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C6,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C6,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.32,
38.464412843,S1-C6,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.06,
38.464412843,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.33,% Clocks,,,0.00,5.32,
38.464412843,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.32,
38.464412843,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C7,Frontend_Bound,32.21,% Slots,,,0.00,5.33,
38.464412843,S1-C7,Bad_Speculation,18.11,% Slots,,,0.00,5.33,
38.464412843,S1-C7,Backend_Bound,13.48,% Slots,,,0.00,5.33,
38.464412843,S1-C7,Frontend_Bound.Frontend_Latency,31.08,% Slots,,rs_events.empty_end,0.00,5.32,
38.464412843,S1-C7,Bad_Speculation.Branch_Mispredicts,17.93,% Slots,,br_misp_retired.all_branches,0.00,5.06,
38.464412843,S1-C7,Backend_Bound.Memory_Bound,96.10,% Slots,,,0.00,5.32,
38.464412843,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
38.464412843,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
38.464412843,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
38.464412843,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
38.464412843,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
38.464412843,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
38.464412843,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
38.464412843,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
38.464412843,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C0,Bad_Speculation,13.98,% Slots,,,0.00,5.04,
39.968048387,S0-C0,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S0-C0,Backend_Bound,38.61,% Slots,,,0.00,5.04,
39.968048387,S0-C0,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.04,
39.968048387,S0-C0,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.04,
39.968048387,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
39.968048387,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C1,Bad_Speculation,10.48,% Slots,,,0.00,5.04,
39.968048387,S0-C1,Bad_Speculation.Branch_Mispredicts,10.34,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S0-C1,Backend_Bound,42.96,% Slots,,,0.00,5.04,
39.968048387,S0-C1,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.04,
39.968048387,S0-C1,Backend_Bound.Core_Bound,24.51,% Slots,,,0.00,5.04,
39.968048387,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
39.968048387,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.13,% Clocks,,,0.00,5.32,<==
39.968048387,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C2,Frontend_Bound,34.30,% Slots,,,0.00,5.05,<==
39.968048387,S0-C2,Bad_Speculation,10.28,% Slots,,,0.00,5.05,
39.968048387,S0-C2,Backend_Bound,16.09,% Slots,,,0.00,5.05,
39.968048387,S0-C2,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.05,
39.968048387,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.05,
39.968048387,S0-C2,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S0-C2,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.05,
39.968048387,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.05,
39.968048387,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.29,% Core_Clocks,,,0.00,5.31,
39.968048387,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C3,Frontend_Bound,30.34,% Slots,,,0.00,5.04,
39.968048387,S0-C3,Bad_Speculation,11.51,% Slots,,,0.00,5.04,
39.968048387,S0-C3,Backend_Bound,38.41,% Slots,,,0.00,5.04,
39.968048387,S0-C3,Retiring,31.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
39.968048387,S0-C3,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S0-C3,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.04,
39.968048387,S0-C3,Backend_Bound.Core_Bound,23.89,% Slots,,,0.00,5.04,<==
39.968048387,S0-C3,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.04,
39.968048387,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.54,% Clocks,,idq.ms_switches,0.00,5.06,
39.968048387,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
39.968048387,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C4,Bad_Speculation,10.40,% Slots,,,0.00,5.05,
39.968048387,S0-C4,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S0-C4,Backend_Bound,49.92,% Slots,,,0.00,5.05,
39.968048387,S0-C4,Retiring,21.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
39.968048387,S0-C4,Backend_Bound.Memory_Bound,34.72,% Slots,,,0.00,5.05,
39.968048387,S0-C4,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.05,
39.968048387,S0-C4,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.05,
39.968048387,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.05,
39.968048387,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
39.968048387,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C5,Frontend_Bound,39.01,% Slots,,,0.00,5.04,<==
39.968048387,S0-C5,Bad_Speculation,11.30,% Slots,,,0.00,5.04,
39.968048387,S0-C5,Backend_Bound,24.87,% Slots,,,0.00,5.04,
39.968048387,S0-C5,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
39.968048387,S0-C5,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.04,
39.968048387,S0-C5,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S0-C5,Backend_Bound.Memory_Bound,28.11,% Slots,,,0.00,5.04,
39.968048387,S0-C5,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.04,
39.968048387,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.06,
39.968048387,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.06,
39.968048387,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.73,% Core_Clocks,,,0.00,5.31,
39.968048387,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.84,% Core_Clocks,,,0.00,5.32,
39.968048387,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
39.968048387,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
39.968048387,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
39.968048387,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C6,Backend_Bound,54.59,% Slots,,,0.00,5.04,
39.968048387,S0-C6,Backend_Bound.Memory_Bound,36.86,% Slots,,,0.00,5.04,
39.968048387,S0-C6,Backend_Bound.Core_Bound,17.73,% Slots,,,0.00,5.04,
39.968048387,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
39.968048387,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C7,Bad_Speculation,12.89,% Slots,,,0.00,5.04,
39.968048387,S0-C7,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S0-C7,Backend_Bound,50.14,% Slots,,,0.00,5.04,
39.968048387,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
39.968048387,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
39.968048387,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C0,Backend_Bound,36.86,% Slots,,,0.00,5.04,
39.968048387,S1-C0,Backend_Bound.Memory_Bound,28.34,% Slots,,,0.00,5.04,
39.968048387,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
39.968048387,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C1,Frontend_Bound,28.42,% Slots,,,0.00,5.04,
39.968048387,S1-C1,Backend_Bound,42.43,% Slots,,,0.00,5.04,<==
39.968048387,S1-C1,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
39.968048387,S1-C1,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.04,
39.968048387,S1-C1,Backend_Bound.Core_Bound,19.85,% Slots,,,0.00,5.04,
39.968048387,S1-C1,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.04,
39.968048387,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.05,
39.968048387,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
39.968048387,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.10,% Clocks,,,0.00,5.2,
39.968048387,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C2,Frontend_Bound,24.00,% Slots,,,0.00,5.04,
39.968048387,S1-C2,Bad_Speculation,12.32,% Slots,,,0.00,5.04,
39.968048387,S1-C2,Backend_Bound,39.29,% Slots,,,0.00,5.04,
39.968048387,S1-C2,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S1-C2,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S1-C2,Backend_Bound.Memory_Bound,29.07,% Slots,,,0.00,5.04,
39.968048387,S1-C2,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.04,
39.968048387,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.05,
39.968048387,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
39.968048387,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C3,Frontend_Bound,34.96,% Slots,,,0.00,5.04,<==
39.968048387,S1-C3,Bad_Speculation,11.16,% Slots,,,0.00,5.04,
39.968048387,S1-C3,Backend_Bound,26.22,% Slots,,,0.00,5.04,
39.968048387,S1-C3,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.04,
39.968048387,S1-C3,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S1-C3,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.04,
39.968048387,S1-C3,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.04,
39.968048387,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.05,
39.968048387,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.10,% Core_Clocks,,,0.00,5.31,
39.968048387,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.10,% Core_Clocks,,,0.00,5.31,
39.968048387,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
39.968048387,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C4,Bad_Speculation,10.25,% Slots,,,0.00,5.04,
39.968048387,S1-C4,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S1-C4,Backend_Bound,44.22,% Slots,,,0.00,5.04,<==
39.968048387,S1-C4,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.04,
39.968048387,S1-C4,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.04,
39.968048387,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
39.968048387,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.60,% Clocks,,,0.00,5.2,
39.968048387,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C5,Frontend_Bound,20.05,% Slots,,,0.00,5.04,
39.968048387,S1-C5,Backend_Bound,42.36,% Slots,,,0.00,5.04,
39.968048387,S1-C5,Retiring,46.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
39.968048387,S1-C5,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S1-C5,Backend_Bound.Memory_Bound,31.56,% Slots,,,0.00,5.04,
39.968048387,S1-C5,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.04,
39.968048387,S1-C5,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.31,<==
39.968048387,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.06,
39.968048387,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.39,% Clocks,,idq.ms_switches,0.00,5.06,
39.968048387,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
39.968048387,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.93,% Clocks,,,0.00,5.2,
39.968048387,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C6,Frontend_Bound,20.35,% Slots,,,0.00,5.04,
39.968048387,S1-C6,Bad_Speculation,13.64,% Slots,,,0.00,5.04,
39.968048387,S1-C6,Backend_Bound,38.19,% Slots,,,0.00,5.04,
39.968048387,S1-C6,Frontend_Bound.Frontend_Latency,16.31,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S1-C6,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.04,
39.968048387,S1-C6,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.04,
39.968048387,S1-C6,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.04,
39.968048387,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
39.968048387,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,17.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
39.968048387,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.24,% Clocks,,,0.00,5.21,
39.968048387,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C7,Frontend_Bound,32.70,% Slots,,,0.00,5.04,
39.968048387,S1-C7,Backend_Bound,31.72,% Slots,,,0.00,5.04,
39.968048387,S1-C7,Retiring,32.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
39.968048387,S1-C7,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.04,
39.968048387,S1-C7,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.04,
39.968048387,S1-C7,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.04,
39.968048387,S1-C7,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.05,
39.968048387,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.05,% Clocks,,,0.00,5.05,
39.968048387,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
39.968048387,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.05,
39.968048387,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
39.968048387,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
39.968048387,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.21,
39.968048387,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
39.968048387,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
39.968048387,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
41.486839627,S0-C0,Backend_Bound,53.86,% Slots,,,0.00,5.26,
41.486839627,S0-C0,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.26,<==
41.486839627,S0-C0,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.26,
41.486839627,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
41.486839627,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
41.486839627,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
41.486839627,S0-C1,Frontend_Bound,34.15,% Slots,,,0.00,5.26,
41.486839627,S0-C1,Bad_Speculation,15.47,% Slots,,,0.00,5.26,
41.486839627,S0-C1,Retiring,21.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.486839627,S0-C1,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S0-C1,Frontend_Bound.Frontend_Bandwidth,24.82,% Slots,,,0.00,5.26,<==
41.486839627,S0-C1,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C1,Retiring.Microcode_Sequencer,1.68,% Slots,,idq.ms_uops,0.00,5.26,
41.486839627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
41.486839627,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,0.00,5.26,
41.486839627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.34,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.53,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
41.486839627,S0-C2,Frontend_Bound,33.74,% Slots,,,0.00,5.26,
41.486839627,S0-C2,Bad_Speculation,10.92,% Slots,,,0.00,5.26,
41.486839627,S0-C2,Backend_Bound,14.60,% Slots,,,0.00,5.26,
41.486839627,S0-C2,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.26,<==
41.486839627,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.26,
41.486839627,S0-C2,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C2,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.26,
41.486839627,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.26,
41.486839627,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.12,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
41.486839627,S0-C3,Frontend_Bound,35.18,% Slots,,,0.00,5.26,
41.486839627,S0-C3,Bad_Speculation,19.08,% Slots,,,0.00,5.26,
41.486839627,S0-C3,Backend_Bound,13.18,% Slots,,,0.00,5.26,
41.486839627,S0-C3,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S0-C3,Bad_Speculation.Branch_Mispredicts,18.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.26,
41.486839627,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
41.486839627,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.26,
41.486839627,S0-C4,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C4,Backend_Bound.Memory_Bound,16.94,% Slots,,,0.00,5.26,
41.486839627,S0-C4,Backend_Bound.Core_Bound,23.04,% Slots,,,0.00,5.26,<==
41.486839627,S0-C4,Bad_Speculation,11.71,% Slots,,,0.00,5.26,
41.486839627,S0-C4,Backend_Bound,39.98,% Slots,,,0.00,5.26,
41.486839627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.02,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.80,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
41.486839627,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C5,Frontend_Bound,24.89,% Slots,,,0.00,5.26,<==
41.486839627,S0-C5,Bad_Speculation,20.60,% Slots,,,0.00,5.26,
41.486839627,S0-C5,Backend_Bound,10.61,% Slots,,,0.00,5.26,
41.486839627,S0-C5,Frontend_Bound.Frontend_Latency,16.67,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.69,% Slots,,,0.00,5.26,
41.486839627,S0-C5,Bad_Speculation.Branch_Mispredicts,20.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
41.486839627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.33,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.23,% Core_Clocks,,,0.00,5.26,
41.486839627,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
41.486839627,S0-C6,Bad_Speculation,17.01,% Slots,,,0.00,5.26,
41.486839627,S0-C6,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C6,Backend_Bound,36.55,% Slots,,,0.00,5.26,
41.486839627,S0-C6,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.26,
41.486839627,S0-C6,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.26,
41.486839627,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.76,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
41.486839627,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.87,% Clocks,,,0.00,5.18,<==
41.486839627,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C7,Frontend_Bound,31.95,% Slots,,,0.00,5.26,
41.486839627,S0-C7,Bad_Speculation,15.78,% Slots,,,0.00,5.26,
41.486839627,S0-C7,Frontend_Bound.Frontend_Latency,22.25,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.56,% Slots,,,0.00,5.26,
41.486839627,S0-C7,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.26,
41.486839627,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
41.486839627,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.49,% Core_Clocks,,,0.00,5.25,
41.486839627,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C0,Frontend_Bound,23.79,% Slots,,,0.00,5.26,
41.486839627,S1-C0,Bad_Speculation,10.62,% Slots,,,0.00,5.26,
41.486839627,S1-C0,Backend_Bound,36.40,% Slots,,,0.00,5.26,
41.486839627,S1-C0,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S1-C0,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C0,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.25,
41.486839627,S1-C0,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.25,
41.486839627,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.26,
41.486839627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
41.486839627,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C1,Frontend_Bound,26.37,% Slots,,,0.00,5.26,
41.486839627,S1-C1,Bad_Speculation,12.83,% Slots,,,0.00,5.26,
41.486839627,S1-C1,Backend_Bound,28.14,% Slots,,,0.00,5.26,
41.486839627,S1-C1,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.26,
41.486839627,S1-C1,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C1,Backend_Bound.Memory_Bound,28.02,% Slots,,,0.00,5.25,<==
41.486839627,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.26,
41.486839627,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.98,% Core_Clocks,,,0.00,5.26,
41.486839627,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.78,% Core_Clocks,,,0.00,5.26,
41.486839627,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.486839627,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.486839627,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C2,Frontend_Bound,26.72,% Slots,,,0.00,5.26,
41.486839627,S1-C2,Bad_Speculation,14.29,% Slots,,,0.00,5.26,
41.486839627,S1-C2,Backend_Bound,29.33,% Slots,,,0.00,5.26,
41.486839627,S1-C2,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S1-C2,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C2,Backend_Bound.Memory_Bound,41.11,% Slots,,,0.00,5.26,
41.486839627,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.26,
41.486839627,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
41.486839627,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C3,Frontend_Bound,39.28,% Slots,,,0.00,5.26,
41.486839627,S1-C3,Bad_Speculation,11.00,% Slots,,,0.00,5.26,
41.486839627,S1-C3,Backend_Bound,24.17,% Slots,,,0.00,5.26,
41.486839627,S1-C3,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.26,
41.486839627,S1-C3,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C3,Backend_Bound.Memory_Bound,14.43,% Slots,,,0.00,5.26,
41.486839627,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.27,
41.486839627,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
41.486839627,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.48,% Core_Clocks,,,0.00,5.26,
41.486839627,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
41.486839627,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C4,Frontend_Bound,21.83,% Slots,,,0.00,5.27,
41.486839627,S1-C4,Bad_Speculation,13.38,% Slots,,,0.00,5.27,
41.486839627,S1-C4,Backend_Bound,33.56,% Slots,,,0.00,5.27,
41.486839627,S1-C4,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.26,
41.486839627,S1-C4,Frontend_Bound.Frontend_Bandwidth,28.23,% Slots,,,0.00,5.26,
41.486839627,S1-C4,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C4,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.26,
41.486839627,S1-C4,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.26,<==
41.486839627,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.26,
41.486839627,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.90,% Core_Clocks,,,0.00,5.26,
41.486839627,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.15,% Core_Clocks,,,0.00,5.27,
41.486839627,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
41.486839627,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C5,Bad_Speculation,12.49,% Slots,,,0.00,5.27,
41.486839627,S1-C5,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C5,Backend_Bound,40.66,% Slots,,,0.00,5.27,<==
41.486839627,S1-C5,Backend_Bound.Memory_Bound,21.65,% Slots,,,0.00,5.26,
41.486839627,S1-C5,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.26,
41.486839627,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
41.486839627,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.92,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
41.486839627,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
41.486839627,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C6,Bad_Speculation,11.72,% Slots,,,0.00,5.27,
41.486839627,S1-C6,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C6,Backend_Bound,43.07,% Slots,,,0.00,5.27,<==
41.486839627,S1-C6,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.26,
41.486839627,S1-C6,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.26,
41.486839627,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.45,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
41.486839627,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C7,Bad_Speculation,12.26,% Slots,,,0.00,5.26,
41.486839627,S1-C7,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.26,
41.486839627,S1-C7,Backend_Bound,39.69,% Slots,,,0.00,5.26,
41.486839627,S1-C7,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.26,
41.486839627,S1-C7,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.26,
41.486839627,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
41.486839627,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
41.486839627,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
41.486839627,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
41.486839627,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
41.486839627,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
43.008114995,S0-C0,Bad_Speculation,11.01,% Slots,,,0.00,5.28,
43.008114995,S0-C0,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S0-C0,Backend_Bound,57.73,% Slots,,,0.00,5.28,
43.008114995,S0-C0,Backend_Bound.Memory_Bound,35.97,% Slots,,,0.00,5.27,
43.008114995,S0-C0,Backend_Bound.Core_Bound,21.76,% Slots,,,0.00,5.27,
43.008114995,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
43.008114995,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.14,% Clocks,,,0.00,5.26,
43.008114995,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
43.008114995,S0-C1,Frontend_Bound,36.29,% Slots,,,0.00,5.28,
43.008114995,S0-C1,Bad_Speculation,12.26,% Slots,,,0.00,5.28,
43.008114995,S0-C1,Backend_Bound,11.40,% Slots,,,0.00,5.28,
43.008114995,S0-C1,Frontend_Bound.Frontend_Latency,34.13,% Slots,,rs_events.empty_end,0.00,5.27,<==
43.008114995,S0-C1,Frontend_Bound.Frontend_Bandwidth,25.39,% Slots,,,0.00,5.11,
43.008114995,S0-C1,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S0-C1,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.27,
43.008114995,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.28,
43.008114995,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
43.008114995,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.07,% Core_Clocks,,,0.00,5.27,
43.008114995,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
43.008114995,S0-C2,Frontend_Bound,53.73,% Slots,,,0.00,5.28,
43.008114995,S0-C2,Bad_Speculation,25.25,% Slots,,,0.00,5.28,
43.008114995,S0-C2,Retiring,15.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
43.008114995,S0-C2,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.27,<==
43.008114995,S0-C2,Bad_Speculation.Branch_Mispredicts,23.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S0-C2,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.28,
43.008114995,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.28,
43.008114995,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.008114995,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.62,% Clocks,,idq.ms_switches,0.00,5.28,
43.008114995,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
43.008114995,S0-C3,Frontend_Bound,33.36,% Slots,,,0.00,5.28,
43.008114995,S0-C3,Backend_Bound,40.56,% Slots,,,0.00,5.28,
43.008114995,S0-C3,Retiring,14.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
43.008114995,S0-C3,Backend_Bound.Core_Bound,68.65,% Slots,,,0.00,5.27,
43.008114995,S0-C3,Retiring.Microcode_Sequencer,10.76,% Slots,,idq.ms_uops,0.00,5.28,
43.008114995,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.28,
43.008114995,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
43.008114995,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.28,
43.008114995,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.08,% Clocks,,,0.00,5.22,<==
43.008114995,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
43.008114995,S0-C4,Backend_Bound,75.12,% Slots,,,0.00,5.28,<==
43.008114995,S0-C4,Retiring,45.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
43.008114995,S0-C4,Backend_Bound.Memory_Bound,37.63,% Slots,,,0.00,5.28,
43.008114995,S0-C4,Backend_Bound.Core_Bound,37.49,% Slots,,,0.00,5.28,
43.008114995,S0-C4,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.28,
43.008114995,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.92,% Clocks,,idq.ms_switches,0.00,5.28,
43.008114995,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
43.008114995,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
43.008114995,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.49,% Clocks,,,0.00,5.22,
43.008114995,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
43.008114995,S0-C5,Backend_Bound,77.56,% Slots,,,0.00,5.28,
43.008114995,S0-C5,Backend_Bound.Memory_Bound,29.34,% Slots,,,0.00,5.27,
43.008114995,S0-C5,Backend_Bound.Core_Bound,48.22,% Slots,,,0.00,5.27,<==
43.008114995,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S0-C6,Bad_Speculation,14.27,% Slots,,,0.00,5.28,
43.008114995,S0-C6,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S0-C6,Backend_Bound,41.04,% Slots,,,0.00,5.28,
43.008114995,S0-C6,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.27,
43.008114995,S0-C6,Backend_Bound.Core_Bound,26.03,% Slots,,,0.00,5.27,
43.008114995,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.77,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.54,
43.008114995,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
43.008114995,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.99,% Clocks,,,0.00,5.26,<==
43.008114995,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S0-C7,Frontend_Bound,34.87,% Slots,,,0.00,5.28,
43.008114995,S0-C7,Bad_Speculation,17.93,% Slots,,,0.00,5.28,
43.008114995,S0-C7,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.27,
43.008114995,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.79,% Slots,,,0.00,5.12,
43.008114995,S0-C7,Bad_Speculation.Branch_Mispredicts,17.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.28,
43.008114995,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.008114995,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.20,% Core_Clocks,,,0.00,5.28,<==
43.008114995,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S1-C0,Frontend_Bound,36.40,% Slots,,,0.00,5.28,
43.008114995,S1-C0,Backend_Bound,14.60,% Slots,,,0.00,5.28,
43.008114995,S1-C0,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.27,<==
43.008114995,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.13,
43.008114995,S1-C0,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.27,
43.008114995,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.28,
43.008114995,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
43.008114995,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.48,% Core_Clocks,,,0.00,5.28,
43.008114995,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S1-C1,Frontend_Bound,22.24,% Slots,,,0.00,5.28,
43.008114995,S1-C1,Backend_Bound,47.53,% Slots,,,0.00,5.28,
43.008114995,S1-C1,Backend_Bound.Memory_Bound,34.84,% Slots,,,0.00,5.27,
43.008114995,S1-C1,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.27,
43.008114995,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
43.008114995,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.36,% Clocks,,,0.00,5.22,
43.008114995,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S1-C2,Frontend_Bound,45.89,% Slots,,,0.00,5.28,
43.008114995,S1-C2,Bad_Speculation,20.04,% Slots,,,0.00,5.28,
43.008114995,S1-C2,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
43.008114995,S1-C2,Frontend_Bound.Frontend_Bandwidth,48.19,% Slots,,,0.00,5.14,
43.008114995,S1-C2,Bad_Speculation.Branch_Mispredicts,18.82,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C2,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.28,
43.008114995,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.28,
43.008114995,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.42,% Core_Clocks,,,0.00,5.28,<==
43.008114995,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
43.008114995,S1-C3,Frontend_Bound,31.39,% Slots,,,0.00,5.29,
43.008114995,S1-C3,Bad_Speculation,18.59,% Slots,,,0.00,5.29,
43.008114995,S1-C3,Backend_Bound,20.58,% Slots,,,0.00,5.29,
43.008114995,S1-C3,Retiring,39.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
43.008114995,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.35,% Slots,,,0.00,5.14,
43.008114995,S1-C3,Bad_Speculation.Branch_Mispredicts,17.36,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C3,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.27,
43.008114995,S1-C3,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.28,<==
43.008114995,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.51,% Clocks,,idq.ms_switches,0.00,5.28,
43.008114995,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.54,% Core_Clocks,,,0.00,5.28,
43.008114995,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
43.008114995,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.008114995,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
43.008114995,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
43.008114995,S1-C4,Frontend_Bound,33.92,% Slots,,,0.00,5.28,
43.008114995,S1-C4,Bad_Speculation,16.28,% Slots,,,0.00,5.28,
43.008114995,S1-C4,Backend_Bound,25.13,% Slots,,,0.00,5.28,
43.008114995,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.37,% Slots,,,0.00,5.14,
43.008114995,S1-C4,Bad_Speculation.Branch_Mispredicts,16.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C4,Backend_Bound.Core_Bound,31.97,% Slots,,,0.00,5.27,
43.008114995,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.53,% Core_Clocks,,,0.00,5.28,<==
43.008114995,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
43.008114995,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.63,% Slots,,,0.00,5.14,
43.008114995,S1-C5,Bad_Speculation.Branch_Mispredicts,19.12,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C5,Backend_Bound.Core_Bound,42.47,% Slots,,,0.00,5.27,<==
43.008114995,S1-C5,Bad_Speculation,20.45,% Slots,,,0.00,5.28,
43.008114995,S1-C5,Backend_Bound,29.76,% Slots,,,0.00,5.28,
43.008114995,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.28,
43.008114995,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
43.008114995,S1-C6,Frontend_Bound,22.26,% Slots,,,0.00,5.29,
43.008114995,S1-C6,Bad_Speculation,17.64,% Slots,,,0.00,5.29,
43.008114995,S1-C6,Backend_Bound,20.12,% Slots,,,0.00,5.29,
43.008114995,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.14,
43.008114995,S1-C6,Bad_Speculation.Branch_Mispredicts,17.47,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C6,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.28,
43.008114995,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.44,% Core_Clocks,,,0.00,5.28,<==
43.008114995,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,21.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
43.008114995,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.008114995,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
43.008114995,S1-C7,Frontend_Bound,26.63,% Slots,,,0.00,5.28,
43.008114995,S1-C7,Bad_Speculation,16.40,% Slots,,,0.00,5.28,
43.008114995,S1-C7,Backend_Bound,28.78,% Slots,,,0.00,5.28,
43.008114995,S1-C7,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.27,
43.008114995,S1-C7,Frontend_Bound.Frontend_Bandwidth,26.15,% Slots,,,0.00,5.14,
43.008114995,S1-C7,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.28,
43.008114995,S1-C7,Backend_Bound.Core_Bound,43.24,% Slots,,,0.00,5.27,<==
43.008114995,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.008114995,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.30,% Core_Clocks,,,0.00,5.27,
43.008114995,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.02,% Core_Clocks,,,0.00,5.27,
43.008114995,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
43.008114995,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
43.008114995,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
43.008114995,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
43.008114995,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
43.008114995,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
43.008114995,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
43.008114995,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
43.008114995,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
43.008114995,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
43.008114995,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
43.008114995,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
44.51309521,S0-C0,Frontend_Bound,33.00,% Slots,,,0.00,5.28,
44.51309521,S0-C0,Bad_Speculation,15.54,% Slots,,,0.00,5.28,
44.51309521,S0-C0,Backend_Bound,22.52,% Slots,,,0.00,5.28,
44.51309521,S0-C0,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S0-C0,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C0,Backend_Bound.Memory_Bound,25.68,% Slots,,,0.00,5.28,
44.51309521,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.3,
44.51309521,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
44.51309521,S0-C1,Frontend_Bound,41.26,% Slots,,,0.00,5.29,
44.51309521,S0-C1,Bad_Speculation,19.65,% Slots,,,0.00,5.29,
44.51309521,S0-C1,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S0-C1,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.3,
44.51309521,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C2,Frontend_Bound,34.91,% Slots,,,0.00,5.28,
44.51309521,S0-C2,Bad_Speculation,15.30,% Slots,,,0.00,5.28,
44.51309521,S0-C2,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.32,% Slots,,,0.00,5.09,
44.51309521,S0-C2,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.3,
44.51309521,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.07,% Core_Clocks,,,0.00,5.31,
44.51309521,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
44.51309521,S0-C3,Frontend_Bound,35.60,% Slots,,,0.00,5.28,
44.51309521,S0-C3,Bad_Speculation,20.98,% Slots,,,0.00,5.28,
44.51309521,S0-C3,Frontend_Bound.Frontend_Latency,22.69,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.09,
44.51309521,S0-C3,Bad_Speculation.Branch_Mispredicts,20.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.3,
44.51309521,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.58,% Core_Clocks,,,0.00,5.3,
44.51309521,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.79,% Core_Clocks,,,0.00,5.22,
44.51309521,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C4,Frontend_Bound,36.94,% Slots,,,0.00,5.29,
44.51309521,S0-C4,Bad_Speculation,14.46,% Slots,,,0.00,5.29,
44.51309521,S0-C4,Backend_Bound,19.57,% Slots,,,0.00,5.29,
44.51309521,S0-C4,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.08,
44.51309521,S0-C4,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.29,
44.51309521,S0-C4,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.29,
44.51309521,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.3,
44.51309521,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.36,% Core_Clocks,,,0.00,5.3,
44.51309521,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C5,Frontend_Bound,25.03,% Slots,,,0.00,5.29,
44.51309521,S0-C5,Bad_Speculation,14.13,% Slots,,,0.00,5.29,
44.51309521,S0-C5,Backend_Bound,37.74,% Slots,,,0.00,5.29,
44.51309521,S0-C5,Frontend_Bound.Frontend_Latency,28.58,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S0-C5,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.29,
44.51309521,S0-C5,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.29,
44.51309521,S0-C5,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.29,
44.51309521,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,0.00,5.3,
44.51309521,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
44.51309521,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
44.51309521,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C6,Frontend_Bound,31.81,% Slots,,,0.00,5.28,
44.51309521,S0-C6,Bad_Speculation,13.71,% Slots,,,0.00,5.28,
44.51309521,S0-C6,Backend_Bound,24.58,% Slots,,,0.00,5.28,
44.51309521,S0-C6,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S0-C6,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C6,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.28,
44.51309521,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.3,
44.51309521,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
44.51309521,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
44.51309521,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C7,Frontend_Bound,34.59,% Slots,,,0.00,5.29,
44.51309521,S0-C7,Bad_Speculation,17.39,% Slots,,,0.00,5.29,
44.51309521,S0-C7,Backend_Bound,12.75,% Slots,,,0.00,5.29,
44.51309521,S0-C7,Frontend_Bound.Frontend_Latency,22.58,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S0-C7,Bad_Speculation.Branch_Mispredicts,17.20,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S0-C7,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.29,
44.51309521,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.3,
44.51309521,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C0,Frontend_Bound,37.88,% Slots,,,0.00,5.29,
44.51309521,S1-C0,Bad_Speculation,13.72,% Slots,,,0.00,5.29,
44.51309521,S1-C0,Backend_Bound,22.72,% Slots,,,0.00,5.29,
44.51309521,S1-C0,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C0,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.29,
44.51309521,S1-C0,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.29,
44.51309521,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.3,
44.51309521,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C1,Frontend_Bound,34.79,% Slots,,,0.00,5.28,
44.51309521,S1-C1,Bad_Speculation,12.91,% Slots,,,0.00,5.28,
44.51309521,S1-C1,Backend_Bound,22.85,% Slots,,,0.00,5.28,
44.51309521,S1-C1,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S1-C1,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S1-C1,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.28,
44.51309521,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.3,
44.51309521,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
44.51309521,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
44.51309521,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C2,Frontend_Bound,32.19,% Slots,,,0.00,5.28,
44.51309521,S1-C2,Bad_Speculation,20.36,% Slots,,,0.00,5.28,
44.51309521,S1-C2,Backend_Bound,11.46,% Slots,,,0.00,5.28,
44.51309521,S1-C2,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.28,
44.51309521,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.08,
44.51309521,S1-C2,Bad_Speculation.Branch_Mispredicts,20.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S1-C2,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.28,
44.51309521,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.29,% Core_Clocks,,,0.00,5.3,
44.51309521,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C3,Frontend_Bound,30.89,% Slots,,,0.00,5.29,
44.51309521,S1-C3,Bad_Speculation,19.24,% Slots,,,0.00,5.29,
44.51309521,S1-C3,Backend_Bound,15.80,% Slots,,,0.00,5.29,
44.51309521,S1-C3,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C3,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S1-C3,Backend_Bound.Memory_Bound,22.56,% Slots,,,0.00,5.29,
44.51309521,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.3,
44.51309521,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
44.51309521,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C4,Frontend_Bound,37.82,% Slots,,,0.00,5.29,
44.51309521,S1-C4,Bad_Speculation,16.18,% Slots,,,0.00,5.29,
44.51309521,S1-C4,Backend_Bound,15.44,% Slots,,,0.00,5.29,
44.51309521,S1-C4,Frontend_Bound.Frontend_Latency,34.80,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.07,
44.51309521,S1-C4,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.29,
44.51309521,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.29,
44.51309521,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
44.51309521,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.59,% Core_Clocks,,,0.00,5.3,
44.51309521,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
44.51309521,S1-C5,Frontend_Bound,37.30,% Slots,,,0.00,5.29,
44.51309521,S1-C5,Bad_Speculation,13.98,% Slots,,,0.00,5.29,
44.51309521,S1-C5,Backend_Bound,19.35,% Slots,,,0.00,5.29,
44.51309521,S1-C5,Frontend_Bound.Frontend_Latency,22.88,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.07,
44.51309521,S1-C5,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S1-C5,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.29,
44.51309521,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.3,
44.51309521,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.33,% Core_Clocks,,,0.00,5.31,
44.51309521,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
44.51309521,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C6,Frontend_Bound,32.52,% Slots,,,0.00,5.29,
44.51309521,S1-C6,Bad_Speculation,13.14,% Slots,,,0.00,5.29,
44.51309521,S1-C6,Backend_Bound,20.69,% Slots,,,0.00,5.29,
44.51309521,S1-C6,Frontend_Bound.Frontend_Latency,24.76,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C6,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.28,
44.51309521,S1-C6,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.29,
44.51309521,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.3,
44.51309521,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
44.51309521,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
44.51309521,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C7,Frontend_Bound,33.82,% Slots,,,0.00,5.29,
44.51309521,S1-C7,Bad_Speculation,13.11,% Slots,,,0.00,5.29,
44.51309521,S1-C7,Backend_Bound,26.07,% Slots,,,0.00,5.29,
44.51309521,S1-C7,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.29,
44.51309521,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.62,% Slots,,,0.00,5.07,
44.51309521,S1-C7,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.29,
44.51309521,S1-C7,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.29,
44.51309521,S1-C7,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.29,
44.51309521,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.3,
44.51309521,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
44.51309521,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.20,% Core_Clocks,,,0.00,5.3,
44.51309521,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
44.51309521,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
44.51309521,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.76,% Clocks,,,0.00,5.05,
44.51309521,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
44.51309521,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
44.51309521,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
45.97405409,S0-C0,Frontend_Bound,22.21,% Slots,,,0.00,5.19,
45.97405409,S0-C0,Bad_Speculation,13.40,% Slots,,,0.00,5.19,
45.97405409,S0-C0,Backend_Bound,28.70,% Slots,,,0.00,5.19,
45.97405409,S0-C0,Retiring,31.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
45.97405409,S0-C0,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S0-C0,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C0,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.19,
45.97405409,S0-C0,Backend_Bound.Core_Bound,12.18,% Slots,,,0.00,5.19,
45.97405409,S0-C0,Retiring.Microcode_Sequencer,1.42,% Slots,,idq.ms_uops,0.00,5.19,<==
45.97405409,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.79,% Clocks,,idq.ms_switches,0.00,5.2,
45.97405409,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.94,% Clocks,,,0.00,5.43,
45.97405409,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C1,Frontend_Bound,29.75,% Slots,,,0.00,5.2,
45.97405409,S0-C1,Bad_Speculation,11.73,% Slots,,,0.00,5.2,
45.97405409,S0-C1,Backend_Bound,20.13,% Slots,,,0.00,5.2,
45.97405409,S0-C1,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.2,<==
45.97405409,S0-C1,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C1,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.19,
45.97405409,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.2,
45.97405409,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C2,Frontend_Bound,20.60,% Slots,,,0.00,5.19,
45.97405409,S0-C2,Bad_Speculation,10.52,% Slots,,,0.00,5.19,
45.97405409,S0-C2,Backend_Bound,36.88,% Slots,,,0.00,5.19,
45.97405409,S0-C2,Retiring,37.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.97405409,S0-C2,Frontend_Bound.Frontend_Latency,15.23,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S0-C2,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C2,Backend_Bound.Memory_Bound,24.05,% Slots,,,0.00,5.19,
45.97405409,S0-C2,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.19,
45.97405409,S0-C2,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.2,<==
45.97405409,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.2,
45.97405409,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.2,
45.97405409,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.93,% Clocks,,,0.00,5.43,
45.97405409,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C3,Frontend_Bound,32.06,% Slots,,,0.00,5.2,<==
45.97405409,S0-C3,Bad_Speculation,14.90,% Slots,,,0.00,5.2,
45.97405409,S0-C3,Backend_Bound,14.47,% Slots,,,0.00,5.2,
45.97405409,S0-C3,Retiring,26.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.97405409,S0-C3,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.2,
45.97405409,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,5.2,
45.97405409,S0-C3,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C3,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.2,
45.97405409,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.23,% Clocks,,idq.ms_switches,0.00,5.2,
45.97405409,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.48,% Core_Clocks,,,0.00,5.19,
45.97405409,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.14,% Core_Clocks,,,0.00,5.25,
45.97405409,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C4,Frontend_Bound,32.96,% Slots,,,0.00,5.19,
45.97405409,S0-C4,Bad_Speculation,16.57,% Slots,,,0.00,5.19,
45.97405409,S0-C4,Backend_Bound,15.34,% Slots,,,0.00,5.19,
45.97405409,S0-C4,Retiring,31.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.97405409,S0-C4,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.19,<==
45.97405409,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.19,
45.97405409,S0-C4,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C4,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.19,
45.97405409,S0-C4,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.2,
45.97405409,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.2,
45.97405409,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.47,% Core_Clocks,,,0.00,5.2,
45.97405409,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.25,
45.97405409,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C5,Frontend_Bound,33.42,% Slots,,,0.00,5.19,
45.97405409,S0-C5,Bad_Speculation,12.53,% Slots,,,0.00,5.19,
45.97405409,S0-C5,Backend_Bound,20.59,% Slots,,,0.00,5.19,
45.97405409,S0-C5,Retiring,30.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
45.97405409,S0-C5,Frontend_Bound.Frontend_Latency,23.05,% Slots,,rs_events.empty_end,0.00,5.2,<==
45.97405409,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.19,
45.97405409,S0-C5,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C5,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.19,
45.97405409,S0-C5,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,0.00,5.2,
45.97405409,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.2,
45.97405409,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.2,
45.97405409,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C6,Frontend_Bound,24.89,% Slots,,,0.00,5.19,
45.97405409,S0-C6,Bad_Speculation,16.20,% Slots,,,0.00,5.19,
45.97405409,S0-C6,Backend_Bound,28.39,% Slots,,,0.00,5.19,
45.97405409,S0-C6,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S0-C6,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C6,Backend_Bound.Memory_Bound,21.83,% Slots,,,0.00,5.19,
45.97405409,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
45.97405409,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C7,Frontend_Bound,23.62,% Slots,,,0.00,5.19,
45.97405409,S0-C7,Bad_Speculation,11.30,% Slots,,,0.00,5.19,
45.97405409,S0-C7,Backend_Bound,36.46,% Slots,,,0.00,5.19,
45.97405409,S0-C7,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S0-C7,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S0-C7,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.19,
45.97405409,S0-C7,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.19,
45.97405409,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.2,
45.97405409,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
45.97405409,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
45.97405409,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.85,% Clocks,,,0.00,5.43,
45.97405409,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C0,Frontend_Bound,39.09,% Slots,,,0.00,5.2,<==
45.97405409,S1-C0,Bad_Speculation,15.76,% Slots,,,0.00,5.2,
45.97405409,S1-C0,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.2,
45.97405409,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.55,% Slots,,,0.00,5.2,
45.97405409,S1-C0,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.2,
45.97405409,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.84,% Core_Clocks,,,0.00,5.19,
45.97405409,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.52,% Core_Clocks,,,0.00,5.25,
45.97405409,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C1,Frontend_Bound,31.53,% Slots,,,0.00,5.2,
45.97405409,S1-C1,Bad_Speculation,15.22,% Slots,,,0.00,5.2,
45.97405409,S1-C1,Backend_Bound,13.57,% Slots,,,0.00,5.2,
45.97405409,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.2,<==
45.97405409,S1-C1,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C1,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.2,
45.97405409,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.73,% Core_Clocks,,,0.00,5.19,
45.97405409,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.35,% Core_Clocks,,,0.00,5.25,
45.97405409,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
45.97405409,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
45.97405409,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C2,Frontend_Bound,28.50,% Slots,,,0.00,5.2,
45.97405409,S1-C2,Bad_Speculation,14.84,% Slots,,,0.00,5.2,
45.97405409,S1-C2,Backend_Bound,17.47,% Slots,,,0.00,5.2,
45.97405409,S1-C2,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S1-C2,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C2,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.19,
45.97405409,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.2,
45.97405409,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
45.97405409,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C3,Frontend_Bound,29.52,% Slots,,,0.00,5.19,
45.97405409,S1-C3,Bad_Speculation,13.00,% Slots,,,0.00,5.19,
45.97405409,S1-C3,Backend_Bound,26.84,% Slots,,,0.00,5.19,
45.97405409,S1-C3,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.19,
45.97405409,S1-C3,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S1-C3,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.19,
45.97405409,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.2,
45.97405409,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
45.97405409,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C4,Frontend_Bound,24.86,% Slots,,,0.00,5.19,
45.97405409,S1-C4,Bad_Speculation,13.92,% Slots,,,0.00,5.19,
45.97405409,S1-C4,Backend_Bound,25.88,% Slots,,,0.00,5.19,
45.97405409,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.19,
45.97405409,S1-C4,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S1-C4,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.19,
45.97405409,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.43,% Core_Clocks,,,0.00,5.25,
45.97405409,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
45.97405409,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
45.97405409,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C5,Frontend_Bound,29.81,% Slots,,,0.00,5.2,<==
45.97405409,S1-C5,Bad_Speculation,13.55,% Slots,,,0.00,5.2,
45.97405409,S1-C5,Backend_Bound,21.05,% Slots,,,0.00,5.2,
45.97405409,S1-C5,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.2,
45.97405409,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.2,
45.97405409,S1-C5,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C5,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.19,
45.97405409,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.53,% Core_Clocks,,,0.00,5.2,
45.97405409,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C6,Frontend_Bound,29.36,% Slots,,,0.00,5.2,
45.97405409,S1-C6,Bad_Speculation,15.75,% Slots,,,0.00,5.2,
45.97405409,S1-C6,Backend_Bound,20.38,% Slots,,,0.00,5.2,
45.97405409,S1-C6,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.2,
45.97405409,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.2,
45.97405409,S1-C6,Bad_Speculation.Branch_Mispredicts,15.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C6,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.19,
45.97405409,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
45.97405409,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.93,% Core_Clocks,,,0.00,5.19,
45.97405409,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.09,% Core_Clocks,,,0.00,5.25,
45.97405409,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
45.97405409,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C7,Frontend_Bound,26.85,% Slots,,,0.00,5.19,
45.97405409,S1-C7,Bad_Speculation,11.97,% Slots,,,0.00,5.19,
45.97405409,S1-C7,Backend_Bound,26.49,% Slots,,,0.00,5.19,
45.97405409,S1-C7,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.19,<==
45.97405409,S1-C7,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.97405409,S1-C7,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.19,
45.97405409,S1-C7,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.19,
45.97405409,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.2,
45.97405409,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.97405409,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
45.97405409,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
45.97405409,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
45.97405409,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
47.548232872,S0-C0,Frontend_Bound,22.98,% Slots,,,0.00,5.34,
47.548232872,S0-C0,Backend_Bound,12.08,% Slots,,,0.00,5.34,
47.548232872,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.09,
47.548232872,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.42,% Core_Clocks,,,0.00,5.08,<==
47.548232872,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C1,Frontend_Bound,24.73,% Slots,,,0.00,5.34,
47.548232872,S0-C1,Backend_Bound,36.92,% Slots,,,0.00,5.34,
47.548232872,S0-C1,Retiring,36.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
47.548232872,S0-C1,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.18,
47.548232872,S0-C1,Backend_Bound.Memory_Bound,33.47,% Slots,,,0.00,5.16,
47.548232872,S0-C1,Retiring.Microcode_Sequencer,2.91,% Slots,,idq.ms_uops,0.00,5.34,
47.548232872,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.34,
47.548232872,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.34,
47.548232872,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
47.548232872,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
47.548232872,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C2,Frontend_Bound,22.65,% Slots,,,0.00,5.34,<==
47.548232872,S0-C2,Backend_Bound,11.62,% Slots,,,0.00,5.34,
47.548232872,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C3,Frontend_Bound,24.87,% Slots,,,0.00,5.34,
47.548232872,S0-C3,Bad_Speculation,12.42,% Slots,,,0.00,5.34,
47.548232872,S0-C3,Backend_Bound,26.22,% Slots,,,0.00,5.34,<==
47.548232872,S0-C3,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.18,
47.548232872,S0-C3,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.33,
47.548232872,S0-C3,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.17,
47.548232872,S0-C3,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.17,
47.548232872,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.33,
47.548232872,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
47.548232872,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C4,Frontend_Bound,23.91,% Slots,,,0.00,5.33,<==
47.548232872,S0-C4,Bad_Speculation,13.21,% Slots,,,0.00,5.33,
47.548232872,S0-C4,Backend_Bound,12.27,% Slots,,,0.00,5.33,
47.548232872,S0-C4,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.33,
47.548232872,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C5,Frontend_Bound,26.32,% Slots,,,0.00,5.34,
47.548232872,S0-C5,Bad_Speculation,13.52,% Slots,,,0.00,5.34,
47.548232872,S0-C5,Backend_Bound,22.43,% Slots,,,0.00,5.34,
47.548232872,S0-C5,Retiring,30.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
47.548232872,S0-C5,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.19,
47.548232872,S0-C5,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S0-C5,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.18,
47.548232872,S0-C5,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.18,
47.548232872,S0-C5,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.33,<==
47.548232872,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.33,
47.548232872,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C6,Frontend_Bound,21.04,% Slots,,,0.00,5.34,
47.548232872,S0-C6,Backend_Bound,11.15,% Slots,,,0.00,5.34,
47.548232872,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.09,
47.548232872,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.78,% Core_Clocks,,,0.00,5.08,<==
47.548232872,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C7,Backend_Bound,15.73,% Slots,,,0.00,5.34,
47.548232872,S0-C7,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.2,
47.548232872,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.99,% Clocks,,,0.00,5.08,<==
47.548232872,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C0,Frontend_Bound,27.92,% Slots,,,0.00,5.34,
47.548232872,S1-C0,Bad_Speculation,15.38,% Slots,,,0.00,5.34,
47.548232872,S1-C0,Backend_Bound,28.32,% Slots,,,0.00,5.34,
47.548232872,S1-C0,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
47.548232872,S1-C0,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.18,
47.548232872,S1-C0,Bad_Speculation.Branch_Mispredicts,15.19,% Slots,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S1-C0,Backend_Bound.Memory_Bound,23.58,% Slots,,,0.00,5.18,
47.548232872,S1-C0,Retiring.Microcode_Sequencer,1.27,% Slots,,idq.ms_uops,0.00,5.34,
47.548232872,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.34,
47.548232872,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.34,
47.548232872,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
47.548232872,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C1,Frontend_Bound,26.10,% Slots,,,0.00,5.34,<==
47.548232872,S1-C1,Bad_Speculation,15.66,% Slots,,,0.00,5.34,
47.548232872,S1-C1,Backend_Bound,13.36,% Slots,,,0.00,5.34,
47.548232872,S1-C1,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C2,Frontend_Bound,27.34,% Slots,,,0.00,5.34,
47.548232872,S1-C2,Bad_Speculation,12.03,% Slots,,,0.00,5.34,
47.548232872,S1-C2,Backend_Bound,14.84,% Slots,,,0.00,5.34,
47.548232872,S1-C2,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.18,
47.548232872,S1-C2,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S1-C2,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.18,
47.548232872,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
47.548232872,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C3,Frontend_Bound,27.08,% Slots,,,0.00,5.34,
47.548232872,S1-C3,Bad_Speculation,17.25,% Slots,,,0.00,5.34,
47.548232872,S1-C3,Backend_Bound,23.53,% Slots,,,0.00,5.34,
47.548232872,S1-C3,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.19,
47.548232872,S1-C3,Bad_Speculation.Branch_Mispredicts,17.08,% Slots,,br_misp_retired.all_branches,0.00,5.34,
47.548232872,S1-C3,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.18,
47.548232872,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.34,
47.548232872,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
47.548232872,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
47.548232872,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
47.548232872,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C4,Backend_Bound,16.52,% Slots,,,0.00,5.34,<==
47.548232872,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C5,Backend_Bound,16.47,% Slots,,,0.00,5.34,<==
47.548232872,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C6,Frontend_Bound,21.82,% Slots,,,0.00,5.33,
47.548232872,S1-C6,Backend_Bound,20.50,% Slots,,,0.00,5.33,
47.548232872,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.09,
47.548232872,S1-C6,Backend_Bound.Memory_Bound,13.61,% Slots,,,0.00,5.18,
47.548232872,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.59,% Core_Clocks,,,0.00,5.08,<==
47.548232872,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C7,Backend_Bound,15.76,% Slots,,,0.00,5.34,<==
47.548232872,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
47.548232872,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
47.548232872,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
49.012280437,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.19,
49.012280437,S0-C0,Backend_Bound,14.41,% Slots,,,0.00,5.19,<==
49.012280437,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.70,% Core_Clocks,,,0.00,5.46,
49.012280437,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C1,Backend_Bound,55.73,% Slots,,,0.00,5.19,<==
49.012280437,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C2,Backend_Bound,44.15,% Slots,,,0.00,5.19,<==
49.012280437,S0-C2,Retiring,33.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.012280437,S0-C2,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.19,
49.012280437,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.27,% Clocks,,idq.ms_switches,0.00,5.19,
49.012280437,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C3,Frontend_Bound,30.89,% Slots,,,0.00,5.19,<==
49.012280437,S0-C3,Backend_Bound,15.83,% Slots,,,0.00,5.19,
49.012280437,S0-C3,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,0.00,5.19,
49.012280437,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.58,% Slots,,,0.00,5.19,
49.012280437,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.19,
49.012280437,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
49.012280437,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.82,% Core_Clocks,,,0.00,5.19,
49.012280437,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.03,% Core_Clocks,,,0.00,5.46,
49.012280437,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C4,Backend_Bound,11.36,% Slots,,,0.00,5.19,<==
49.012280437,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C5,Frontend_Bound,22.12,% Slots,,,0.00,5.19,
49.012280437,S0-C5,Backend_Bound,47.79,% Slots,,,0.00,5.19,
49.012280437,S0-C5,Retiring,25.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.012280437,S0-C5,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.19,
49.012280437,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.19,
49.012280437,S0-C5,Backend_Bound.Core_Bound,76.41,% Slots,,,0.00,5.19,<==
49.012280437,S0-C5,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.19,
49.012280437,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
49.012280437,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.19,
49.012280437,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.53,% Core_Clocks,,,0.00,5.47,
49.012280437,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C6,Backend_Bound,57.17,% Slots,,,0.00,5.19,<==
49.012280437,S0-C6,Retiring,28.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.012280437,S0-C6,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.19,
49.012280437,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.09,% Clocks,,idq.ms_switches,0.00,5.19,
49.012280437,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C0,Backend_Bound,25.90,% Slots,,,0.00,5.19,
49.012280437,S1-C0,Retiring,75.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.012280437,S1-C0,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.19,
49.012280437,S1-C0,Retiring.Base,72.97,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.19,
49.012280437,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.71,% Clocks,,,0.00,5.46,
49.012280437,S1-C0-T0,Retiring.Base.Other,99.99,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.2,<==
49.012280437,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C1,Frontend_Bound,20.09,% Slots,,,0.00,5.19,
49.012280437,S1-C1,Backend_Bound,51.27,% Slots,,,0.00,5.19,
49.012280437,S1-C1,Retiring,30.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.012280437,S1-C1,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.19,
49.012280437,S1-C1,Backend_Bound.Core_Bound,65.68,% Slots,,,0.00,5.19,
49.012280437,S1-C1,Retiring.Microcode_Sequencer,7.71,% Slots,,idq.ms_uops,0.00,5.19,
49.012280437,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
49.012280437,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.60,% Clocks,,idq.ms_switches,0.00,5.19,
49.012280437,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.61,% Clocks,,,0.00,5.46,<==
49.012280437,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C2,Frontend_Bound,21.53,% Slots,,,0.00,5.19,
49.012280437,S1-C2,Backend_Bound,48.49,% Slots,,,0.00,5.19,
49.012280437,S1-C2,Retiring,24.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
49.012280437,S1-C2,Backend_Bound.Memory_Bound,35.20,% Slots,,,0.00,5.19,
49.012280437,S1-C2,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.19,
49.012280437,S1-C2,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.18,
49.012280437,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.75,% Clocks,,idq.ms_switches,0.00,5.19,
49.012280437,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
49.012280437,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.79,% Clocks,,,0.00,5.46,
49.012280437,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C3,Bad_Speculation,10.09,% Slots,,,0.00,5.2,
49.012280437,S1-C3,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.18,
49.012280437,S1-C3,Backend_Bound,44.30,% Slots,,,0.00,5.2,
49.012280437,S1-C3,Retiring,29.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
49.012280437,S1-C3,Backend_Bound.Core_Bound,72.29,% Slots,,,0.00,5.19,
49.012280437,S1-C3,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.18,
49.012280437,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.13,% Clocks,,idq.ms_switches,0.00,5.18,
49.012280437,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.31,% Clocks,,,0.00,5.46,<==
49.012280437,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C4,Backend_Bound,12.28,% Slots,,,0.00,5.19,<==
49.012280437,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C5,Backend_Bound,11.54,% Slots,,,0.00,5.19,<==
49.012280437,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C6,Backend_Bound,40.50,% Slots,,,0.00,5.18,<==
49.012280437,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C7,Backend_Bound,16.21,% Slots,,,0.00,5.19,
49.012280437,S1-C7,Backend_Bound.Memory_Bound,28.47,% Slots,,,0.00,5.18,<==
49.012280437,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
49.012280437,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
49.012280437,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
49.012280437,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
49.012280437,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
49.012280437,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
49.012280437,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
50.475488222,S0-C0,Frontend_Bound,32.08,% Slots,,,0.00,5.19,
50.475488222,S0-C0,Bad_Speculation,14.05,% Slots,,,0.00,5.19,
50.475488222,S0-C0,Backend_Bound,22.25,% Slots,,,0.00,5.19,
50.475488222,S0-C0,Frontend_Bound.Frontend_Latency,24.15,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C0,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C0,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.19,
50.475488222,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.47,
50.475488222,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.475488222,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C1,Frontend_Bound,36.85,% Slots,,,0.00,5.18,
50.475488222,S0-C1,Bad_Speculation,17.66,% Slots,,,0.00,5.18,
50.475488222,S0-C1,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.18,
50.475488222,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,5.19,
50.475488222,S0-C1,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.18,
50.475488222,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.46,
50.475488222,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.85,% Core_Clocks,,,0.00,5.19,
50.475488222,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
50.475488222,S0-C2,Frontend_Bound,34.24,% Slots,,,0.00,5.19,
50.475488222,S0-C2,Bad_Speculation,14.32,% Slots,,,0.00,5.19,
50.475488222,S0-C2,Backend_Bound,23.46,% Slots,,,0.00,5.19,
50.475488222,S0-C2,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C2,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C2,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.19,
50.475488222,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.47,
50.475488222,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C3,Frontend_Bound,30.75,% Slots,,,0.00,5.19,
50.475488222,S0-C3,Bad_Speculation,12.64,% Slots,,,0.00,5.19,
50.475488222,S0-C3,Backend_Bound,24.00,% Slots,,,0.00,5.19,
50.475488222,S0-C3,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.19,<==
50.475488222,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.28,% Slots,,,0.00,5.19,
50.475488222,S0-C3,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C3,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.19,
50.475488222,S0-C3,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.19,
50.475488222,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.47,
50.475488222,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
50.475488222,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.84,% Core_Clocks,,,0.00,5.19,
50.475488222,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.75,% Core_Clocks,,,0.00,5.2,
50.475488222,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
50.475488222,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C4,Frontend_Bound,30.33,% Slots,,,0.00,5.19,<==
50.475488222,S0-C4,Bad_Speculation,17.27,% Slots,,,0.00,5.19,
50.475488222,S0-C4,Backend_Bound,21.69,% Slots,,,0.00,5.19,
50.475488222,S0-C4,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.03,% Slots,,,0.00,5.19,
50.475488222,S0-C4,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C4,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.19,
50.475488222,S0-C4,Backend_Bound.Core_Bound,10.71,% Slots,,,0.00,5.19,
50.475488222,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.47,
50.475488222,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
50.475488222,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.09,% Core_Clocks,,,0.00,5.19,
50.475488222,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.475488222,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C5,Frontend_Bound,32.46,% Slots,,,0.00,5.19,
50.475488222,S0-C5,Bad_Speculation,12.69,% Slots,,,0.00,5.19,
50.475488222,S0-C5,Backend_Bound,27.91,% Slots,,,0.00,5.19,
50.475488222,S0-C5,Frontend_Bound.Frontend_Latency,27.97,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C5,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C5,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.19,
50.475488222,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.47,
50.475488222,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
50.475488222,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C6,Frontend_Bound,35.09,% Slots,,,0.00,5.19,
50.475488222,S0-C6,Bad_Speculation,14.99,% Slots,,,0.00,5.19,
50.475488222,S0-C6,Backend_Bound,20.73,% Slots,,,0.00,5.19,
50.475488222,S0-C6,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.19,
50.475488222,S0-C6,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C6,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.19,
50.475488222,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.47,
50.475488222,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C7,Frontend_Bound,31.41,% Slots,,,0.00,5.19,
50.475488222,S0-C7,Bad_Speculation,14.07,% Slots,,,0.00,5.19,
50.475488222,S0-C7,Backend_Bound,22.95,% Slots,,,0.00,5.19,
50.475488222,S0-C7,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S0-C7,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S0-C7,Backend_Bound.Memory_Bound,12.79,% Slots,,,0.00,5.19,
50.475488222,S0-C7,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.19,
50.475488222,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.47,
50.475488222,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C0,Frontend_Bound,34.70,% Slots,,,0.00,5.19,
50.475488222,S1-C0,Bad_Speculation,17.83,% Slots,,,0.00,5.19,
50.475488222,S1-C0,Backend_Bound,10.14,% Slots,,,0.00,5.19,
50.475488222,S1-C0,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C0,Bad_Speculation.Branch_Mispredicts,17.69,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C0,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.19,
50.475488222,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.47,
50.475488222,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C1,Frontend_Bound,30.69,% Slots,,,0.00,5.19,
50.475488222,S1-C1,Bad_Speculation,12.20,% Slots,,,0.00,5.19,
50.475488222,S1-C1,Backend_Bound,28.75,% Slots,,,0.00,5.19,
50.475488222,S1-C1,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C1,Bad_Speculation.Branch_Mispredicts,12.07,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C1,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.19,
50.475488222,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.47,
50.475488222,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
50.475488222,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C2,Frontend_Bound,43.40,% Slots,,,0.00,5.19,
50.475488222,S1-C2,Bad_Speculation,15.16,% Slots,,,0.00,5.19,
50.475488222,S1-C2,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.19,
50.475488222,S1-C2,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,0.00,5.47,
50.475488222,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
50.475488222,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.80,% Core_Clocks,,,0.00,5.19,
50.475488222,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C3,Frontend_Bound,35.51,% Slots,,,0.00,5.46,
50.475488222,S1-C3,Bad_Speculation,18.03,% Slots,,,0.00,5.46,
50.475488222,S1-C3,Backend_Bound,18.57,% Slots,,,0.00,5.46,
50.475488222,S1-C3,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C3,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C3,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.19,
50.475488222,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.47,
50.475488222,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
50.475488222,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
50.475488222,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C4,Frontend_Bound,38.45,% Slots,,,0.00,5.46,
50.475488222,S1-C4,Bad_Speculation,15.19,% Slots,,,0.00,5.46,
50.475488222,S1-C4,Backend_Bound,17.52,% Slots,,,0.00,5.46,
50.475488222,S1-C4,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C4,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C4,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.19,
50.475488222,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.47,
50.475488222,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C5,Frontend_Bound,36.29,% Slots,,,0.00,5.46,
50.475488222,S1-C5,Bad_Speculation,14.21,% Slots,,,0.00,5.46,
50.475488222,S1-C5,Backend_Bound,20.36,% Slots,,,0.00,5.46,
50.475488222,S1-C5,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.19,
50.475488222,S1-C5,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C5,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.19,
50.475488222,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.47,
50.475488222,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
50.475488222,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.38,% Core_Clocks,,,0.00,5.2,
50.475488222,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C6,Frontend_Bound,35.29,% Slots,,,0.00,5.46,
50.475488222,S1-C6,Bad_Speculation,16.26,% Slots,,,0.00,5.46,
50.475488222,S1-C6,Backend_Bound,17.45,% Slots,,,0.00,5.46,
50.475488222,S1-C6,Frontend_Bound.Frontend_Latency,34.98,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C6,Bad_Speculation.Branch_Mispredicts,16.15,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C6,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.19,
50.475488222,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.47,
50.475488222,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
50.475488222,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
50.475488222,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C7,Frontend_Bound,33.40,% Slots,,,0.00,5.46,
50.475488222,S1-C7,Bad_Speculation,17.33,% Slots,,,0.00,5.46,
50.475488222,S1-C7,Backend_Bound,15.14,% Slots,,,0.00,5.46,
50.475488222,S1-C7,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.19,
50.475488222,S1-C7,Bad_Speculation.Branch_Mispredicts,17.20,% Slots,,br_misp_retired.all_branches,0.00,5.19,
50.475488222,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
50.475488222,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
50.475488222,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
51.961679905,S0-C0,Frontend_Bound,31.41,% Slots,,,0.00,5.11,
51.961679905,S0-C0,Bad_Speculation,13.90,% Slots,,,0.00,5.11,
51.961679905,S0-C0,Backend_Bound,15.95,% Slots,,,0.00,5.11,
51.961679905,S0-C0,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.11,<==
51.961679905,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.11,
51.961679905,S0-C0,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C0,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.11,
51.961679905,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.12,
51.961679905,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.53,% Core_Clocks,,,0.00,5.38,
51.961679905,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
51.961679905,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C1,Frontend_Bound,22.91,% Slots,,,0.00,5.11,
51.961679905,S0-C1,Bad_Speculation,11.72,% Slots,,,0.00,5.11,
51.961679905,S0-C1,Backend_Bound,33.54,% Slots,,,0.00,5.11,
51.961679905,S0-C1,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S0-C1,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C1,Backend_Bound.Memory_Bound,19.73,% Slots,,,0.00,5.11,<==
51.961679905,S0-C1,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.11,
51.961679905,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
51.961679905,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C2,Frontend_Bound,28.61,% Slots,,,0.00,5.12,
51.961679905,S0-C2,Bad_Speculation,16.09,% Slots,,,0.00,5.12,
51.961679905,S0-C2,Backend_Bound,15.34,% Slots,,,0.00,5.12,
51.961679905,S0-C2,Retiring,32.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
51.961679905,S0-C2,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.11,
51.961679905,S0-C2,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S0-C2,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.12,
51.961679905,S0-C2,Retiring.Microcode_Sequencer,1.75,% Slots,,idq.ms_uops,0.00,5.12,<==
51.961679905,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.11,
51.961679905,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
51.961679905,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C3,Frontend_Bound,29.88,% Slots,,,0.00,5.12,
51.961679905,S0-C3,Bad_Speculation,10.53,% Slots,,,0.00,5.12,
51.961679905,S0-C3,Backend_Bound,19.03,% Slots,,,0.00,5.12,
51.961679905,S0-C3,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.12,<==
51.961679905,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.11,
51.961679905,S0-C3,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S0-C3,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.12,
51.961679905,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.12,
51.961679905,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.87,% Core_Clocks,,,0.00,5.38,
51.961679905,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C4,Frontend_Bound,34.90,% Slots,,,0.00,5.11,
51.961679905,S0-C4,Bad_Speculation,16.93,% Slots,,,0.00,5.11,
51.961679905,S0-C4,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,5.11,
51.961679905,S0-C4,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.12,
51.961679905,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.73,% Core_Clocks,,,0.00,5.38,
51.961679905,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.40,% Core_Clocks,,,0.00,5.37,
51.961679905,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C5,Frontend_Bound,33.09,% Slots,,,0.00,5.11,
51.961679905,S0-C5,Bad_Speculation,14.05,% Slots,,,0.00,5.11,
51.961679905,S0-C5,Backend_Bound,18.46,% Slots,,,0.00,5.11,
51.961679905,S0-C5,Frontend_Bound.Frontend_Latency,22.46,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.11,
51.961679905,S0-C5,Bad_Speculation.Branch_Mispredicts,13.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C5,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.11,
51.961679905,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.11,
51.961679905,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.10,% Core_Clocks,,,0.00,5.37,
51.961679905,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C6,Frontend_Bound,25.25,% Slots,,,0.00,5.12,
51.961679905,S0-C6,Bad_Speculation,13.58,% Slots,,,0.00,5.12,
51.961679905,S0-C6,Backend_Bound,24.32,% Slots,,,0.00,5.12,
51.961679905,S0-C6,Retiring,33.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
51.961679905,S0-C6,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S0-C6,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S0-C6,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.12,
51.961679905,S0-C6,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.12,<==
51.961679905,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.67,% Clocks,,idq.ms_switches,0.00,5.11,
51.961679905,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
51.961679905,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C7,Frontend_Bound,29.69,% Slots,,,0.00,5.11,
51.961679905,S0-C7,Bad_Speculation,15.15,% Slots,,,0.00,5.11,
51.961679905,S0-C7,Backend_Bound,19.30,% Slots,,,0.00,5.11,
51.961679905,S0-C7,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.11,
51.961679905,S0-C7,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S0-C7,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.11,
51.961679905,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.12,
51.961679905,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.28,% Core_Clocks,,,0.00,5.38,
51.961679905,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.30,% Core_Clocks,,,0.00,5.37,
51.961679905,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C0,Frontend_Bound,30.80,% Slots,,,0.00,5.12,
51.961679905,S1-C0,Bad_Speculation,11.55,% Slots,,,0.00,5.12,
51.961679905,S1-C0,Backend_Bound,24.11,% Slots,,,0.00,5.12,
51.961679905,S1-C0,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.12,<==
51.961679905,S1-C0,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C0,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.12,
51.961679905,S1-C0,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.12,
51.961679905,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.11,
51.961679905,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
51.961679905,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
51.961679905,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C1,Frontend_Bound,29.06,% Slots,,,0.00,5.11,
51.961679905,S1-C1,Bad_Speculation,10.46,% Slots,,,0.00,5.11,
51.961679905,S1-C1,Backend_Bound,27.07,% Slots,,,0.00,5.11,
51.961679905,S1-C1,Frontend_Bound.Frontend_Latency,24.44,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S1-C1,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S1-C1,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.11,
51.961679905,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
51.961679905,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
51.961679905,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C2,Frontend_Bound,27.76,% Slots,,,0.00,5.12,
51.961679905,S1-C2,Bad_Speculation,15.43,% Slots,,,0.00,5.12,
51.961679905,S1-C2,Backend_Bound,17.52,% Slots,,,0.00,5.12,
51.961679905,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.12,<==
51.961679905,S1-C2,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C2,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.12,
51.961679905,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.13,% Core_Clocks,,,0.00,5.38,
51.961679905,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.11,% Core_Clocks,,,0.00,5.36,
51.961679905,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C3,Frontend_Bound,23.26,% Slots,,,0.00,5.12,
51.961679905,S1-C3,Bad_Speculation,11.38,% Slots,,,0.00,5.12,
51.961679905,S1-C3,Backend_Bound,28.25,% Slots,,,0.00,5.12,
51.961679905,S1-C3,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S1-C3,Bad_Speculation.Branch_Mispredicts,11.27,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C3,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.12,<==
51.961679905,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
51.961679905,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C4,Frontend_Bound,27.96,% Slots,,,0.00,5.12,<==
51.961679905,S1-C4,Bad_Speculation,12.91,% Slots,,,0.00,5.12,
51.961679905,S1-C4,Backend_Bound,26.28,% Slots,,,0.00,5.12,
51.961679905,S1-C4,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.11,
51.961679905,S1-C4,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C4,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.12,
51.961679905,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.08,% Core_Clocks,,,0.00,5.37,
51.961679905,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
51.961679905,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C5,Frontend_Bound,31.19,% Slots,,,0.00,5.12,
51.961679905,S1-C5,Bad_Speculation,12.48,% Slots,,,0.00,5.12,
51.961679905,S1-C5,Backend_Bound,23.04,% Slots,,,0.00,5.12,
51.961679905,S1-C5,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S1-C5,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C5,Backend_Bound.Memory_Bound,14.60,% Slots,,,0.00,5.12,
51.961679905,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.12,
51.961679905,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
51.961679905,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
51.961679905,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C6,Frontend_Bound,27.14,% Slots,,,0.00,5.11,
51.961679905,S1-C6,Bad_Speculation,14.23,% Slots,,,0.00,5.11,
51.961679905,S1-C6,Backend_Bound,25.92,% Slots,,,0.00,5.11,
51.961679905,S1-C6,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.11,
51.961679905,S1-C6,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S1-C6,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.11,
51.961679905,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.12,
51.961679905,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
51.961679905,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
51.961679905,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C7,Frontend_Bound,25.77,% Slots,,,0.00,5.12,
51.961679905,S1-C7,Bad_Speculation,12.64,% Slots,,,0.00,5.12,
51.961679905,S1-C7,Backend_Bound,26.94,% Slots,,,0.00,5.12,
51.961679905,S1-C7,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.12,
51.961679905,S1-C7,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.12,
51.961679905,S1-C7,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.12,
51.961679905,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
51.961679905,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
51.961679905,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
51.961679905,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
51.961679905,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
51.961679905,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
53.440990375,S0-C0,Frontend_Bound,23.46,% Slots,,,0.00,5.14,
53.440990375,S0-C0,Backend_Bound,26.35,% Slots,,,0.00,5.14,<==
53.440990375,S0-C0,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.14,
53.440990375,S0-C0,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.14,
53.440990375,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.30,% Clocks,,,0.00,5.31,
53.440990375,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C1,Backend_Bound,14.61,% Slots,,,0.00,5.14,<==
53.440990375,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C2,Backend_Bound,25.37,% Slots,,,0.00,5.14,<==
53.440990375,S0-C2,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.14,
53.440990375,S0-C2,Backend_Bound.Core_Bound,12.22,% Slots,,,0.00,5.14,
53.440990375,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
53.440990375,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
53.440990375,S0-C3,Frontend_Bound,25.31,% Slots,,,0.00,5.14,
53.440990375,S0-C3,Bad_Speculation,13.24,% Slots,,,0.00,5.14,
53.440990375,S0-C3,Backend_Bound,28.48,% Slots,,,0.00,5.14,
53.440990375,S0-C3,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.14,
53.440990375,S0-C3,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S0-C3,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.14,
53.440990375,S0-C3,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.14,
53.440990375,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
53.440990375,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.90,% Core_Clocks,,,0.00,5.14,
53.440990375,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.68,% Core_Clocks,,,0.00,5.15,
53.440990375,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
53.440990375,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C4,Backend_Bound,21.86,% Slots,,,0.00,5.15,
53.440990375,S0-C4,Backend_Bound.Memory_Bound,19.45,% Slots,,,0.00,5.14,<==
53.440990375,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C5,Frontend_Bound,29.37,% Slots,,,0.00,5.15,
53.440990375,S0-C5,Bad_Speculation,14.64,% Slots,,,0.00,5.15,
53.440990375,S0-C5,Backend_Bound,22.95,% Slots,,,0.00,5.15,
53.440990375,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.23,% Slots,,,0.00,5.15,<==
53.440990375,S0-C5,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.13,
53.440990375,S0-C5,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.14,
53.440990375,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.12,% Core_Clocks,,,0.00,5.13,
53.440990375,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.92,% Core_Clocks,,,0.00,5.14,
53.440990375,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C6,Frontend_Bound,25.06,% Slots,,,0.00,5.15,
53.440990375,S0-C6,Bad_Speculation,14.87,% Slots,,,0.00,5.15,
53.440990375,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.02,% Slots,,,0.00,5.15,
53.440990375,S0-C6,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.13,
53.440990375,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.18,% Core_Clocks,,,0.00,5.14,<==
53.440990375,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C7,Backend_Bound,14.98,% Slots,,,0.00,5.14,<==
53.440990375,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C0,Frontend_Bound,27.99,% Slots,,,0.00,5.14,
53.440990375,S1-C0,Bad_Speculation,17.52,% Slots,,,0.00,5.14,
53.440990375,S1-C0,Backend_Bound,16.76,% Slots,,,0.00,5.14,
53.440990375,S1-C0,Retiring,31.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
53.440990375,S1-C0,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S1-C0,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S1-C0,Retiring.Microcode_Sequencer,1.01,% Slots,,idq.ms_uops,0.00,5.14,<==
53.440990375,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.41,
53.440990375,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
53.440990375,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.41,
53.440990375,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C1,Frontend_Bound,22.27,% Slots,,,0.00,5.14,
53.440990375,S1-C1,Bad_Speculation,13.15,% Slots,,,0.00,5.14,
53.440990375,S1-C1,Backend_Bound,38.80,% Slots,,,0.00,5.14,
53.440990375,S1-C1,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S1-C1,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S1-C1,Backend_Bound.Memory_Bound,30.84,% Slots,,,0.00,5.13,
53.440990375,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.41,
53.440990375,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
53.440990375,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
53.440990375,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.94,% Slots,,,0.00,5.14,
53.440990375,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C3,Backend_Bound,13.85,% Slots,,,0.00,5.41,<==
53.440990375,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C4,Frontend_Bound,25.41,% Slots,,,0.00,5.41,
53.440990375,S1-C4,Bad_Speculation,17.64,% Slots,,,0.00,5.41,
53.440990375,S1-C4,Backend_Bound,23.51,% Slots,,,0.00,5.41,
53.440990375,S1-C4,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.41,
53.440990375,S1-C4,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S1-C4,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.13,
53.440990375,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
53.440990375,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.06,% Core_Clocks,,,0.00,5.14,
53.440990375,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
53.440990375,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C5,Frontend_Bound,22.55,% Slots,,,0.00,5.42,
53.440990375,S1-C5,Bad_Speculation,14.19,% Slots,,,0.00,5.42,
53.440990375,S1-C5,Backend_Bound,28.44,% Slots,,,0.00,5.42,
53.440990375,S1-C5,Retiring,34.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
53.440990375,S1-C5,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S1-C5,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S1-C5,Backend_Bound.Memory_Bound,28.03,% Slots,,,0.00,5.13,
53.440990375,S1-C5,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.13,<==
53.440990375,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
53.440990375,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.4,
53.440990375,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
53.440990375,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C6,Backend_Bound,16.05,% Slots,,,0.00,5.41,
53.440990375,S1-C6,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.14,
53.440990375,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.71,% Clocks,,,0.00,5.31,<==
53.440990375,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C7,Frontend_Bound,23.86,% Slots,,,0.00,5.41,
53.440990375,S1-C7,Bad_Speculation,13.19,% Slots,,,0.00,5.41,
53.440990375,S1-C7,Backend_Bound,27.80,% Slots,,,0.00,5.41,
53.440990375,S1-C7,Retiring,38.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
53.440990375,S1-C7,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.14,
53.440990375,S1-C7,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,
53.440990375,S1-C7,Backend_Bound.Memory_Bound,21.45,% Slots,,,0.00,5.14,
53.440990375,S1-C7,Retiring.Microcode_Sequencer,1.50,% Slots,,idq.ms_uops,0.00,5.15,<==
53.440990375,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
53.440990375,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,0.00,5.42,
53.440990375,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
53.440990375,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
53.440990375,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
53.440990375,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
53.440990375,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
53.440990375,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
54.885201557,S0-C0,Backend_Bound,12.60,% Slots,,,0.00,5.26,<==
54.885201557,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C1,Backend_Bound,20.03,% Slots,,,0.00,5.26,
54.885201557,S0-C1,Retiring,76.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.885201557,S0-C1,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.26,
54.885201557,S0-C1,Retiring.Base,75.72,% Slots,,inst_retired.prec_dist:pp,0.00,5.26,
54.885201557,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.26,
54.885201557,S0-C1-T0,Retiring.Base.Other,99.96,% Uops,,,0.00,5.26,<==
54.885201557,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C2,Frontend_Bound,34.39,% Slots,,,0.00,5.26,
54.885201557,S0-C2,Bad_Speculation,11.71,% Slots,,,0.00,5.26,
54.885201557,S0-C2,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.26,<==
54.885201557,S0-C2,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.885201557,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.27,
54.885201557,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
54.885201557,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
54.885201557,S0-C3,Frontend_Bound,25.93,% Slots,,,0.00,5.26,
54.885201557,S0-C3,Backend_Bound,37.15,% Slots,,,0.00,5.26,<==
54.885201557,S0-C3,Retiring,20.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.885201557,S0-C3,Frontend_Bound.Frontend_Latency,29.61,% Slots,,rs_events.empty_end,0.00,5.26,
54.885201557,S0-C3,Backend_Bound.Memory_Bound,20.99,% Slots,,,0.00,5.26,
54.885201557,S0-C3,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.26,
54.885201557,S0-C3,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.26,
54.885201557,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.26,
54.885201557,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.885201557,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.26,
54.885201557,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C4,Frontend_Bound,26.22,% Slots,,,0.00,5.27,
54.885201557,S0-C4,Backend_Bound,38.39,% Slots,,,0.00,5.27,
54.885201557,S0-C4,Retiring,30.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.885201557,S0-C4,Frontend_Bound.Frontend_Latency,25.47,% Slots,,rs_events.empty_end,0.00,5.26,
54.885201557,S0-C4,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.26,
54.885201557,S0-C4,Backend_Bound.Core_Bound,24.85,% Slots,,,0.00,5.26,
54.885201557,S0-C4,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.26,
54.885201557,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.26,
54.885201557,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.885201557,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.26,
54.885201557,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
54.885201557,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.22,% Clocks,,,0.00,5.26,<==
54.885201557,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C5,Backend_Bound,58.52,% Slots,,,0.00,5.26,
54.885201557,S0-C5,Backend_Bound.Memory_Bound,26.70,% Slots,,,0.00,5.26,
54.885201557,S0-C5,Backend_Bound.Core_Bound,31.82,% Slots,,,0.00,5.26,
54.885201557,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
54.885201557,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.01,% Clocks,,,0.00,5.26,<==
54.885201557,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C6,Frontend_Bound,21.23,% Slots,,,0.00,5.27,
54.885201557,S0-C6,Backend_Bound,54.98,% Slots,,,0.00,5.27,
54.885201557,S0-C6,Retiring,27.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
54.885201557,S0-C6,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.27,
54.885201557,S0-C6,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.26,
54.885201557,S0-C6,Backend_Bound.Core_Bound,38.83,% Slots,,,0.00,5.26,
54.885201557,S0-C6,Retiring.Microcode_Sequencer,4.42,% Slots,,idq.ms_uops,0.00,5.25,
54.885201557,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.26,
54.885201557,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
54.885201557,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.55,% Clocks,,idq.ms_switches,0.00,5.26,
54.885201557,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.59,% Clocks,,,0.00,5.26,<==
54.885201557,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.885201557,S0-C7,Backend_Bound,18.75,% Slots,,,0.00,5.26,
54.885201557,S0-C7,Backend_Bound.Core_Bound,14.31,% Slots,,,0.00,5.26,
54.885201557,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.96,% Clocks,,,0.00,5.26,<==
54.885201557,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C0,Backend_Bound,24.91,% Slots,,,0.00,5.26,
54.885201557,S1-C0,Backend_Bound.Core_Bound,17.73,% Slots,,,0.00,5.26,<==
54.885201557,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.26,
54.885201557,S1-C1,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.25,
54.885201557,S1-C1,Backend_Bound,46.82,% Slots,,,0.00,5.26,
54.885201557,S1-C1,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.26,
54.885201557,S1-C1,Backend_Bound.Core_Bound,27.52,% Slots,,,0.00,5.26,
54.885201557,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.12,% Clocks,,,0.00,5.26,<==
54.885201557,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C2,Frontend_Bound,31.03,% Slots,,,0.00,5.26,
54.885201557,S1-C2,Backend_Bound,34.80,% Slots,,,0.00,5.26,
54.885201557,S1-C2,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.26,
54.885201557,S1-C2,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.26,
54.885201557,S1-C2,Backend_Bound.Core_Bound,22.12,% Slots,,,0.00,5.26,
54.885201557,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.26,
54.885201557,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
54.885201557,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.22,% Clocks,,,0.00,5.26,<==
54.885201557,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C3,Backend_Bound,13.38,% Slots,,,0.00,5.26,<==
54.885201557,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C4,Frontend_Bound,20.88,% Slots,,,0.00,5.27,<==
54.885201557,S1-C4,Backend_Bound,13.27,% Slots,,,0.00,5.27,
54.885201557,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C5,Backend_Bound,18.41,% Slots,,,0.00,5.26,
54.885201557,S1-C5,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.26,
54.885201557,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.15,% Clocks,,,0.00,5.26,<==
54.885201557,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C6,Backend_Bound,16.84,% Slots,,,0.00,5.26,
54.885201557,S1-C6,Retiring,76.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
54.885201557,S1-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.26,
54.885201557,S1-C6,Retiring.Base,75.41,% Slots,,inst_retired.prec_dist:pp,0.00,5.26,
54.885201557,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.92,% Clocks,,,0.00,5.27,
54.885201557,S1-C6-T0,Retiring.Base.Other,99.96,% Uops,,,0.00,5.27,<==
54.885201557,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C7,Frontend_Bound,24.05,% Slots,,,0.00,5.26,
54.885201557,S1-C7,Bad_Speculation,10.18,% Slots,,,0.00,5.26,
54.885201557,S1-C7,Backend_Bound,37.80,% Slots,,,0.00,5.26,
54.885201557,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.26,
54.885201557,S1-C7,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.26,
54.885201557,S1-C7,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.26,
54.885201557,S1-C7,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.26,<==
54.885201557,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.30,% Core_Clocks,,,0.00,5.26,
54.885201557,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.94,% Core_Clocks,,,0.00,5.26,
54.885201557,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
54.885201557,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
54.885201557,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
56.341205284,S0-C0,Frontend_Bound,30.21,% Slots,,,0.00,5.21,
56.341205284,S0-C0,Bad_Speculation,18.61,% Slots,,,0.00,5.21,
56.341205284,S0-C0,Backend_Bound,12.22,% Slots,,,0.00,5.21,
56.341205284,S0-C0,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C0,Bad_Speculation.Branch_Mispredicts,18.37,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.21,
56.341205284,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C1,Frontend_Bound,34.35,% Slots,,,0.00,5.21,
56.341205284,S0-C1,Bad_Speculation,15.61,% Slots,,,0.00,5.21,
56.341205284,S0-C1,Backend_Bound,15.13,% Slots,,,0.00,5.21,
56.341205284,S0-C1,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.2,
56.341205284,S0-C1,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.21,
56.341205284,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.55,% Core_Clocks,,,0.00,5.21,
56.341205284,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
56.341205284,S0-C2,Frontend_Bound,29.96,% Slots,,,0.00,5.21,
56.341205284,S0-C2,Bad_Speculation,19.20,% Slots,,,0.00,5.21,
56.341205284,S0-C2,Backend_Bound,14.20,% Slots,,,0.00,5.21,
56.341205284,S0-C2,Frontend_Bound.Frontend_Latency,17.85,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.21,
56.341205284,S0-C2,Bad_Speculation.Branch_Mispredicts,19.04,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.21,
56.341205284,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
56.341205284,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.70,% Core_Clocks,,,0.00,5.21,
56.341205284,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C3,Frontend_Bound,33.56,% Slots,,,0.00,5.21,
56.341205284,S0-C3,Bad_Speculation,12.38,% Slots,,,0.00,5.21,
56.341205284,S0-C3,Backend_Bound,18.94,% Slots,,,0.00,5.21,
56.341205284,S0-C3,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.21,<==
56.341205284,S0-C3,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C3,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.21,
56.341205284,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.21,
56.341205284,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C4,Frontend_Bound,35.33,% Slots,,,0.00,5.21,
56.341205284,S0-C4,Bad_Speculation,13.47,% Slots,,,0.00,5.21,
56.341205284,S0-C4,Backend_Bound,26.17,% Slots,,,0.00,5.21,
56.341205284,S0-C4,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.21,
56.341205284,S0-C4,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C4,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.21,
56.341205284,S0-C4,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.21,
56.341205284,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.21,
56.341205284,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
56.341205284,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.49,% Core_Clocks,,,0.00,5.21,
56.341205284,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
56.341205284,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
56.341205284,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C5,Frontend_Bound,33.95,% Slots,,,0.00,5.21,
56.341205284,S0-C5,Bad_Speculation,17.55,% Slots,,,0.00,5.21,
56.341205284,S0-C5,Backend_Bound,18.73,% Slots,,,0.00,5.21,
56.341205284,S0-C5,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.21,
56.341205284,S0-C5,Bad_Speculation.Branch_Mispredicts,17.36,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.21,
56.341205284,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.73,% Core_Clocks,,,0.00,5.21,
56.341205284,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C6,Frontend_Bound,32.45,% Slots,,,0.00,5.21,
56.341205284,S0-C6,Bad_Speculation,18.21,% Slots,,,0.00,5.21,
56.341205284,S0-C6,Backend_Bound,18.82,% Slots,,,0.00,5.21,
56.341205284,S0-C6,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C6,Bad_Speculation.Branch_Mispredicts,18.05,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C6,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.21,
56.341205284,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.21,
56.341205284,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
56.341205284,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
56.341205284,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C7,Frontend_Bound,30.02,% Slots,,,0.00,5.21,
56.341205284,S0-C7,Bad_Speculation,16.28,% Slots,,,0.00,5.21,
56.341205284,S0-C7,Backend_Bound,23.22,% Slots,,,0.00,5.21,
56.341205284,S0-C7,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S0-C7,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S0-C7,Backend_Bound.Memory_Bound,15.08,% Slots,,,0.00,5.21,
56.341205284,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.21,
56.341205284,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
56.341205284,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
56.341205284,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
56.341205284,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C0,Frontend_Bound,38.39,% Slots,,,0.00,5.21,
56.341205284,S1-C0,Bad_Speculation,14.60,% Slots,,,0.00,5.21,
56.341205284,S1-C0,Backend_Bound,15.40,% Slots,,,0.00,5.21,
56.341205284,S1-C0,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C0,Frontend_Bound.Frontend_Bandwidth,23.06,% Slots,,,0.00,5.21,
56.341205284,S1-C0,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C0,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.21,
56.341205284,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.21,
56.341205284,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.89,% Core_Clocks,,,0.00,5.21,
56.341205284,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.04,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
56.341205284,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
56.341205284,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C1,Frontend_Bound,28.64,% Slots,,,0.00,5.21,
56.341205284,S1-C1,Bad_Speculation,13.48,% Slots,,,0.00,5.21,
56.341205284,S1-C1,Backend_Bound,24.11,% Slots,,,0.00,5.21,
56.341205284,S1-C1,Frontend_Bound.Frontend_Latency,26.15,% Slots,,rs_events.empty_end,0.00,5.21,<==
56.341205284,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.21,
56.341205284,S1-C1,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C1,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.21,
56.341205284,S1-C1,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.21,
56.341205284,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.21,
56.341205284,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.48,% Core_Clocks,,,0.00,5.21,
56.341205284,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
56.341205284,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
56.341205284,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C2,Frontend_Bound,33.33,% Slots,,,0.00,5.21,
56.341205284,S1-C2,Bad_Speculation,18.95,% Slots,,,0.00,5.21,
56.341205284,S1-C2,Backend_Bound,13.66,% Slots,,,0.00,5.21,
56.341205284,S1-C2,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.2,
56.341205284,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.21,
56.341205284,S1-C2,Bad_Speculation.Branch_Mispredicts,18.75,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.21,
56.341205284,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.44,% Core_Clocks,,,0.00,5.21,
56.341205284,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.93,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
56.341205284,S1-C3,Frontend_Bound,37.66,% Slots,,,0.00,5.21,
56.341205284,S1-C3,Bad_Speculation,16.34,% Slots,,,0.00,5.21,
56.341205284,S1-C3,Backend_Bound,13.71,% Slots,,,0.00,5.21,
56.341205284,S1-C3,Frontend_Bound.Frontend_Latency,35.93,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.21,
56.341205284,S1-C3,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.21,
56.341205284,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.62,% Core_Clocks,,,0.00,5.21,
56.341205284,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C4,Frontend_Bound,34.09,% Slots,,,0.00,5.21,<==
56.341205284,S1-C4,Bad_Speculation,17.92,% Slots,,,0.00,5.21,
56.341205284,S1-C4,Backend_Bound,14.25,% Slots,,,0.00,5.21,
56.341205284,S1-C4,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.26,% Slots,,,0.00,5.21,
56.341205284,S1-C4,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.21,
56.341205284,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.76,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C5,Frontend_Bound,32.89,% Slots,,,0.00,5.21,<==
56.341205284,S1-C5,Bad_Speculation,19.60,% Slots,,,0.00,5.21,
56.341205284,S1-C5,Backend_Bound,12.25,% Slots,,,0.00,5.21,
56.341205284,S1-C5,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.45,% Slots,,,0.00,5.21,
56.341205284,S1-C5,Bad_Speculation.Branch_Mispredicts,19.41,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.21,
56.341205284,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.29,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C6,Frontend_Bound,39.97,% Slots,,,0.00,5.21,
56.341205284,S1-C6,Bad_Speculation,14.37,% Slots,,,0.00,5.21,
56.341205284,S1-C6,Backend_Bound,17.22,% Slots,,,0.00,5.21,
56.341205284,S1-C6,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.21,
56.341205284,S1-C6,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.21,
56.341205284,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
56.341205284,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.21,
56.341205284,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.22,
56.341205284,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C7,Frontend_Bound,34.77,% Slots,,,0.00,5.22,
56.341205284,S1-C7,Bad_Speculation,15.88,% Slots,,,0.00,5.22,
56.341205284,S1-C7,Backend_Bound,18.82,% Slots,,,0.00,5.22,
56.341205284,S1-C7,Frontend_Bound.Frontend_Latency,22.99,% Slots,,rs_events.empty_end,0.00,5.21,
56.341205284,S1-C7,Frontend_Bound.Frontend_Bandwidth,31.49,% Slots,,,0.00,5.21,
56.341205284,S1-C7,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.22,
56.341205284,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.21,
56.341205284,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
56.341205284,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.84,% Core_Clocks,,,0.00,5.21,<==
56.341205284,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
56.341205284,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
56.341205284,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
56.341205284,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
57.781291082,S0-C0,Frontend_Bound,25.91,% Slots,,,0.00,5.28,
57.781291082,S0-C0,Bad_Speculation,10.84,% Slots,,,0.00,5.28,
57.781291082,S0-C0,Backend_Bound,31.06,% Slots,,,0.00,5.28,
57.781291082,S0-C0,Retiring,34.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S0-C0,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S0-C0,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C0,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.28,
57.781291082,S0-C0,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.28,
57.781291082,S0-C0,Retiring.Microcode_Sequencer,1.81,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
57.781291082,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.63,% Clocks,,,0.00,5.28,
57.781291082,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
57.781291082,S0-C1,Frontend_Bound,28.71,% Slots,,,0.00,5.28,
57.781291082,S0-C1,Bad_Speculation,12.77,% Slots,,,0.00,5.28,
57.781291082,S0-C1,Backend_Bound,22.90,% Slots,,,0.00,5.28,
57.781291082,S0-C1,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S0-C1,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C1,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.28,
57.781291082,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.28,
57.781291082,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.781291082,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C2,Bad_Speculation,11.98,% Slots,,,0.00,5.28,
57.781291082,S0-C2,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C2,Backend_Bound,41.74,% Slots,,,0.00,5.28,
57.781291082,S0-C2,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.28,
57.781291082,S0-C2,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.28,
57.781291082,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
57.781291082,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.27,
57.781291082,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C3,Frontend_Bound,33.66,% Slots,,,0.00,5.28,
57.781291082,S0-C3,Bad_Speculation,11.29,% Slots,,,0.00,5.28,
57.781291082,S0-C3,Backend_Bound,16.96,% Slots,,,0.00,5.28,
57.781291082,S0-C3,Frontend_Bound.Frontend_Latency,21.08,% Slots,,rs_events.empty_end,0.00,5.28,<==
57.781291082,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.28,
57.781291082,S0-C3,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.28,
57.781291082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.28,% Core_Clocks,,,0.00,5.28,
57.781291082,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.92,% Core_Clocks,,,0.00,5.28,
57.781291082,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C4,Frontend_Bound,27.48,% Slots,,,0.00,5.28,
57.781291082,S0-C4,Bad_Speculation,11.44,% Slots,,,0.00,5.28,
57.781291082,S0-C4,Backend_Bound,28.00,% Slots,,,0.00,5.28,
57.781291082,S0-C4,Retiring,38.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S0-C4,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S0-C4,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C4,Backend_Bound.Memory_Bound,21.61,% Slots,,,0.00,5.28,
57.781291082,S0-C4,Retiring.Microcode_Sequencer,1.91,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.93,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
57.781291082,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C5,Frontend_Bound,26.30,% Slots,,,0.00,5.27,
57.781291082,S0-C5,Bad_Speculation,14.81,% Slots,,,0.00,5.27,
57.781291082,S0-C5,Backend_Bound,21.20,% Slots,,,0.00,5.27,
57.781291082,S0-C5,Frontend_Bound.Frontend_Latency,18.58,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.781291082,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.27,
57.781291082,S0-C5,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.781291082,S0-C5,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.27,
57.781291082,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.28,
57.781291082,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.781291082,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.39,% Core_Clocks,,,0.00,5.28,
57.781291082,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.85,% Core_Clocks,,,0.00,5.28,
57.781291082,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C6,Frontend_Bound,33.19,% Slots,,,0.00,5.28,
57.781291082,S0-C6,Bad_Speculation,11.57,% Slots,,,0.00,5.28,
57.781291082,S0-C6,Backend_Bound,19.08,% Slots,,,0.00,5.28,
57.781291082,S0-C6,Retiring,34.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S0-C6,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.28,
57.781291082,S0-C6,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C6,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.28,
57.781291082,S0-C6,Retiring.Microcode_Sequencer,1.60,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.28,
57.781291082,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.15,% Core_Clocks,,,0.00,5.28,
57.781291082,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C7,Frontend_Bound,22.26,% Slots,,,0.00,5.28,
57.781291082,S0-C7,Bad_Speculation,11.38,% Slots,,,0.00,5.28,
57.781291082,S0-C7,Backend_Bound,39.02,% Slots,,,0.00,5.28,
57.781291082,S0-C7,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S0-C7,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C7,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.28,
57.781291082,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
57.781291082,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C0,Frontend_Bound,29.28,% Slots,,,0.00,5.27,
57.781291082,S1-C0,Bad_Speculation,12.50,% Slots,,,0.00,5.27,
57.781291082,S1-C0,Backend_Bound,23.78,% Slots,,,0.00,5.27,
57.781291082,S1-C0,Retiring,34.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S1-C0,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.27,
57.781291082,S1-C0,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.781291082,S1-C0,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.27,
57.781291082,S1-C0,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.28,
57.781291082,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C1,Frontend_Bound,22.42,% Slots,,,0.00,5.28,
57.781291082,S1-C1,Bad_Speculation,13.68,% Slots,,,0.00,5.28,
57.781291082,S1-C1,Backend_Bound,32.15,% Slots,,,0.00,5.28,
57.781291082,S1-C1,Retiring,33.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S1-C1,Frontend_Bound.Frontend_Latency,17.85,% Slots,,rs_events.empty_end,0.00,5.27,
57.781291082,S1-C1,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C1,Backend_Bound.Memory_Bound,18.32,% Slots,,,0.00,5.27,
57.781291082,S1-C1,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.27,
57.781291082,S1-C1,Retiring.Microcode_Sequencer,2.20,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.18,% Clocks,,idq.ms_switches,0.00,5.27,
57.781291082,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C2,Frontend_Bound,24.72,% Slots,,,0.00,5.28,
57.781291082,S1-C2,Bad_Speculation,11.51,% Slots,,,0.00,5.28,
57.781291082,S1-C2,Backend_Bound,35.56,% Slots,,,0.00,5.28,
57.781291082,S1-C2,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S1-C2,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C2,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.28,
57.781291082,S1-C2,Backend_Bound.Core_Bound,15.04,% Slots,,,0.00,5.28,
57.781291082,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.28,
57.781291082,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,<==
57.781291082,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C3,Frontend_Bound,26.18,% Slots,,,0.00,5.28,
57.781291082,S1-C3,Bad_Speculation,13.99,% Slots,,,0.00,5.28,
57.781291082,S1-C3,Backend_Bound,27.35,% Slots,,,0.00,5.28,
57.781291082,S1-C3,Retiring,30.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
57.781291082,S1-C3,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.23,% Slots,,,0.00,5.28,
57.781291082,S1-C3,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C3,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.27,
57.781291082,S1-C3,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.27,
57.781291082,S1-C3,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.28,<==
57.781291082,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.28,
57.781291082,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
57.781291082,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
57.781291082,S1-C4,Frontend_Bound,29.94,% Slots,,,0.00,5.28,
57.781291082,S1-C4,Bad_Speculation,15.08,% Slots,,,0.00,5.28,
57.781291082,S1-C4,Backend_Bound,18.47,% Slots,,,0.00,5.28,
57.781291082,S1-C4,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.27,
57.781291082,S1-C4,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C4,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.27,
57.781291082,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.28,
57.781291082,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.781291082,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C5,Frontend_Bound,25.78,% Slots,,,0.00,5.28,
57.781291082,S1-C5,Bad_Speculation,12.21,% Slots,,,0.00,5.28,
57.781291082,S1-C5,Backend_Bound,28.59,% Slots,,,0.00,5.28,
57.781291082,S1-C5,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.28,
57.781291082,S1-C5,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.781291082,S1-C5,Backend_Bound.Memory_Bound,23.10,% Slots,,,0.00,5.28,
57.781291082,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.28,
57.781291082,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
57.781291082,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C6,Frontend_Bound,30.23,% Slots,,,0.00,5.28,
57.781291082,S1-C6,Bad_Speculation,13.45,% Slots,,,0.00,5.28,
57.781291082,S1-C6,Backend_Bound,20.83,% Slots,,,0.00,5.28,
57.781291082,S1-C6,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S1-C6,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C6,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.28,
57.781291082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.28,
57.781291082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.781291082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.02,
57.781291082,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C7,Frontend_Bound,29.93,% Slots,,,0.00,5.28,
57.781291082,S1-C7,Bad_Speculation,11.22,% Slots,,,0.00,5.28,
57.781291082,S1-C7,Backend_Bound,25.71,% Slots,,,0.00,5.28,
57.781291082,S1-C7,Retiring,36.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.781291082,S1-C7,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.28,
57.781291082,S1-C7,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.781291082,S1-C7,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.28,
57.781291082,S1-C7,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.28,
57.781291082,S1-C7,Retiring.Microcode_Sequencer,2.21,% Slots,,idq.ms_uops,0.00,5.27,<==
57.781291082,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.781291082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.28,
57.781291082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.781291082,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
57.781291082,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.14,% Clocks,,,0.00,5.28,
57.781291082,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
57.781291082,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
57.781291082,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
57.781291082,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
59.317407032,S0-C0,Backend_Bound,23.32,% Slots,,,0.00,5.2,
59.317407032,S0-C0,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.2,
59.317407032,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
59.317407032,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.05,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.41,
59.317407032,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C1,Frontend_Bound,27.11,% Slots,,,0.00,5.2,
59.317407032,S0-C1,Bad_Speculation,10.79,% Slots,,,0.00,5.2,
59.317407032,S0-C1,Backend_Bound,31.71,% Slots,,,0.00,5.2,<==
59.317407032,S0-C1,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S0-C1,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C1,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.2,
59.317407032,S0-C1,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.2,
59.317407032,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.2,
59.317407032,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
59.317407032,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
59.317407032,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.05,% Clocks,,,0.00,5.2,
59.317407032,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C2,Frontend_Bound,20.19,% Slots,,,0.00,5.2,
59.317407032,S0-C2,Backend_Bound,11.10,% Slots,,,0.00,5.2,
59.317407032,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.2,
59.317407032,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.61,% Core_Clocks,,,0.00,5.2,<==
59.317407032,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C3,Frontend_Bound,26.73,% Slots,,,0.00,5.2,
59.317407032,S0-C3,Bad_Speculation,10.10,% Slots,,,0.00,5.2,
59.317407032,S0-C3,Backend_Bound,13.72,% Slots,,,0.00,5.2,
59.317407032,S0-C3,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.2,
59.317407032,S0-C3,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.317407032,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.94,% Core_Clocks,,,0.00,5.21,
59.317407032,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C4,Backend_Bound,17.65,% Slots,,,0.00,5.2,
59.317407032,S0-C4,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.2,
59.317407032,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.06,% Clocks,,,0.00,5.21,<==
59.317407032,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C5,Frontend_Bound,27.25,% Slots,,,0.00,5.21,<==
59.317407032,S0-C5,Bad_Speculation,13.27,% Slots,,,0.00,5.21,
59.317407032,S0-C5,Backend_Bound,11.95,% Slots,,,0.00,5.21,
59.317407032,S0-C5,Frontend_Bound.Frontend_Latency,15.20,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.2,
59.317407032,S0-C5,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.21,
59.317407032,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.2,
59.317407032,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.20,% Core_Clocks,,,0.00,5.47,
59.317407032,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.89,% Core_Clocks,,,0.00,5.2,
59.317407032,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C6,Frontend_Bound,26.34,% Slots,,,0.00,5.2,
59.317407032,S0-C6,Bad_Speculation,13.25,% Slots,,,0.00,5.2,
59.317407032,S0-C6,Backend_Bound,24.02,% Slots,,,0.00,5.2,
59.317407032,S0-C6,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S0-C6,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C6,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.2,
59.317407032,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.2,
59.317407032,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.317407032,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C7,Frontend_Bound,22.83,% Slots,,,0.00,5.2,<==
59.317407032,S0-C7,Bad_Speculation,11.89,% Slots,,,0.00,5.2,
59.317407032,S0-C7,Backend_Bound,16.28,% Slots,,,0.00,5.2,
59.317407032,S0-C7,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C0,Frontend_Bound,22.22,% Slots,,,0.00,5.2,
59.317407032,S1-C0,Backend_Bound,25.96,% Slots,,,0.00,5.2,
59.317407032,S1-C0,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S1-C0,Backend_Bound.Memory_Bound,19.27,% Slots,,,0.00,5.2,
59.317407032,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
59.317407032,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
59.317407032,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
59.317407032,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.2,
59.317407032,S1-C1,Backend_Bound,13.82,% Slots,,,0.00,5.2,<==
59.317407032,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.15,% Core_Clocks,,,0.00,5.21,
59.317407032,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C2,Frontend_Bound,20.79,% Slots,,,0.00,5.2,
59.317407032,S1-C2,Bad_Speculation,16.87,% Slots,,,0.00,5.2,
59.317407032,S1-C2,Backend_Bound,24.82,% Slots,,,0.00,5.2,<==
59.317407032,S1-C2,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S1-C2,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S1-C2,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.2,
59.317407032,S1-C2,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.2,
59.317407032,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
59.317407032,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
59.317407032,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
59.317407032,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C3,Bad_Speculation,11.58,% Slots,,,0.00,5.2,
59.317407032,S1-C3,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S1-C3,Backend_Bound,17.25,% Slots,,,0.00,5.2,
59.317407032,S1-C3,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.2,<==
59.317407032,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C4,Backend_Bound,18.82,% Slots,,,0.00,5.2,
59.317407032,S1-C4,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.2,
59.317407032,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.61,% Clocks,,,0.00,5.21,<==
59.317407032,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C5,Frontend_Bound,25.76,% Slots,,,0.00,5.2,
59.317407032,S1-C5,Bad_Speculation,15.08,% Slots,,,0.00,5.2,
59.317407032,S1-C5,Backend_Bound,24.26,% Slots,,,0.00,5.2,
59.317407032,S1-C5,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.2,
59.317407032,S1-C5,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S1-C5,Backend_Bound.Memory_Bound,18.03,% Slots,,,0.00,5.2,
59.317407032,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.2,
59.317407032,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.317407032,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.11,% Core_Clocks,,,0.00,5.47,
59.317407032,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.06,% Core_Clocks,,,0.00,5.21,
59.317407032,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
59.317407032,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
59.317407032,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C6,Frontend_Bound,29.00,% Slots,,,0.00,5.2,<==
59.317407032,S1-C6,Bad_Speculation,18.66,% Slots,,,0.00,5.2,
59.317407032,S1-C6,Backend_Bound,24.26,% Slots,,,0.00,5.2,
59.317407032,S1-C6,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.82,% Slots,,,0.00,5.2,
59.317407032,S1-C6,Bad_Speculation.Branch_Mispredicts,18.49,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S1-C6,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.2,
59.317407032,S1-C6,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.2,
59.317407032,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.2,
59.317407032,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
59.317407032,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.47,
59.317407032,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
59.317407032,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.37,% Clocks,,,0.00,5.21,
59.317407032,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C7,Frontend_Bound,28.20,% Slots,,,0.00,5.2,
59.317407032,S1-C7,Bad_Speculation,16.72,% Slots,,,0.00,5.2,
59.317407032,S1-C7,Backend_Bound,19.74,% Slots,,,0.00,5.2,
59.317407032,S1-C7,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,0.00,5.2,
59.317407032,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.2,
59.317407032,S1-C7,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
59.317407032,S1-C7,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.2,
59.317407032,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.2,
59.317407032,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
59.317407032,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.74,% Core_Clocks,,,0.00,5.2,
59.317407032,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
59.317407032,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
60.791986652,S0-C0,Frontend_Bound,32.97,% Slots,,,0.00,5.18,<==
60.791986652,S0-C0,Backend_Bound,20.74,% Slots,,,0.00,5.18,
60.791986652,S0-C0,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.18,
60.791986652,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.24,% Slots,,,0.00,5.18,
60.791986652,S0-C0,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.17,
60.791986652,S0-C0,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.17,
60.791986652,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.18,
60.791986652,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
60.791986652,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.57,% Core_Clocks,,,0.00,5.17,
60.791986652,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.33,% Core_Clocks,,,0.00,5.45,
60.791986652,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C1,Backend_Bound,11.18,% Slots,,,0.00,5.18,<==
60.791986652,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C2,Backend_Bound,19.47,% Slots,,,0.00,5.18,
60.791986652,S0-C2,Retiring,75.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
60.791986652,S0-C2,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.18,
60.791986652,S0-C2,Retiring.Base,73.84,% Slots,,inst_retired.prec_dist:pp,0.00,5.17,
60.791986652,S0-C2-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.17,<==
60.791986652,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C3,Backend_Bound,18.29,% Slots,,,0.00,5.17,
60.791986652,S0-C3,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.17,
60.791986652,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.00,% Clocks,,,0.00,5.22,<==
60.791986652,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C4,Backend_Bound,11.24,% Slots,,,0.00,5.18,<==
60.791986652,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C5,Backend_Bound,53.94,% Slots,,,0.00,5.17,
60.791986652,S0-C5,Retiring,32.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
60.791986652,S0-C5,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.17,
60.791986652,S0-C5,Backend_Bound.Core_Bound,38.23,% Slots,,,0.00,5.17,
60.791986652,S0-C5,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.17,
60.791986652,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
60.791986652,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.89,% Clocks,,,0.00,5.22,<==
60.791986652,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
60.791986652,S0-C6,Backend_Bound,18.70,% Slots,,,0.00,5.18,
60.791986652,S0-C6,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.18,
60.791986652,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.49,% Clocks,,,0.00,5.28,<==
60.791986652,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
60.791986652,S0-C7,Frontend_Bound,25.49,% Slots,,,0.00,5.18,
60.791986652,S0-C7,Backend_Bound,24.58,% Slots,,,0.00,5.18,
60.791986652,S0-C7,Retiring,32.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
60.791986652,S0-C7,Frontend_Bound.Frontend_Latency,16.52,% Slots,,rs_events.empty_end,0.00,5.18,
60.791986652,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.18,
60.791986652,S0-C7,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.18,
60.791986652,S0-C7,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.18,
60.791986652,S0-C7,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.17,<==
60.791986652,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.18,
60.791986652,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
60.791986652,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.61,% Core_Clocks,,,0.00,5.46,
60.791986652,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
60.791986652,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.24,% Clocks,,,0.00,5.23,
60.791986652,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.44,% Slots,,,0.00,5.18,
60.791986652,S1-C1,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.17,
60.791986652,S1-C1,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.17,<==
60.791986652,S1-C1,Bad_Speculation,12.05,% Slots,,,0.00,5.18,
60.791986652,S1-C1,Backend_Bound,21.26,% Slots,,,0.00,5.18,
60.791986652,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.00,% Core_Clocks,,,0.00,5.44,
60.791986652,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C2,Frontend_Bound,35.90,% Slots,,,0.00,5.17,
60.791986652,S1-C2,Bad_Speculation,10.15,% Slots,,,0.00,5.17,
60.791986652,S1-C2,Backend_Bound,16.98,% Slots,,,0.00,5.17,
60.791986652,S1-C2,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
60.791986652,S1-C2,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.17,
60.791986652,S1-C2,Frontend_Bound.Frontend_Bandwidth,32.51,% Slots,,,0.00,5.17,
60.791986652,S1-C2,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.17,
60.791986652,S1-C2,Retiring.Microcode_Sequencer,4.35,% Slots,,idq.ms_uops,0.00,5.17,
60.791986652,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.18,
60.791986652,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.791986652,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.62,% Core_Clocks,,,0.00,5.17,
60.791986652,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.60,% Core_Clocks,,,0.00,5.44,<==
60.791986652,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
60.791986652,S1-C3,Bad_Speculation,12.96,% Slots,,,0.00,5.18,
60.791986652,S1-C3,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.17,
60.791986652,S1-C3,Backend_Bound,36.68,% Slots,,,0.00,5.18,
60.791986652,S1-C3,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
60.791986652,S1-C3,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.17,
60.791986652,S1-C3,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.17,<==
60.791986652,S1-C3,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.17,
60.791986652,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
60.791986652,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C4,Backend_Bound,16.57,% Slots,,,0.00,5.18,
60.791986652,S1-C4,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.17,
60.791986652,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.16,% Clocks,,,0.00,5.28,<==
60.791986652,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C5,Frontend_Bound,32.75,% Slots,,,0.00,5.18,<==
60.791986652,S1-C5,Backend_Bound,26.70,% Slots,,,0.00,5.18,
60.791986652,S1-C5,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.18,
60.791986652,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.87,% Slots,,,0.00,5.18,
60.791986652,S1-C5,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.18,
60.791986652,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.18,
60.791986652,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
60.791986652,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.92,% Core_Clocks,,,0.00,5.44,
60.791986652,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C6,Frontend_Bound,24.91,% Slots,,,0.00,5.18,
60.791986652,S1-C6,Backend_Bound,41.47,% Slots,,,0.00,5.18,
60.791986652,S1-C6,Retiring,23.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
60.791986652,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.42,% Slots,,,0.00,5.18,
60.791986652,S1-C6,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.17,
60.791986652,S1-C6,Backend_Bound.Core_Bound,30.04,% Slots,,,0.00,5.17,<==
60.791986652,S1-C6,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.18,
60.791986652,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.47,% Core_Clocks,,,0.00,5.44,
60.791986652,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
60.791986652,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C7,Frontend_Bound,23.15,% Slots,,,0.00,5.17,
60.791986652,S1-C7,Bad_Speculation,11.67,% Slots,,,0.00,5.17,
60.791986652,S1-C7,Backend_Bound,34.17,% Slots,,,0.00,5.17,
60.791986652,S1-C7,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
60.791986652,S1-C7,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.17,
60.791986652,S1-C7,Bad_Speculation.Branch_Mispredicts,11.18,% Slots,,br_misp_retired.all_branches,0.00,5.17,
60.791986652,S1-C7,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.17,
60.791986652,S1-C7,Backend_Bound.Core_Bound,20.71,% Slots,,,0.00,5.17,
60.791986652,S1-C7,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.18,
60.791986652,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
60.791986652,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.18,
60.791986652,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
60.791986652,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.42,% Clocks,,,0.00,5.24,<==
60.791986652,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
60.791986652,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
60.791986652,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
60.791986652,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
60.791986652,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
62.14712024,S0-C0,Frontend_Bound,31.93,% Slots,,,0.00,5.28,
62.14712024,S0-C0,Bad_Speculation,10.54,% Slots,,,0.00,5.28,
62.14712024,S0-C0,Backend_Bound,24.50,% Slots,,,0.00,5.28,
62.14712024,S0-C0,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.28,<==
62.14712024,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.0,
62.14712024,S0-C0,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C0,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.28,
62.14712024,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.29,
62.14712024,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
62.14712024,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.39,% Core_Clocks,,,0.00,5.29,
62.14712024,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C0-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C1,Frontend_Bound,35.20,% Slots,,,0.00,5.28,
62.14712024,S0-C1,Bad_Speculation,14.87,% Slots,,,0.00,5.28,
62.14712024,S0-C1,Backend_Bound,20.38,% Slots,,,0.00,5.28,
62.14712024,S0-C1,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.14,% Slots,,,0.00,5.0,
62.14712024,S0-C1,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C1,Backend_Bound.Memory_Bound,21.27,% Slots,,,0.00,5.28,
62.14712024,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.49,% Clocks,,,0.00,5.29,
62.14712024,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.02,% Core_Clocks,,,0.00,5.29,
62.14712024,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.67,% Core_Clocks,,,0.00,5.29,
62.14712024,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C2,Frontend_Bound,30.94,% Slots,,,0.00,5.28,
62.14712024,S0-C2,Bad_Speculation,20.71,% Slots,,,0.00,5.28,
62.14712024,S0-C2,Backend_Bound,14.83,% Slots,,,0.00,5.28,
62.14712024,S0-C2,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C2,Bad_Speculation.Branch_Mispredicts,20.51,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.29,
62.14712024,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.14712024,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C3,Frontend_Bound,28.45,% Slots,,,0.00,5.28,<==
62.14712024,S0-C3,Bad_Speculation,18.04,% Slots,,,0.00,5.28,
62.14712024,S0-C3,Backend_Bound,17.20,% Slots,,,0.00,5.28,
62.14712024,S0-C3,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.97,% Slots,,,0.00,5.0,
62.14712024,S0-C3,Bad_Speculation.Branch_Mispredicts,17.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C3,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.28,
62.14712024,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.29,
62.14712024,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.14712024,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.92,% Core_Clocks,,,0.00,5.29,
62.14712024,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.89,% Core_Clocks,,,0.00,5.29,
62.14712024,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.14712024,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C4,Frontend_Bound,32.45,% Slots,,,0.00,5.28,
62.14712024,S0-C4,Bad_Speculation,18.39,% Slots,,,0.00,5.28,
62.14712024,S0-C4,Backend_Bound,17.79,% Slots,,,0.00,5.28,
62.14712024,S0-C4,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C4,Bad_Speculation.Branch_Mispredicts,18.24,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C4,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.28,
62.14712024,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.29,
62.14712024,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.14712024,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.14712024,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C5,Frontend_Bound,40.62,% Slots,,,0.00,5.28,
62.14712024,S0-C5,Bad_Speculation,16.07,% Slots,,,0.00,5.28,
62.14712024,S0-C5,Backend_Bound,13.57,% Slots,,,0.00,5.28,
62.14712024,S0-C5,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.0,
62.14712024,S0-C5,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C5,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.28,
62.14712024,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.29,
62.14712024,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.14712024,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.71,% Core_Clocks,,,0.00,5.3,
62.14712024,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C6,Frontend_Bound,28.98,% Slots,,,0.00,5.28,
62.14712024,S0-C6,Bad_Speculation,12.99,% Slots,,,0.00,5.28,
62.14712024,S0-C6,Backend_Bound,34.21,% Slots,,,0.00,5.28,
62.14712024,S0-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C6,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C6,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.28,
62.14712024,S0-C6,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.28,
62.14712024,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.29,
62.14712024,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
62.14712024,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.52,% Clocks,,,0.00,5.07,<==
62.14712024,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C7,Frontend_Bound,28.16,% Slots,,,0.00,5.28,
62.14712024,S0-C7,Bad_Speculation,12.17,% Slots,,,0.00,5.28,
62.14712024,S0-C7,Backend_Bound,37.89,% Slots,,,0.00,5.28,<==
62.14712024,S0-C7,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S0-C7,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S0-C7,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.28,
62.14712024,S0-C7,Backend_Bound.Core_Bound,21.36,% Slots,,,0.00,5.28,
62.14712024,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.29,
62.14712024,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.14712024,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C0,Frontend_Bound,35.79,% Slots,,,0.00,5.28,
62.14712024,S1-C0,Bad_Speculation,18.74,% Slots,,,0.00,5.28,
62.14712024,S1-C0,Backend_Bound,12.51,% Slots,,,0.00,5.28,
62.14712024,S1-C0,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S1-C0,Bad_Speculation.Branch_Mispredicts,18.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.29,
62.14712024,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C1,Frontend_Bound,29.23,% Slots,,,0.00,5.29,
62.14712024,S1-C1,Bad_Speculation,16.78,% Slots,,,0.00,5.29,
62.14712024,S1-C1,Backend_Bound,22.80,% Slots,,,0.00,5.29,
62.14712024,S1-C1,Frontend_Bound.Frontend_Latency,29.39,% Slots,,rs_events.empty_end,0.00,5.29,
62.14712024,S1-C1,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.29,
62.14712024,S1-C1,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.29,
62.14712024,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.29,
62.14712024,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.14712024,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C2,Frontend_Bound,37.24,% Slots,,,0.00,5.28,
62.14712024,S1-C2,Bad_Speculation,16.03,% Slots,,,0.00,5.28,
62.14712024,S1-C2,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.28,
62.14712024,S1-C2,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.29,
62.14712024,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C3,Frontend_Bound,32.39,% Slots,,,0.00,5.29,
62.14712024,S1-C3,Bad_Speculation,18.83,% Slots,,,0.00,5.29,
62.14712024,S1-C3,Backend_Bound,19.44,% Slots,,,0.00,5.29,
62.14712024,S1-C3,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.29,
62.14712024,S1-C3,Frontend_Bound.Frontend_Bandwidth,29.25,% Slots,,,0.00,5.0,<==
62.14712024,S1-C3,Bad_Speculation.Branch_Mispredicts,18.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C3,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.29,
62.14712024,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.29,
62.14712024,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
62.14712024,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.58,% Core_Clocks,,,0.00,5.3,
62.14712024,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.45,% Core_Clocks,,,0.00,5.29,
62.14712024,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.14712024,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C4,Frontend_Bound,35.76,% Slots,,,0.00,5.29,
62.14712024,S1-C4,Bad_Speculation,15.14,% Slots,,,0.00,5.29,
62.14712024,S1-C4,Backend_Bound,21.36,% Slots,,,0.00,5.29,
62.14712024,S1-C4,Frontend_Bound.Frontend_Latency,32.17,% Slots,,rs_events.empty_end,0.00,5.29,
62.14712024,S1-C4,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C4,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.29,
62.14712024,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.29,
62.14712024,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C5,Frontend_Bound,33.21,% Slots,,,0.00,5.29,<==
62.14712024,S1-C5,Bad_Speculation,15.51,% Slots,,,0.00,5.29,
62.14712024,S1-C5,Backend_Bound,24.15,% Slots,,,0.00,5.29,
62.14712024,S1-C5,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C5,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.29,
62.14712024,S1-C5,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.29,
62.14712024,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C6,Frontend_Bound,39.51,% Slots,,,0.00,5.29,
62.14712024,S1-C6,Bad_Speculation,14.15,% Slots,,,0.00,5.29,
62.14712024,S1-C6,Backend_Bound,17.76,% Slots,,,0.00,5.29,
62.14712024,S1-C6,Frontend_Bound.Frontend_Latency,32.79,% Slots,,rs_events.empty_end,0.00,5.29,
62.14712024,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.0,
62.14712024,S1-C6,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C6,Backend_Bound.Memory_Bound,25.98,% Slots,,,0.00,5.29,
62.14712024,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.29,
62.14712024,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
62.14712024,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.17,% Core_Clocks,,,0.00,5.29,
62.14712024,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.14712024,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C7,Frontend_Bound,38.06,% Slots,,,0.00,5.29,
62.14712024,S1-C7,Bad_Speculation,13.89,% Slots,,,0.00,5.29,
62.14712024,S1-C7,Backend_Bound,19.42,% Slots,,,0.00,5.29,
62.14712024,S1-C7,Frontend_Bound.Frontend_Latency,29.20,% Slots,,rs_events.empty_end,0.00,5.29,
62.14712024,S1-C7,Bad_Speculation.Branch_Mispredicts,13.71,% Slots,,br_misp_retired.all_branches,0.00,5.28,
62.14712024,S1-C7,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.29,
62.14712024,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.14712024,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.14712024,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.14712024,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
62.14712024,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
63.651878473,S0-C0,Frontend_Bound,24.71,% Slots,,,0.00,5.13,
63.651878473,S0-C0,Bad_Speculation,12.70,% Slots,,,0.00,5.13,
63.651878473,S0-C0,Backend_Bound,31.15,% Slots,,,0.00,5.13,
63.651878473,S0-C0,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S0-C0,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C0,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.05,<==
63.651878473,S0-C0,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.05,
63.651878473,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.31,
63.651878473,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
63.651878473,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C1,Frontend_Bound,30.20,% Slots,,,0.00,5.13,
63.651878473,S0-C1,Bad_Speculation,12.67,% Slots,,,0.00,5.13,
63.651878473,S0-C1,Backend_Bound,29.33,% Slots,,,0.00,5.13,
63.651878473,S0-C1,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S0-C1,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C1,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.05,
63.651878473,S0-C1,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.05,
63.651878473,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.31,
63.651878473,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.12,% Clocks,,,0.00,5.13,
63.651878473,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C2,Frontend_Bound,28.85,% Slots,,,0.00,5.13,
63.651878473,S0-C2,Bad_Speculation,17.36,% Slots,,,0.00,5.13,
63.651878473,S0-C2,Backend_Bound,16.18,% Slots,,,0.00,5.13,
63.651878473,S0-C2,Frontend_Bound.Frontend_Latency,21.97,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.13,
63.651878473,S0-C2,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C2,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.04,
63.651878473,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.31,
63.651878473,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.53,% Core_Clocks,,,0.00,5.31,
63.651878473,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.96,% Core_Clocks,,,0.00,5.05,
63.651878473,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C3,Frontend_Bound,34.07,% Slots,,,0.00,5.13,
63.651878473,S0-C3,Bad_Speculation,12.78,% Slots,,,0.00,5.13,
63.651878473,S0-C3,Backend_Bound,21.11,% Slots,,,0.00,5.13,
63.651878473,S0-C3,Frontend_Bound.Frontend_Latency,22.69,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.13,
63.651878473,S0-C3,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C3,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.05,
63.651878473,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.31,
63.651878473,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
63.651878473,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C4,Frontend_Bound,23.37,% Slots,,,0.00,5.13,
63.651878473,S0-C4,Bad_Speculation,13.57,% Slots,,,0.00,5.13,
63.651878473,S0-C4,Backend_Bound,31.64,% Slots,,,0.00,5.13,
63.651878473,S0-C4,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S0-C4,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C4,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.04,
63.651878473,S0-C4,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.04,
63.651878473,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
63.651878473,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
63.651878473,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.13,
63.651878473,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C5,Frontend_Bound,32.61,% Slots,,,0.00,5.13,
63.651878473,S0-C5,Bad_Speculation,15.06,% Slots,,,0.00,5.13,
63.651878473,S0-C5,Backend_Bound,15.29,% Slots,,,0.00,5.13,
63.651878473,S0-C5,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S0-C5,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.31,
63.651878473,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C6,Frontend_Bound,29.48,% Slots,,,0.00,5.13,
63.651878473,S0-C6,Bad_Speculation,14.80,% Slots,,,0.00,5.13,
63.651878473,S0-C6,Backend_Bound,17.94,% Slots,,,0.00,5.13,
63.651878473,S0-C6,Frontend_Bound.Frontend_Latency,20.41,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S0-C6,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C6,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.04,
63.651878473,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.32,
63.651878473,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C7,Frontend_Bound,23.01,% Slots,,,0.00,5.13,
63.651878473,S0-C7,Bad_Speculation,15.68,% Slots,,,0.00,5.13,
63.651878473,S0-C7,Backend_Bound,24.44,% Slots,,,0.00,5.13,
63.651878473,S0-C7,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S0-C7,Bad_Speculation.Branch_Mispredicts,15.53,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S0-C7,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.04,
63.651878473,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.31,
63.651878473,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
63.651878473,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
63.651878473,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C0,Frontend_Bound,27.47,% Slots,,,0.00,5.13,
63.651878473,S1-C0,Bad_Speculation,13.10,% Slots,,,0.00,5.13,
63.651878473,S1-C0,Backend_Bound,24.98,% Slots,,,0.00,5.13,
63.651878473,S1-C0,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S1-C0,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S1-C0,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.04,
63.651878473,S1-C0,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.04,
63.651878473,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.31,
63.651878473,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.95,% Clocks,,,0.00,5.12,
63.651878473,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C1,Frontend_Bound,30.79,% Slots,,,0.00,5.13,
63.651878473,S1-C1,Bad_Speculation,14.57,% Slots,,,0.00,5.13,
63.651878473,S1-C1,Backend_Bound,22.53,% Slots,,,0.00,5.13,
63.651878473,S1-C1,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.13,
63.651878473,S1-C1,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S1-C1,Backend_Bound.Memory_Bound,21.02,% Slots,,,0.00,5.05,
63.651878473,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.31,
63.651878473,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
63.651878473,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.62,% Core_Clocks,,,0.00,5.31,
63.651878473,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.35,% Core_Clocks,,,0.00,5.05,
63.651878473,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C2,Frontend_Bound,31.58,% Slots,,,0.00,5.13,
63.651878473,S1-C2,Bad_Speculation,14.17,% Slots,,,0.00,5.13,
63.651878473,S1-C2,Backend_Bound,22.91,% Slots,,,0.00,5.13,
63.651878473,S1-C2,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.14,
63.651878473,S1-C2,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.13,
63.651878473,S1-C2,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.05,
63.651878473,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.31,
63.651878473,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.88,% Core_Clocks,,,0.00,5.31,
63.651878473,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C3,Frontend_Bound,28.06,% Slots,,,0.00,5.32,<==
63.651878473,S1-C3,Bad_Speculation,15.45,% Slots,,,0.00,5.32,
63.651878473,S1-C3,Backend_Bound,22.31,% Slots,,,0.00,5.32,
63.651878473,S1-C3,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.31,
63.651878473,S1-C3,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.17,
63.651878473,S1-C3,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.04,
63.651878473,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.31,
63.651878473,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
63.651878473,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C4,Frontend_Bound,32.53,% Slots,,,0.00,5.31,
63.651878473,S1-C4,Bad_Speculation,12.79,% Slots,,,0.00,5.31,
63.651878473,S1-C4,Backend_Bound,24.26,% Slots,,,0.00,5.31,
63.651878473,S1-C4,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.05,
63.651878473,S1-C4,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.651878473,S1-C4,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.05,
63.651878473,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C5,Frontend_Bound,28.39,% Slots,,,0.00,5.31,
63.651878473,S1-C5,Bad_Speculation,12.90,% Slots,,,0.00,5.31,
63.651878473,S1-C5,Backend_Bound,22.57,% Slots,,,0.00,5.31,
63.651878473,S1-C5,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.05,<==
63.651878473,S1-C5,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.17,
63.651878473,S1-C5,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.05,
63.651878473,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.31,
63.651878473,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
63.651878473,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C6,Frontend_Bound,31.62,% Slots,,,0.00,5.31,<==
63.651878473,S1-C6,Bad_Speculation,13.36,% Slots,,,0.00,5.31,
63.651878473,S1-C6,Backend_Bound,19.53,% Slots,,,0.00,5.31,
63.651878473,S1-C6,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.31,
63.651878473,S1-C6,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.17,
63.651878473,S1-C6,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.04,
63.651878473,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.31,
63.651878473,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
63.651878473,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.49,% Core_Clocks,,,0.00,5.31,
63.651878473,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C7,Frontend_Bound,30.18,% Slots,,,0.00,5.32,
63.651878473,S1-C7,Bad_Speculation,15.75,% Slots,,,0.00,5.32,
63.651878473,S1-C7,Backend_Bound,19.44,% Slots,,,0.00,5.32,
63.651878473,S1-C7,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.04,
63.651878473,S1-C7,Bad_Speculation.Branch_Mispredicts,15.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
63.651878473,S1-C7,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.04,
63.651878473,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
63.651878473,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
63.651878473,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.651878473,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
63.651878473,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
63.651878473,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
65.204661693,S0-C0,Frontend_Bound,29.32,% Slots,,,0.00,5.24,
65.204661693,S0-C0,Bad_Speculation,10.77,% Slots,,,0.00,5.24,
65.204661693,S0-C0,Backend_Bound,26.08,% Slots,,,0.00,5.24,
65.204661693,S0-C0,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.24,
65.204661693,S0-C0,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C0,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.16,
65.204661693,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.15,
65.204661693,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
65.204661693,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
65.204661693,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.204661693,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C1,Frontend_Bound,21.76,% Slots,,,0.00,5.23,<==
65.204661693,S0-C1,Bad_Speculation,15.67,% Slots,,,0.00,5.23,
65.204661693,S0-C1,Backend_Bound,15.71,% Slots,,,0.00,5.23,
65.204661693,S0-C1,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C2,Frontend_Bound,23.42,% Slots,,,0.00,5.24,
65.204661693,S0-C2,Bad_Speculation,12.63,% Slots,,,0.00,5.24,
65.204661693,S0-C2,Backend_Bound,32.87,% Slots,,,0.00,5.24,<==
65.204661693,S0-C2,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C2,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.15,
65.204661693,S0-C2,Backend_Bound.Core_Bound,18.63,% Slots,,,0.00,5.15,
65.204661693,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
65.204661693,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.204661693,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C3,Frontend_Bound,23.47,% Slots,,,0.00,5.24,
65.204661693,S0-C3,Bad_Speculation,13.60,% Slots,,,0.00,5.24,
65.204661693,S0-C3,Backend_Bound,29.38,% Slots,,,0.00,5.24,<==
65.204661693,S0-C3,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.24,
65.204661693,S0-C3,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C3,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.15,
65.204661693,S0-C3,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.15,
65.204661693,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
65.204661693,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.26,% Clocks,,,0.00,5.41,
65.204661693,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C4,Frontend_Bound,27.33,% Slots,,,0.00,5.24,
65.204661693,S0-C4,Bad_Speculation,16.82,% Slots,,,0.00,5.24,
65.204661693,S0-C4,Backend_Bound,13.56,% Slots,,,0.00,5.24,
65.204661693,S0-C4,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.24,
65.204661693,S0-C4,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C4,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.15,
65.204661693,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.15,
65.204661693,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
65.204661693,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
65.204661693,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.204661693,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C6,Backend_Bound,23.03,% Slots,,,0.00,5.24,
65.204661693,S0-C6,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.15,<==
65.204661693,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C7,Frontend_Bound,26.78,% Slots,,,0.00,5.24,
65.204661693,S0-C7,Bad_Speculation,11.48,% Slots,,,0.00,5.24,
65.204661693,S0-C7,Backend_Bound,26.36,% Slots,,,0.00,5.24,
65.204661693,S0-C7,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.24,<==
65.204661693,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.27,
65.204661693,S0-C7,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C7,Backend_Bound.Memory_Bound,12.00,% Slots,,,0.00,5.15,
65.204661693,S0-C7,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.15,
65.204661693,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.15,
65.204661693,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.04,% Core_Clocks,,,0.00,5.15,
65.204661693,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.44,% Core_Clocks,,,0.00,5.4,
65.204661693,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.204661693,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.41,
65.204661693,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C0,Backend_Bound,36.83,% Slots,,,0.00,5.24,<==
65.204661693,S1-C0,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.16,
65.204661693,S1-C0,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.16,
65.204661693,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.46,% Clocks,,,0.00,5.41,
65.204661693,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C1,Bad_Speculation,10.15,% Slots,,,0.00,5.25,
65.204661693,S1-C1,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S1-C1,Backend_Bound,40.29,% Slots,,,0.00,5.25,
65.204661693,S1-C1,Backend_Bound.Memory_Bound,25.56,% Slots,,,0.00,5.15,
65.204661693,S1-C1,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.15,
65.204661693,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
65.204661693,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C2,Backend_Bound,18.21,% Slots,,,0.00,5.25,
65.204661693,S1-C2,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.15,
65.204661693,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.41,<==
65.204661693,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C3,Backend_Bound,18.17,% Slots,,,0.00,5.23,
65.204661693,S1-C3,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.15,
65.204661693,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.45,% Clocks,,,0.00,5.41,<==
65.204661693,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C4,Frontend_Bound,25.73,% Slots,,,0.00,5.23,
65.204661693,S1-C4,Bad_Speculation,12.45,% Slots,,,0.00,5.23,
65.204661693,S1-C4,Backend_Bound,31.92,% Slots,,,0.00,5.23,<==
65.204661693,S1-C4,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.23,
65.204661693,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.26,
65.204661693,S1-C4,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S1-C4,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.15,
65.204661693,S1-C4,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.15,
65.204661693,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.41,
65.204661693,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.204661693,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C5,Frontend_Bound,28.58,% Slots,,,0.00,5.24,
65.204661693,S1-C5,Bad_Speculation,13.54,% Slots,,,0.00,5.24,
65.204661693,S1-C5,Backend_Bound,26.70,% Slots,,,0.00,5.24,
65.204661693,S1-C5,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.24,
65.204661693,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.18,% Slots,,,0.00,5.26,
65.204661693,S1-C5,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S1-C5,Backend_Bound.Memory_Bound,14.12,% Slots,,,0.00,5.16,
65.204661693,S1-C5,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.16,
65.204661693,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.15,
65.204661693,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
65.204661693,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.20,% Core_Clocks,,,0.00,5.15,
65.204661693,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.04,% Core_Clocks,,,0.00,5.4,<==
65.204661693,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
65.204661693,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C6,Frontend_Bound,32.20,% Slots,,,0.00,5.23,
65.204661693,S1-C6,Bad_Speculation,13.51,% Slots,,,0.00,5.23,
65.204661693,S1-C6,Backend_Bound,21.05,% Slots,,,0.00,5.23,
65.204661693,S1-C6,Frontend_Bound.Frontend_Latency,25.89,% Slots,,rs_events.empty_end,0.00,5.23,
65.204661693,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.26,
65.204661693,S1-C6,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.204661693,S1-C6,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.15,
65.204661693,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
65.204661693,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.38,% Core_Clocks,,,0.00,5.41,
65.204661693,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
65.204661693,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
65.204661693,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C7,Backend_Bound,18.41,% Slots,,,0.00,5.24,
65.204661693,S1-C7,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.16,<==
65.204661693,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
65.204661693,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
65.204661693,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
66.696651134,S0-C0,Backend_Bound,17.79,% Slots,,,0.00,5.23,
66.696651134,S0-C0,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,5.1,
66.696651134,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.95,% Clocks,,,0.00,5.09,<==
66.696651134,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C1,Frontend_Bound,21.39,% Slots,,,0.00,5.26,
66.696651134,S0-C1,Backend_Bound,47.53,% Slots,,,0.00,5.23,
66.696651134,S0-C1,Retiring,23.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
66.696651134,S0-C1,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.1,
66.696651134,S0-C1,Backend_Bound.Memory_Bound,20.20,% Slots,,,0.00,5.1,
66.696651134,S0-C1,Backend_Bound.Core_Bound,27.33,% Slots,,,0.00,5.1,
66.696651134,S0-C1,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.21,
66.696651134,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.37,
66.696651134,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
66.696651134,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.37,
66.696651134,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
66.696651134,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.99,% Clocks,,,0.00,5.08,<==
66.696651134,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S0-C2,Frontend_Bound,20.49,% Slots,,,0.00,5.25,
66.696651134,S0-C2,Bad_Speculation,11.83,% Slots,,,0.00,5.23,
66.696651134,S0-C2,Backend_Bound,33.53,% Slots,,,0.00,5.23,
66.696651134,S0-C2,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
66.696651134,S0-C2,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.09,
66.696651134,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.1,
66.696651134,S0-C2,Bad_Speculation.Branch_Mispredicts,11.67,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.696651134,S0-C2,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.09,
66.696651134,S0-C2,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.09,
66.696651134,S0-C2,Retiring.Microcode_Sequencer,4.00,% Slots,,idq.ms_uops,0.00,5.2,
66.696651134,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
66.696651134,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.36,
66.696651134,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.23,% Core_Clocks,,,0.00,5.1,
66.696651134,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
66.696651134,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
66.696651134,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.17,% Clocks,,,0.00,5.09,<==
66.696651134,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C3,Frontend_Bound,21.07,% Slots,,,0.00,5.25,
66.696651134,S0-C3,Backend_Bound,47.29,% Slots,,,0.00,5.23,
66.696651134,S0-C3,Retiring,22.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
66.696651134,S0-C3,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.09,
66.696651134,S0-C3,Backend_Bound.Memory_Bound,19.82,% Slots,,,0.00,5.09,
66.696651134,S0-C3,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.09,<==
66.696651134,S0-C3,Retiring.Microcode_Sequencer,4.75,% Slots,,idq.ms_uops,0.00,5.21,
66.696651134,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
66.696651134,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.36,
66.696651134,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
66.696651134,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C4,Frontend_Bound,36.69,% Slots,,,0.00,5.25,
66.696651134,S0-C4,Backend_Bound,21.08,% Slots,,,0.00,5.23,
66.696651134,S0-C4,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.09,<==
66.696651134,S0-C4,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.09,
66.696651134,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.35,
66.696651134,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
66.696651134,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
66.696651134,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C6,Backend_Bound,18.97,% Slots,,,0.00,5.22,
66.696651134,S0-C6,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.1,<==
66.696651134,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C7,Frontend_Bound,25.39,% Slots,,,0.00,5.24,
66.696651134,S0-C7,Bad_Speculation,13.55,% Slots,,,0.00,5.22,
66.696651134,S0-C7,Backend_Bound,31.01,% Slots,,,0.00,5.22,
66.696651134,S0-C7,Retiring,25.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
66.696651134,S0-C7,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.22,
66.696651134,S0-C7,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.09,
66.696651134,S0-C7,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.09,<==
66.696651134,S0-C7,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.2,
66.696651134,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.36,
66.696651134,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
66.696651134,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C0,Frontend_Bound,31.21,% Slots,,,0.00,5.25,
66.696651134,S1-C0,Bad_Speculation,10.60,% Slots,,,0.00,5.23,
66.696651134,S1-C0,Backend_Bound,29.85,% Slots,,,0.00,5.23,
66.696651134,S1-C0,Retiring,26.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
66.696651134,S1-C0,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.1,<==
66.696651134,S1-C0,Bad_Speculation.Branch_Mispredicts,10.32,% Slots,,br_misp_retired.all_branches,0.00,5.23,
66.696651134,S1-C0,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.1,
66.696651134,S1-C0,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.1,
66.696651134,S1-C0,Retiring.Microcode_Sequencer,3.74,% Slots,,idq.ms_uops,0.00,5.21,
66.696651134,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.37,
66.696651134,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
66.696651134,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.37,
66.696651134,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
66.696651134,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
66.696651134,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C1,Bad_Speculation,14.38,% Slots,,,0.00,5.24,
66.696651134,S1-C1,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.24,
66.696651134,S1-C1,Backend_Bound,40.51,% Slots,,,0.00,5.24,<==
66.696651134,S1-C1,Retiring,37.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
66.696651134,S1-C1,Backend_Bound.Memory_Bound,19.99,% Slots,,,0.00,5.09,
66.696651134,S1-C1,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.09,
66.696651134,S1-C1,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.21,
66.696651134,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.36,
66.696651134,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
66.696651134,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C2,Backend_Bound,18.20,% Slots,,,0.00,5.22,
66.696651134,S1-C2,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.1,<==
66.696651134,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.09,
66.696651134,S1-C3,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.09,<==
66.696651134,S1-C3,Backend_Bound,20.58,% Slots,,,0.00,5.23,
66.696651134,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.83,% Core_Clocks,,,0.00,5.1,
66.696651134,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C4,Backend_Bound,12.13,% Slots,,,0.00,5.22,<==
66.696651134,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C5,Backend_Bound,19.81,% Slots,,,0.00,5.23,
66.696651134,S1-C5,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.1,
66.696651134,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.08,<==
66.696651134,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C6,Frontend_Bound,21.71,% Slots,,,0.00,5.25,
66.696651134,S1-C6,Backend_Bound,49.74,% Slots,,,0.00,5.23,
66.696651134,S1-C6,Retiring,27.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
66.696651134,S1-C6,Frontend_Bound.Frontend_Latency,42.97,% Slots,,rs_events.empty_end,0.00,5.09,
66.696651134,S1-C6,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.09,
66.696651134,S1-C6,Backend_Bound.Core_Bound,21.76,% Slots,,,0.00,5.09,
66.696651134,S1-C6,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.37,
66.696651134,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
66.696651134,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.61,% Clocks,,idq.ms_switches,0.00,5.37,
66.696651134,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
66.696651134,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C7,Frontend_Bound,20.33,% Slots,,,0.00,5.25,
66.696651134,S1-C7,Backend_Bound,41.95,% Slots,,,0.00,5.23,
66.696651134,S1-C7,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
66.696651134,S1-C7,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.09,
66.696651134,S1-C7,Backend_Bound.Core_Bound,28.42,% Slots,,,0.00,5.09,<==
66.696651134,S1-C7,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.36,
66.696651134,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.53,% Clocks,,idq.ms_switches,0.00,5.36,
66.696651134,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
66.696651134,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
66.696651134,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
66.696651134,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
66.696651134,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
68.150139942,S0-C0,Frontend_Bound,43.51,% Slots,,,0.00,5.22,
68.150139942,S0-C0,Bad_Speculation,13.71,% Slots,,,0.00,5.22,
68.150139942,S0-C0,Backend_Bound,12.93,% Slots,,,0.00,5.22,
68.150139942,S0-C0,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.22,
68.150139942,S0-C0,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.23,
68.150139942,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C1,Frontend_Bound,38.57,% Slots,,,0.00,5.22,
68.150139942,S0-C1,Bad_Speculation,13.33,% Slots,,,0.00,5.22,
68.150139942,S0-C1,Backend_Bound,19.10,% Slots,,,0.00,5.22,
68.150139942,S0-C1,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.22,
68.150139942,S0-C1,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C1,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.22,
68.150139942,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.22,
68.150139942,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.71,% Core_Clocks,,,0.00,5.23,
68.150139942,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
68.150139942,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C2,Frontend_Bound,29.48,% Slots,,,0.00,5.22,
68.150139942,S0-C2,Bad_Speculation,11.94,% Slots,,,0.00,5.22,
68.150139942,S0-C2,Backend_Bound,35.55,% Slots,,,0.00,5.22,<==
68.150139942,S0-C2,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C2,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C2,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.22,
68.150139942,S0-C2,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.22,
68.150139942,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.22,
68.150139942,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
68.150139942,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
68.150139942,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.23,% Clocks,,,0.00,5.23,
68.150139942,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C3,Frontend_Bound,32.27,% Slots,,,0.00,5.22,
68.150139942,S0-C3,Bad_Speculation,17.74,% Slots,,,0.00,5.22,
68.150139942,S0-C3,Backend_Bound,21.01,% Slots,,,0.00,5.22,
68.150139942,S0-C3,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C3,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C3,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.22,
68.150139942,S0-C3,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.22,
68.150139942,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.22,
68.150139942,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
68.150139942,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C4,Frontend_Bound,29.68,% Slots,,,0.00,5.22,
68.150139942,S0-C4,Bad_Speculation,11.77,% Slots,,,0.00,5.22,
68.150139942,S0-C4,Backend_Bound,22.35,% Slots,,,0.00,5.22,
68.150139942,S0-C4,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.22,<==
68.150139942,S0-C4,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C4,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.22,
68.150139942,S0-C4,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.22,
68.150139942,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.23,
68.150139942,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
68.150139942,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.19,% Clocks,,,0.00,5.23,
68.150139942,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C5,Frontend_Bound,42.51,% Slots,,,0.00,5.22,
68.150139942,S0-C5,Bad_Speculation,13.35,% Slots,,,0.00,5.22,
68.150139942,S0-C5,Backend_Bound,12.86,% Slots,,,0.00,5.22,
68.150139942,S0-C5,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.22,
68.150139942,S0-C5,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.23,
68.150139942,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.37,% Core_Clocks,,,0.00,5.22,
68.150139942,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C6,Frontend_Bound,26.03,% Slots,,,0.00,5.21,
68.150139942,S0-C6,Bad_Speculation,16.68,% Slots,,,0.00,5.21,
68.150139942,S0-C6,Backend_Bound,32.07,% Slots,,,0.00,5.21,
68.150139942,S0-C6,Frontend_Bound.Frontend_Latency,25.76,% Slots,,rs_events.empty_end,0.00,5.21,
68.150139942,S0-C6,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.21,
68.150139942,S0-C6,Backend_Bound.Memory_Bound,30.47,% Slots,,,0.00,5.21,
68.150139942,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.23,
68.150139942,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
68.150139942,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
68.150139942,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
68.150139942,S0-C7,Frontend_Bound,32.39,% Slots,,,0.00,5.22,
68.150139942,S0-C7,Bad_Speculation,17.86,% Slots,,,0.00,5.22,
68.150139942,S0-C7,Backend_Bound,17.13,% Slots,,,0.00,5.22,
68.150139942,S0-C7,Frontend_Bound.Frontend_Latency,26.76,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S0-C7,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S0-C7,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.22,
68.150139942,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.22,
68.150139942,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
68.150139942,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C0,Frontend_Bound,38.74,% Slots,,,0.00,5.22,
68.150139942,S1-C0,Bad_Speculation,18.76,% Slots,,,0.00,5.22,
68.150139942,S1-C0,Backend_Bound,15.60,% Slots,,,0.00,5.22,
68.150139942,S1-C0,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C0,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.22,
68.150139942,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
68.150139942,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C1,Frontend_Bound,42.46,% Slots,,,0.00,5.22,
68.150139942,S1-C1,Bad_Speculation,18.69,% Slots,,,0.00,5.22,
68.150139942,S1-C1,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.72,% Slots,,,0.00,5.22,
68.150139942,S1-C1,Bad_Speculation.Branch_Mispredicts,18.44,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.22,
68.150139942,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.50,% Core_Clocks,,,0.00,5.23,
68.150139942,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C2,Frontend_Bound,48.05,% Slots,,,0.00,5.22,<==
68.150139942,S1-C2,Bad_Speculation,15.38,% Slots,,,0.00,5.22,
68.150139942,S1-C2,Frontend_Bound.Frontend_Latency,24.26,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.92,% Slots,,,0.00,5.22,
68.150139942,S1-C2,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.22,
68.150139942,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
68.150139942,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.57,% Core_Clocks,,,0.00,5.23,
68.150139942,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C3,Frontend_Bound,41.58,% Slots,,,0.00,5.22,
68.150139942,S1-C3,Bad_Speculation,12.08,% Slots,,,0.00,5.22,
68.150139942,S1-C3,Backend_Bound,24.28,% Slots,,,0.00,5.22,
68.150139942,S1-C3,Frontend_Bound.Frontend_Latency,55.66,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C3,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.19,% Clocks,,,0.00,5.23,
68.150139942,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
68.150139942,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
68.150139942,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
68.150139942,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C4,Frontend_Bound,40.55,% Slots,,,0.00,5.22,
68.150139942,S1-C4,Bad_Speculation,14.52,% Slots,,,0.00,5.22,
68.150139942,S1-C4,Backend_Bound,18.64,% Slots,,,0.00,5.22,
68.150139942,S1-C4,Frontend_Bound.Frontend_Latency,32.74,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C4,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C4,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.22,
68.150139942,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.23,
68.150139942,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
68.150139942,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C5,Frontend_Bound,37.46,% Slots,,,0.00,5.22,
68.150139942,S1-C5,Bad_Speculation,14.44,% Slots,,,0.00,5.22,
68.150139942,S1-C5,Backend_Bound,18.52,% Slots,,,0.00,5.22,
68.150139942,S1-C5,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.22,
68.150139942,S1-C5,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C5,Backend_Bound.Memory_Bound,17.72,% Slots,,,0.00,5.22,
68.150139942,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.23,
68.150139942,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.90,% Core_Clocks,,,0.00,5.23,
68.150139942,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
68.150139942,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C6,Frontend_Bound,42.57,% Slots,,,0.00,5.23,
68.150139942,S1-C6,Bad_Speculation,12.24,% Slots,,,0.00,5.23,
68.150139942,S1-C6,Backend_Bound,18.81,% Slots,,,0.00,5.23,
68.150139942,S1-C6,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.23,
68.150139942,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.23,
68.150139942,S1-C6,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
68.150139942,S1-C6,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.22,
68.150139942,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.23,
68.150139942,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.06,% Core_Clocks,,,0.00,5.22,
68.150139942,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
68.150139942,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
68.150139942,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C7,Frontend_Bound,34.48,% Slots,,,0.00,5.22,
68.150139942,S1-C7,Bad_Speculation,15.45,% Slots,,,0.00,5.22,
68.150139942,S1-C7,Backend_Bound,19.22,% Slots,,,0.00,5.22,
68.150139942,S1-C7,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.22,
68.150139942,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.22,
68.150139942,S1-C7,Bad_Speculation.Branch_Mispredicts,15.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,
68.150139942,S1-C7,Backend_Bound.Core_Bound,29.29,% Slots,,,0.00,5.22,
68.150139942,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.23,
68.150139942,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
68.150139942,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.79,% Core_Clocks,,,0.00,5.23,
68.150139942,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.78,% Clocks,,,0.00,5.23,
68.150139942,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
68.150139942,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
68.150139942,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
69.614574249,S0-C0,Frontend_Bound,22.62,% Slots,,,0.00,5.19,
69.614574249,S0-C0,Bad_Speculation,12.95,% Slots,,,0.00,5.19,
69.614574249,S0-C0,Backend_Bound,32.35,% Slots,,,0.00,5.19,
69.614574249,S0-C0,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C0,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.19,<==
69.614574249,S0-C0,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.19,
69.614574249,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
69.614574249,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.53,% Clocks,,,0.00,5.34,
69.614574249,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
69.614574249,S0-C1,Frontend_Bound,30.42,% Slots,,,0.00,5.19,
69.614574249,S0-C1,Bad_Speculation,17.71,% Slots,,,0.00,5.19,
69.614574249,S0-C1,Backend_Bound,14.87,% Slots,,,0.00,5.19,
69.614574249,S0-C1,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C1,Bad_Speculation.Branch_Mispredicts,17.54,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.21,
69.614574249,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
69.614574249,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C2,Frontend_Bound,27.46,% Slots,,,0.00,5.2,
69.614574249,S0-C2,Bad_Speculation,14.57,% Slots,,,0.00,5.2,
69.614574249,S0-C2,Backend_Bound,23.58,% Slots,,,0.00,5.2,
69.614574249,S0-C2,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C2,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C2,Backend_Bound.Memory_Bound,14.08,% Slots,,,0.00,5.19,
69.614574249,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.21,
69.614574249,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
69.614574249,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
69.614574249,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C3,Frontend_Bound,31.49,% Slots,,,0.00,5.19,
69.614574249,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.19,
69.614574249,S0-C3,Backend_Bound,22.37,% Slots,,,0.00,5.19,
69.614574249,S0-C3,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.19,<==
69.614574249,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.19,
69.614574249,S0-C3,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C3,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.19,
69.614574249,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.21,
69.614574249,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.60,% Core_Clocks,,,0.00,5.18,
69.614574249,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.92,% Core_Clocks,,,0.00,5.19,
69.614574249,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C4,Frontend_Bound,30.30,% Slots,,,0.00,5.19,
69.614574249,S0-C4,Bad_Speculation,12.66,% Slots,,,0.00,5.19,
69.614574249,S0-C4,Backend_Bound,22.31,% Slots,,,0.00,5.19,
69.614574249,S0-C4,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.19,<==
69.614574249,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.19,
69.614574249,S0-C4,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C4,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.19,
69.614574249,S0-C4,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.19,
69.614574249,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.21,
69.614574249,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.10,% Core_Clocks,,,0.00,5.19,
69.614574249,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.96,% Core_Clocks,,,0.00,5.19,
69.614574249,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
69.614574249,S0-C5,Frontend_Bound,31.89,% Slots,,,0.00,5.19,
69.614574249,S0-C5,Bad_Speculation,13.96,% Slots,,,0.00,5.19,
69.614574249,S0-C5,Backend_Bound,20.29,% Slots,,,0.00,5.19,
69.614574249,S0-C5,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C5,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C5,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.19,
69.614574249,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.21,
69.614574249,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
69.614574249,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C6,Frontend_Bound,22.21,% Slots,,,0.00,5.2,
69.614574249,S0-C6,Bad_Speculation,11.06,% Slots,,,0.00,5.2,
69.614574249,S0-C6,Backend_Bound,34.16,% Slots,,,0.00,5.2,<==
69.614574249,S0-C6,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C6,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C6,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.19,
69.614574249,S0-C6,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.19,
69.614574249,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
69.614574249,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C7,Frontend_Bound,32.80,% Slots,,,0.00,5.19,
69.614574249,S0-C7,Bad_Speculation,14.81,% Slots,,,0.00,5.19,
69.614574249,S0-C7,Backend_Bound,16.41,% Slots,,,0.00,5.19,
69.614574249,S0-C7,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S0-C7,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.2,
69.614574249,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
69.614574249,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
69.614574249,S1-C0,Frontend_Bound,28.55,% Slots,,,0.00,5.19,
69.614574249,S1-C0,Bad_Speculation,13.26,% Slots,,,0.00,5.19,
69.614574249,S1-C0,Backend_Bound,23.43,% Slots,,,0.00,5.19,
69.614574249,S1-C0,Frontend_Bound.Frontend_Latency,20.79,% Slots,,rs_events.empty_end,0.00,5.19,<==
69.614574249,S1-C0,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C0,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.19,
69.614574249,S1-C0,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.19,
69.614574249,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.2,
69.614574249,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.93,% Clocks,,,0.00,5.34,
69.614574249,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C1,Frontend_Bound,25.75,% Slots,,,0.00,5.2,
69.614574249,S1-C1,Bad_Speculation,15.77,% Slots,,,0.00,5.2,
69.614574249,S1-C1,Backend_Bound,19.91,% Slots,,,0.00,5.2,
69.614574249,S1-C1,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S1-C1,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C1,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.19,
69.614574249,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
69.614574249,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C2,Frontend_Bound,29.77,% Slots,,,0.00,5.19,
69.614574249,S1-C2,Bad_Speculation,13.99,% Slots,,,0.00,5.19,
69.614574249,S1-C2,Backend_Bound,18.06,% Slots,,,0.00,5.19,
69.614574249,S1-C2,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S1-C2,Bad_Speculation.Branch_Mispredicts,13.82,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C2,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.19,
69.614574249,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
69.614574249,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
69.614574249,S1-C3,Frontend_Bound,25.77,% Slots,,,0.00,5.34,<==
69.614574249,S1-C3,Bad_Speculation,16.76,% Slots,,,0.00,5.34,
69.614574249,S1-C3,Backend_Bound,18.78,% Slots,,,0.00,5.34,
69.614574249,S1-C3,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C3,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.19,
69.614574249,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C4,Frontend_Bound,31.99,% Slots,,,0.00,5.35,
69.614574249,S1-C4,Bad_Speculation,14.44,% Slots,,,0.00,5.35,
69.614574249,S1-C4,Backend_Bound,20.85,% Slots,,,0.00,5.35,
69.614574249,S1-C4,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.36,
69.614574249,S1-C4,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C4,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.19,
69.614574249,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.21,
69.614574249,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
69.614574249,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.71,% Core_Clocks,,,0.00,5.18,
69.614574249,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C5,Frontend_Bound,24.27,% Slots,,,0.00,5.35,
69.614574249,S1-C5,Bad_Speculation,15.46,% Slots,,,0.00,5.35,
69.614574249,S1-C5,Backend_Bound,29.25,% Slots,,,0.00,5.35,
69.614574249,S1-C5,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S1-C5,Bad_Speculation.Branch_Mispredicts,15.31,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C5,Backend_Bound.Memory_Bound,21.20,% Slots,,,0.00,5.19,
69.614574249,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.21,
69.614574249,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
69.614574249,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
69.614574249,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C6,Frontend_Bound,32.57,% Slots,,,0.00,5.35,
69.614574249,S1-C6,Bad_Speculation,13.15,% Slots,,,0.00,5.35,
69.614574249,S1-C6,Backend_Bound,24.92,% Slots,,,0.00,5.35,
69.614574249,S1-C6,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.19,
69.614574249,S1-C6,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C6,Backend_Bound.Memory_Bound,12.35,% Slots,,,0.00,5.19,
69.614574249,S1-C6,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.19,
69.614574249,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.21,
69.614574249,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
69.614574249,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
69.614574249,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.34,
69.614574249,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C7,Frontend_Bound,21.80,% Slots,,,0.00,5.34,
69.614574249,S1-C7,Bad_Speculation,14.41,% Slots,,,0.00,5.34,
69.614574249,S1-C7,Backend_Bound,27.44,% Slots,,,0.00,5.34,
69.614574249,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.35,
69.614574249,S1-C7,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.19,
69.614574249,S1-C7,Backend_Bound.Memory_Bound,17.36,% Slots,,,0.00,5.19,
69.614574249,S1-C7,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.19,
69.614574249,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.64,% Core_Clocks,,,0.00,5.19,
69.614574249,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
69.614574249,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
69.614574249,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
69.614574249,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
69.614574249,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
69.614574249,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
69.614574249,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
71.14902137,S0-C0,Frontend_Bound,27.90,% Slots,,,0.00,5.21,<==
71.14902137,S0-C0,Bad_Speculation,13.50,% Slots,,,0.00,5.21,
71.14902137,S0-C0,Backend_Bound,20.93,% Slots,,,0.00,5.21,
71.14902137,S0-C0,Retiring,25.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
71.14902137,S0-C0,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.21,
71.14902137,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.21,
71.14902137,S0-C0,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.21,
71.14902137,S0-C0,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.21,
71.14902137,S0-C0,Retiring.Microcode_Sequencer,2.28,% Slots,,idq.ms_uops,0.00,5.21,
71.14902137,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
71.14902137,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.96,% Clocks,,idq.ms_switches,0.00,5.45,
71.14902137,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.09,% Core_Clocks,,,0.00,5.22,
71.14902137,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.81,% Core_Clocks,,,0.00,5.22,
71.14902137,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
71.14902137,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
71.14902137,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C1,Frontend_Bound,30.89,% Slots,,,0.00,5.22,
71.14902137,S0-C1,Bad_Speculation,11.30,% Slots,,,0.00,5.22,
71.14902137,S0-C1,Backend_Bound,15.27,% Slots,,,0.00,5.22,
71.14902137,S0-C1,Retiring,32.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
71.14902137,S0-C1,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.22,
71.14902137,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.92,% Slots,,,0.00,5.22,
71.14902137,S0-C1,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S0-C1,Retiring.Microcode_Sequencer,1.82,% Slots,,idq.ms_uops,0.00,5.22,<==
71.14902137,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
71.14902137,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.45,
71.14902137,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C2,Bad_Speculation,11.72,% Slots,,,0.00,5.22,
71.14902137,S0-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S0-C2,Backend_Bound,40.40,% Slots,,,0.00,5.22,
71.14902137,S0-C2,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.22,
71.14902137,S0-C2,Backend_Bound.Core_Bound,27.14,% Slots,,,0.00,5.22,
71.14902137,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
71.14902137,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
71.14902137,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.82,% Clocks,,,0.00,5.21,<==
71.14902137,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C4,Frontend_Bound,23.76,% Slots,,,0.00,5.22,
71.14902137,S0-C4,Bad_Speculation,14.62,% Slots,,,0.00,5.22,
71.14902137,S0-C4,Backend_Bound,26.48,% Slots,,,0.00,5.22,<==
71.14902137,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.22,
71.14902137,S0-C4,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S0-C4,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.21,
71.14902137,S0-C4,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.21,
71.14902137,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.12,% Core_Clocks,,,0.00,5.21,
71.14902137,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.54,% Core_Clocks,,,0.00,5.22,
71.14902137,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
71.14902137,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
71.14902137,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C5,Backend_Bound,20.09,% Slots,,,0.00,5.21,
71.14902137,S0-C5,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.21,
71.14902137,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.28,% Clocks,,,0.00,5.21,<==
71.14902137,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C6,Frontend_Bound,22.40,% Slots,,,0.00,5.22,
71.14902137,S0-C6,Bad_Speculation,12.71,% Slots,,,0.00,5.22,
71.14902137,S0-C6,Backend_Bound,30.24,% Slots,,,0.00,5.22,
71.14902137,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.22,
71.14902137,S0-C6,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S0-C6,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.22,
71.14902137,S0-C6,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.22,
71.14902137,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
71.14902137,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.21,% Clocks,,,0.00,5.21,<==
71.14902137,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
71.14902137,S0-C7,Frontend_Bound,23.65,% Slots,,,0.00,5.22,
71.14902137,S0-C7,Bad_Speculation,11.98,% Slots,,,0.00,5.22,
71.14902137,S0-C7,Backend_Bound,36.86,% Slots,,,0.00,5.22,<==
71.14902137,S0-C7,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.22,
71.14902137,S0-C7,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S0-C7,Backend_Bound.Memory_Bound,16.12,% Slots,,,0.00,5.22,
71.14902137,S0-C7,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.22,
71.14902137,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.44,
71.14902137,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
71.14902137,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
71.14902137,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
71.14902137,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
71.14902137,S1-C0,Frontend_Bound,21.27,% Slots,,,0.00,5.22,
71.14902137,S1-C0,Backend_Bound,22.43,% Slots,,,0.00,5.22,<==
71.14902137,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.05,% Slots,,,0.00,5.21,
71.14902137,S1-C0,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.22,
71.14902137,S1-C0,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.22,
71.14902137,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.79,% Core_Clocks,,,0.00,5.22,
71.14902137,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.82,% Clocks,,,0.00,5.21,
71.14902137,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C1,Frontend_Bound,22.84,% Slots,,,0.00,5.22,
71.14902137,S1-C1,Bad_Speculation,13.31,% Slots,,,0.00,5.22,
71.14902137,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.21,
71.14902137,S1-C1,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.97,% Core_Clocks,,,0.00,5.22,<==
71.14902137,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C2,Frontend_Bound,22.38,% Slots,,,0.00,5.21,
71.14902137,S1-C2,Bad_Speculation,16.23,% Slots,,,0.00,5.21,
71.14902137,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.21,
71.14902137,S1-C2,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.21,
71.14902137,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.01,% Core_Clocks,,,0.00,5.22,<==
71.14902137,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C3,Frontend_Bound,24.94,% Slots,,,0.00,5.3,
71.14902137,S1-C3,Bad_Speculation,14.07,% Slots,,,0.00,5.29,
71.14902137,S1-C3,Backend_Bound,31.84,% Slots,,,0.00,5.29,
71.14902137,S1-C3,Retiring,24.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
71.14902137,S1-C3,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.22,
71.14902137,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.22,
71.14902137,S1-C3,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.21,
71.14902137,S1-C3,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.22,
71.14902137,S1-C3,Retiring.Microcode_Sequencer,2.41,% Slots,,idq.ms_uops,0.00,5.21,
71.14902137,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
71.14902137,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.45,
71.14902137,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.92,<==
71.14902137,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
71.14902137,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C4,Frontend_Bound,21.59,% Slots,,,0.00,5.31,
71.14902137,S1-C4,Backend_Bound,12.54,% Slots,,,0.00,5.29,
71.14902137,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.21,<==
71.14902137,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C5,Frontend_Bound,31.83,% Slots,,,0.00,5.31,<==
71.14902137,S1-C5,Bad_Speculation,14.64,% Slots,,,0.00,5.29,
71.14902137,S1-C5,Backend_Bound,19.65,% Slots,,,0.00,5.29,
71.14902137,S1-C5,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.22,
71.14902137,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.22,
71.14902137,S1-C5,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.21,
71.14902137,S1-C5,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.21,
71.14902137,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.45,
71.14902137,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
71.14902137,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.17,% Core_Clocks,,,0.00,5.22,
71.14902137,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.37,% Core_Clocks,,,0.00,5.22,
71.14902137,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
71.14902137,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
71.14902137,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C6,Frontend_Bound,21.90,% Slots,,,0.00,5.31,
71.14902137,S1-C6,Backend_Bound,16.47,% Slots,,,0.00,5.29,
71.14902137,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.22,
71.14902137,S1-C6,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.22,
71.14902137,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.86,% Core_Clocks,,,0.00,5.22,<==
71.14902137,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.70,% Clocks,,,0.00,5.21,
71.14902137,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C7,Frontend_Bound,23.67,% Slots,,,0.00,5.31,
71.14902137,S1-C7,Bad_Speculation,15.77,% Slots,,,0.00,5.29,
71.14902137,S1-C7,Backend_Bound,16.75,% Slots,,,0.00,5.29,
71.14902137,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.21,% Slots,,,0.00,5.21,
71.14902137,S1-C7,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
71.14902137,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.79,% Core_Clocks,,,0.00,5.22,<==
71.14902137,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
71.14902137,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
71.14902137,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
71.14902137,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
72.616633115,S0-C0,Frontend_Bound,28.18,% Slots,,,0.00,5.19,
72.616633115,S0-C0,Backend_Bound,34.59,% Slots,,,0.00,5.19,
72.616633115,S0-C0,Retiring,23.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
72.616633115,S0-C0,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S0-C0,Backend_Bound.Memory_Bound,32.29,% Slots,,,0.00,5.18,<==
72.616633115,S0-C0,Retiring.Microcode_Sequencer,4.85,% Slots,,idq.ms_uops,0.00,5.19,
72.616633115,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.17,
72.616633115,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.17,
72.616633115,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
72.616633115,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
72.616633115,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C1,Frontend_Bound,31.33,% Slots,,,0.00,5.18,<==
72.616633115,S0-C1,Backend_Bound,20.46,% Slots,,,0.00,5.18,
72.616633115,S0-C1,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.17,
72.616633115,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.91,% Slots,,,0.00,5.17,
72.616633115,S0-C1,Backend_Bound.Memory_Bound,11.81,% Slots,,,0.00,5.17,
72.616633115,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.18,
72.616633115,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
72.616633115,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
72.616633115,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
72.616633115,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C2,Backend_Bound,54.25,% Slots,,,0.00,5.18,
72.616633115,S0-C2,Retiring,29.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S0-C2,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.17,
72.616633115,S0-C2,Backend_Bound.Core_Bound,30.40,% Slots,,,0.00,5.17,<==
72.616633115,S0-C2,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.18,
72.616633115,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
72.616633115,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C3,Backend_Bound,22.96,% Slots,,,0.00,5.18,
72.616633115,S0-C3,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.18,
72.616633115,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.66,% Clocks,,,0.00,5.18,<==
72.616633115,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C4,Frontend_Bound,25.72,% Slots,,,0.00,5.18,
72.616633115,S0-C4,Backend_Bound,37.70,% Slots,,,0.00,5.18,<==
72.616633115,S0-C4,Retiring,24.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S0-C4,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.17,
72.616633115,S0-C4,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.18,
72.616633115,S0-C4,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.18,
72.616633115,S0-C4,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.18,
72.616633115,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.31,% Clocks,,idq.ms_switches,0.00,5.18,
72.616633115,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.42,% Core_Clocks,,,0.00,5.18,
72.616633115,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
72.616633115,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.48,% Clocks,,,0.00,5.17,
72.616633115,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C5,Backend_Bound,22.18,% Slots,,,0.00,5.18,
72.616633115,S0-C5,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.18,
72.616633115,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.22,% Clocks,,,0.00,5.18,<==
72.616633115,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C6,Frontend_Bound,24.72,% Slots,,,0.00,5.18,
72.616633115,S0-C6,Backend_Bound,48.61,% Slots,,,0.00,5.18,
72.616633115,S0-C6,Frontend_Bound.Frontend_Latency,21.52,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.39,% Slots,,,0.00,5.17,
72.616633115,S0-C6,Backend_Bound.Memory_Bound,43.19,% Slots,,,0.00,5.18,
72.616633115,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
72.616633115,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.62,% Core_Clocks,,,0.00,5.17,
72.616633115,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
72.616633115,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C7,Backend_Bound,52.83,% Slots,,,0.00,5.18,
72.616633115,S0-C7,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.18,
72.616633115,S0-C7,Backend_Bound.Core_Bound,32.22,% Slots,,,0.00,5.18,<==
72.616633115,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
72.616633115,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
72.616633115,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
72.616633115,S1-C0,Frontend_Bound,26.06,% Slots,,,0.00,5.18,
72.616633115,S1-C0,Backend_Bound,45.29,% Slots,,,0.00,5.18,
72.616633115,S1-C0,Retiring,15.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S1-C0,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.18,
72.616633115,S1-C0,Backend_Bound.Memory_Bound,29.44,% Slots,,,0.00,5.18,
72.616633115,S1-C0,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.18,
72.616633115,S1-C0,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.17,
72.616633115,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.17,
72.616633115,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.69,% Core_Clocks,,,0.00,5.18,
72.616633115,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
72.616633115,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C1,Frontend_Bound,24.71,% Slots,,,0.00,5.18,
72.616633115,S1-C1,Backend_Bound,41.45,% Slots,,,0.00,5.18,
72.616633115,S1-C1,Retiring,30.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S1-C1,Frontend_Bound.Frontend_Latency,30.64,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.18,
72.616633115,S1-C1,Backend_Bound.Memory_Bound,33.63,% Slots,,,0.00,5.18,
72.616633115,S1-C1,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.17,
72.616633115,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.17,
72.616633115,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.26,
72.616633115,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.55,% Core_Clocks,,,0.00,5.17,
72.616633115,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
72.616633115,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
72.616633115,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C2,Backend_Bound,17.47,% Slots,,,0.00,5.18,
72.616633115,S1-C2,Retiring,76.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S1-C2,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.18,
72.616633115,S1-C2,Retiring.Base,75.33,% Slots,,inst_retired.prec_dist:pp,0.00,5.18,
72.616633115,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.63,% Clocks,,,0.00,5.18,
72.616633115,S1-C2-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.18,<==
72.616633115,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C3,Frontend_Bound,26.54,% Slots,,,0.00,5.18,
72.616633115,S1-C3,Backend_Bound,40.82,% Slots,,,0.00,5.18,
72.616633115,S1-C3,Retiring,23.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S1-C3,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.16,
72.616633115,S1-C3,Backend_Bound.Memory_Bound,25.16,% Slots,,,0.00,5.18,<==
72.616633115,S1-C3,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.18,
72.616633115,S1-C3,Retiring.Microcode_Sequencer,4.80,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.17,
72.616633115,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.17,
72.616633115,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.62,% Core_Clocks,,,0.00,5.18,
72.616633115,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
72.616633115,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
72.616633115,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C4,Backend_Bound,13.13,% Slots,,,0.00,5.18,<==
72.616633115,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C5,Frontend_Bound,20.23,% Slots,,,0.00,5.18,
72.616633115,S1-C5,Bad_Speculation,16.23,% Slots,,,0.00,5.18,
72.616633115,S1-C5,Backend_Bound,23.81,% Slots,,,0.00,5.18,<==
72.616633115,S1-C5,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.18,
72.616633115,S1-C5,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C5,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.18,
72.616633115,S1-C5,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.18,
72.616633115,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.17,
72.616633115,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
72.616633115,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.10,% Clocks,,,0.00,5.19,
72.616633115,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C6,Backend_Bound,15.30,% Slots,,,0.00,5.18,
72.616633115,S1-C6,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.18,
72.616633115,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.39,% Clocks,,,0.00,5.18,<==
72.616633115,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C7,Frontend_Bound,20.63,% Slots,,,0.00,5.17,
72.616633115,S1-C7,Backend_Bound,49.39,% Slots,,,0.00,5.17,
72.616633115,S1-C7,Retiring,26.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
72.616633115,S1-C7,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.17,
72.616633115,S1-C7,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.17,
72.616633115,S1-C7,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.17,
72.616633115,S1-C7,Retiring.Microcode_Sequencer,3.50,% Slots,,idq.ms_uops,0.00,5.18,
72.616633115,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.18,
72.616633115,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
72.616633115,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.18,
72.616633115,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
72.616633115,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
72.616633115,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
72.616633115,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
74.052305043,S0-C0,Frontend_Bound,30.50,% Slots,,,0.00,5.28,
74.052305043,S0-C0,Bad_Speculation,12.84,% Slots,,,0.00,5.28,
74.052305043,S0-C0,Backend_Bound,32.44,% Slots,,,0.00,5.28,
74.052305043,S0-C0,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.28,
74.052305043,S0-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C0,Backend_Bound.Memory_Bound,48.53,% Slots,,,0.00,5.15,<==
74.052305043,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.28,
74.052305043,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
74.052305043,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.56,% Core_Clocks,,,0.00,5.14,
74.052305043,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
74.052305043,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S0-C0-T0,MUX,5.00,%,,,0.00,100.0,
74.052305043,S0-C1,Frontend_Bound,32.76,% Slots,,,0.00,5.29,
74.052305043,S0-C1,Bad_Speculation,13.27,% Slots,,,0.00,5.29,
74.052305043,S0-C1,Backend_Bound,15.07,% Slots,,,0.00,5.29,
74.052305043,S0-C1,Frontend_Bound.Frontend_Latency,23.24,% Slots,,rs_events.empty_end,0.00,5.29,
74.052305043,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.70,% Slots,,,0.00,5.29,
74.052305043,S0-C1,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.28,
74.052305043,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C2,Frontend_Bound,29.84,% Slots,,,0.00,5.29,
74.052305043,S0-C2,Bad_Speculation,23.01,% Slots,,,0.00,5.29,
74.052305043,S0-C2,Backend_Bound,12.35,% Slots,,,0.00,5.29,
74.052305043,S0-C2,Frontend_Bound.Frontend_Latency,35.15,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.29,
74.052305043,S0-C2,Bad_Speculation.Branch_Mispredicts,22.77,% Slots,,br_misp_retired.all_branches,0.00,5.29,
74.052305043,S0-C2,Backend_Bound.Memory_Bound,39.49,% Slots,,,0.00,5.15,
74.052305043,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.28,
74.052305043,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
74.052305043,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.56,% Core_Clocks,,,0.00,5.14,
74.052305043,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.74,% Core_Clocks,,,0.00,5.29,
74.052305043,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
74.052305043,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C3,Frontend_Bound,25.59,% Slots,,,0.00,5.28,
74.052305043,S0-C3,Bad_Speculation,19.57,% Slots,,,0.00,5.28,
74.052305043,S0-C3,Backend_Bound,21.12,% Slots,,,0.00,5.28,
74.052305043,S0-C3,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C3,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C3,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.15,
74.052305043,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
74.052305043,S0-C4,Frontend_Bound,33.03,% Slots,,,0.00,5.28,
74.052305043,S0-C4,Bad_Speculation,18.99,% Slots,,,0.00,5.28,
74.052305043,S0-C4,Backend_Bound,12.22,% Slots,,,0.00,5.28,
74.052305043,S0-C4,Frontend_Bound.Frontend_Latency,29.86,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C4,Bad_Speculation.Branch_Mispredicts,18.81,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.28,
74.052305043,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C5,Frontend_Bound,33.08,% Slots,,,0.00,5.28,
74.052305043,S0-C5,Bad_Speculation,14.32,% Slots,,,0.00,5.28,
74.052305043,S0-C5,Backend_Bound,25.06,% Slots,,,0.00,5.28,
74.052305043,S0-C5,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.95,% Slots,,,0.00,5.28,
74.052305043,S0-C5,Bad_Speculation.Branch_Mispredicts,14.11,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C5,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.14,
74.052305043,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.29,
74.052305043,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
74.052305043,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.11,% Core_Clocks,,,0.00,5.14,
74.052305043,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.13,% Core_Clocks,,,0.00,5.29,
74.052305043,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
74.052305043,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C6,Frontend_Bound,31.17,% Slots,,,0.00,5.28,
74.052305043,S0-C6,Bad_Speculation,20.18,% Slots,,,0.00,5.28,
74.052305043,S0-C6,Backend_Bound,12.87,% Slots,,,0.00,5.28,
74.052305043,S0-C6,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.28,
74.052305043,S0-C6,Bad_Speculation.Branch_Mispredicts,19.97,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.28,
74.052305043,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
74.052305043,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.03,% Core_Clocks,,,0.00,5.13,
74.052305043,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C7,Frontend_Bound,29.43,% Slots,,,0.00,5.28,
74.052305043,S0-C7,Bad_Speculation,14.55,% Slots,,,0.00,5.28,
74.052305043,S0-C7,Backend_Bound,28.91,% Slots,,,0.00,5.28,
74.052305043,S0-C7,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S0-C7,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S0-C7,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.14,
74.052305043,S0-C7,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.14,
74.052305043,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.28,
74.052305043,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
74.052305043,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.38,% Clocks,,,0.00,5.29,
74.052305043,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C0,Frontend_Bound,26.30,% Slots,,,0.00,5.28,
74.052305043,S1-C0,Bad_Speculation,14.85,% Slots,,,0.00,5.28,
74.052305043,S1-C0,Backend_Bound,31.16,% Slots,,,0.00,5.28,
74.052305043,S1-C0,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C0,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C0,Backend_Bound.Memory_Bound,18.77,% Slots,,,0.00,5.15,
74.052305043,S1-C0,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.15,
74.052305043,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
74.052305043,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
74.052305043,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C1,Frontend_Bound,33.40,% Slots,,,0.00,5.28,
74.052305043,S1-C1,Bad_Speculation,12.01,% Slots,,,0.00,5.28,
74.052305043,S1-C1,Backend_Bound,30.66,% Slots,,,0.00,5.28,
74.052305043,S1-C1,Frontend_Bound.Frontend_Latency,30.17,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C1,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C1,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.15,
74.052305043,S1-C1,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.15,
74.052305043,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.28,
74.052305043,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
74.052305043,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C2,Frontend_Bound,38.89,% Slots,,,0.00,5.28,
74.052305043,S1-C2,Bad_Speculation,17.12,% Slots,,,0.00,5.28,
74.052305043,S1-C2,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.28,
74.052305043,S1-C2,Bad_Speculation.Branch_Mispredicts,16.93,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.28,
74.052305043,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.51,% Core_Clocks,,,0.00,5.13,
74.052305043,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.40,% Core_Clocks,,,0.00,5.3,
74.052305043,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C3,Frontend_Bound,34.63,% Slots,,,0.00,5.29,
74.052305043,S1-C3,Bad_Speculation,15.45,% Slots,,,0.00,5.29,
74.052305043,S1-C3,Backend_Bound,20.29,% Slots,,,0.00,5.29,
74.052305043,S1-C3,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.25,% Slots,,,0.00,5.29,
74.052305043,S1-C3,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.29,
74.052305043,S1-C3,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.15,
74.052305043,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.27,
74.052305043,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.36,% Core_Clocks,,,0.00,5.12,
74.052305043,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.51,% Core_Clocks,,,0.00,5.29,
74.052305043,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C4,Frontend_Bound,33.89,% Slots,,,0.00,5.28,
74.052305043,S1-C4,Bad_Speculation,12.15,% Slots,,,0.00,5.28,
74.052305043,S1-C4,Backend_Bound,26.61,% Slots,,,0.00,5.28,
74.052305043,S1-C4,Frontend_Bound.Frontend_Latency,25.96,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C4,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C4,Backend_Bound.Memory_Bound,15.53,% Slots,,,0.00,5.15,
74.052305043,S1-C4,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.15,
74.052305043,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.29,
74.052305043,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C5,Frontend_Bound,37.08,% Slots,,,0.00,5.29,
74.052305043,S1-C5,Bad_Speculation,14.97,% Slots,,,0.00,5.29,
74.052305043,S1-C5,Backend_Bound,19.98,% Slots,,,0.00,5.29,
74.052305043,S1-C5,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.29,
74.052305043,S1-C5,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C5,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.15,
74.052305043,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.28,
74.052305043,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
74.052305043,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.19,% Core_Clocks,,,0.00,5.12,
74.052305043,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.71,% Core_Clocks,,,0.00,5.29,
74.052305043,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
74.052305043,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
74.052305043,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C6,Frontend_Bound,36.10,% Slots,,,0.00,5.28,
74.052305043,S1-C6,Bad_Speculation,15.22,% Slots,,,0.00,5.28,
74.052305043,S1-C6,Backend_Bound,20.67,% Slots,,,0.00,5.28,
74.052305043,S1-C6,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C6,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C6,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.15,
74.052305043,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.28,
74.052305043,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
74.052305043,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
74.052305043,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C7,Frontend_Bound,28.53,% Slots,,,0.00,5.28,
74.052305043,S1-C7,Bad_Speculation,16.62,% Slots,,,0.00,5.28,
74.052305043,S1-C7,Backend_Bound,22.74,% Slots,,,0.00,5.28,
74.052305043,S1-C7,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.28,
74.052305043,S1-C7,Bad_Speculation.Branch_Mispredicts,16.46,% Slots,,br_misp_retired.all_branches,0.00,5.28,
74.052305043,S1-C7,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.15,
74.052305043,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.29,
74.052305043,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
74.052305043,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
74.052305043,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
74.052305043,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
74.052305043,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
74.052305043,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
74.052305043,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
74.052305043,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
74.052305043,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
74.052305043,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
75.624056229,S0-C0,Frontend_Bound,22.08,% Slots,,,0.00,5.34,
75.624056229,S0-C0,Bad_Speculation,13.31,% Slots,,,0.00,5.34,
75.624056229,S0-C0,Backend_Bound,24.95,% Slots,,,0.00,5.34,<==
75.624056229,S0-C0,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S0-C0,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.2,
75.624056229,S0-C0,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.2,
75.624056229,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C1,Frontend_Bound,36.21,% Slots,,,0.00,5.34,
75.624056229,S0-C1,Bad_Speculation,13.59,% Slots,,,0.00,5.34,
75.624056229,S0-C1,Backend_Bound,11.51,% Slots,,,0.00,5.34,
75.624056229,S0-C1,Retiring,38.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
75.624056229,S0-C1,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.17,% Slots,,,0.00,5.34,
75.624056229,S0-C1,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S0-C1,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.09,<==
75.624056229,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.34,
75.624056229,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
75.624056229,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.34,
75.624056229,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C2,Frontend_Bound,22.19,% Slots,,,0.00,5.34,
75.624056229,S0-C2,Bad_Speculation,13.58,% Slots,,,0.00,5.34,
75.624056229,S0-C2,Backend_Bound,26.45,% Slots,,,0.00,5.34,<==
75.624056229,S0-C2,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C2,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.1,
75.624056229,S0-C2,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.2,
75.624056229,S0-C2,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.2,
75.624056229,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
75.624056229,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.624056229,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C3,Frontend_Bound,23.92,% Slots,,,0.00,5.34,
75.624056229,S0-C3,Bad_Speculation,11.76,% Slots,,,0.00,5.34,
75.624056229,S0-C3,Backend_Bound,31.81,% Slots,,,0.00,5.34,
75.624056229,S0-C3,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C3,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S0-C3,Backend_Bound.Memory_Bound,23.50,% Slots,,,0.00,5.2,<==
75.624056229,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
75.624056229,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C4,Frontend_Bound,20.60,% Slots,,,0.00,5.34,
75.624056229,S0-C4,Backend_Bound,28.99,% Slots,,,0.00,5.34,<==
75.624056229,S0-C4,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.2,
75.624056229,S0-C4,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.2,
75.624056229,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.624056229,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.18,% Clocks,,,0.00,5.34,
75.624056229,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C5,Frontend_Bound,22.14,% Slots,,,0.00,5.34,
75.624056229,S0-C5,Bad_Speculation,13.20,% Slots,,,0.00,5.34,
75.624056229,S0-C5,Backend_Bound,27.49,% Slots,,,0.00,5.34,
75.624056229,S0-C5,Retiring,39.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
75.624056229,S0-C5,Frontend_Bound.Frontend_Latency,15.48,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C5,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
75.624056229,S0-C5,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.2,
75.624056229,S0-C5,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.2,
75.624056229,S0-C5,Retiring.Microcode_Sequencer,1.22,% Slots,,idq.ms_uops,0.00,5.1,<==
75.624056229,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
75.624056229,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.35,
75.624056229,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.14,% Clocks,,,0.00,5.34,
75.624056229,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C6,Frontend_Bound,29.80,% Slots,,,0.00,5.34,
75.624056229,S0-C6,Bad_Speculation,12.85,% Slots,,,0.00,5.34,
75.624056229,S0-C6,Backend_Bound,28.52,% Slots,,,0.00,5.34,
75.624056229,S0-C6,Frontend_Bound.Frontend_Latency,25.06,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C6,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.1,
75.624056229,S0-C6,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.19,
75.624056229,S0-C6,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.19,
75.624056229,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.35,
75.624056229,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
75.624056229,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.624056229,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.33,% Clocks,,,0.00,5.35,
75.624056229,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C7,Frontend_Bound,24.61,% Slots,,,0.00,5.35,
75.624056229,S0-C7,Bad_Speculation,13.81,% Slots,,,0.00,5.35,
75.624056229,S0-C7,Backend_Bound,32.66,% Slots,,,0.00,5.35,<==
75.624056229,S0-C7,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S0-C7,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S0-C7,Backend_Bound.Memory_Bound,15.25,% Slots,,,0.00,5.19,
75.624056229,S0-C7,Backend_Bound.Core_Bound,17.41,% Slots,,,0.00,5.19,
75.624056229,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
75.624056229,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
75.624056229,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
75.624056229,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.77,% Clocks,,,0.00,5.34,
75.624056229,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C0,Frontend_Bound,26.09,% Slots,,,0.00,5.34,
75.624056229,S1-C0,Bad_Speculation,12.28,% Slots,,,0.00,5.34,
75.624056229,S1-C0,Backend_Bound,28.81,% Slots,,,0.00,5.34,<==
75.624056229,S1-C0,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S1-C0,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S1-C0,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.2,
75.624056229,S1-C0,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.2,
75.624056229,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
75.624056229,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.90,% Clocks,,,0.00,5.34,
75.624056229,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C1,Frontend_Bound,23.17,% Slots,,,0.00,5.34,
75.624056229,S1-C1,Bad_Speculation,10.76,% Slots,,,0.00,5.34,
75.624056229,S1-C1,Backend_Bound,26.18,% Slots,,,0.00,5.34,
75.624056229,S1-C1,Bad_Speculation.Branch_Mispredicts,10.49,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S1-C1,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.2,<==
75.624056229,S1-C1,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.2,
75.624056229,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C2,Frontend_Bound,29.00,% Slots,,,0.00,5.34,<==
75.624056229,S1-C2,Bad_Speculation,14.10,% Slots,,,0.00,5.34,
75.624056229,S1-C2,Backend_Bound,22.17,% Slots,,,0.00,5.34,
75.624056229,S1-C2,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
75.624056229,S1-C2,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.2,
75.624056229,S1-C2,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.2,
75.624056229,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C3,Frontend_Bound,26.99,% Slots,,,0.00,5.35,
75.624056229,S1-C3,Bad_Speculation,14.11,% Slots,,,0.00,5.35,
75.624056229,S1-C3,Backend_Bound,25.17,% Slots,,,0.00,5.35,
75.624056229,S1-C3,Frontend_Bound.Frontend_Latency,15.25,% Slots,,rs_events.empty_end,0.00,5.35,
75.624056229,S1-C3,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S1-C3,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.2,
75.624056229,S1-C3,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.2,
75.624056229,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.35,
75.624056229,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
75.624056229,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
75.624056229,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C4,Frontend_Bound,28.45,% Slots,,,0.00,5.34,
75.624056229,S1-C4,Bad_Speculation,11.23,% Slots,,,0.00,5.34,
75.624056229,S1-C4,Backend_Bound,15.13,% Slots,,,0.00,5.34,
75.624056229,S1-C4,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.34,
75.624056229,S1-C4,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
75.624056229,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.81,% Core_Clocks,,,0.00,5.35,
75.624056229,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.72,% Core_Clocks,,,0.00,5.34,
75.624056229,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C5,Frontend_Bound,27.55,% Slots,,,0.00,5.34,
75.624056229,S1-C5,Bad_Speculation,12.27,% Slots,,,0.00,5.34,
75.624056229,S1-C5,Backend_Bound,29.46,% Slots,,,0.00,5.34,
75.624056229,S1-C5,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.34,
75.624056229,S1-C5,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.09,
75.624056229,S1-C5,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.2,<==
75.624056229,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.34,
75.624056229,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
75.624056229,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.74,% Core_Clocks,,,0.00,5.35,
75.624056229,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
75.624056229,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
75.624056229,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C6,Backend_Bound,26.45,% Slots,,,0.00,5.34,
75.624056229,S1-C6,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.2,
75.624056229,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
75.624056229,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C7,Frontend_Bound,22.25,% Slots,,,0.00,5.34,
75.624056229,S1-C7,Bad_Speculation,10.43,% Slots,,,0.00,5.34,
75.624056229,S1-C7,Backend_Bound,27.21,% Slots,,,0.00,5.34,
75.624056229,S1-C7,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.34,
75.624056229,S1-C7,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.1,
75.624056229,S1-C7,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.19,
75.624056229,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.34,
75.624056229,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
75.624056229,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,<==
75.624056229,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
75.624056229,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
75.624056229,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
75.624056229,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
75.624056229,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
75.624056229,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
77.130357146,S0-C0,Frontend_Bound,22.87,% Slots,,,0.00,5.06,
77.130357146,S0-C0,Bad_Speculation,12.67,% Slots,,,0.00,5.06,
77.130357146,S0-C0,Backend_Bound,33.22,% Slots,,,0.00,5.06,
77.130357146,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.91,% Slots,,,0.00,5.06,
77.130357146,S0-C0,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.06,
77.130357146,S0-C0,Backend_Bound.Core_Bound,23.41,% Slots,,,0.00,5.06,<==
77.130357146,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.39,% Core_Clocks,,,0.00,5.32,
77.130357146,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S0-C1,Bad_Speculation,10.69,% Slots,,,0.00,5.06,
77.130357146,S0-C1,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.06,
77.130357146,S0-C1,Backend_Bound,35.87,% Slots,,,0.00,5.06,
77.130357146,S0-C1,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.06,
77.130357146,S0-C1,Backend_Bound.Core_Bound,25.84,% Slots,,,0.00,5.06,<==
77.130357146,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
77.130357146,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.06,
77.130357146,S0-C2,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.06,
77.130357146,S0-C2,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.06,
77.130357146,S0-C2,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.06,
77.130357146,S0-C2,Bad_Speculation,12.09,% Slots,,,0.00,5.06,
77.130357146,S0-C2,Backend_Bound,28.46,% Slots,,,0.00,5.06,<==
77.130357146,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.00,% Core_Clocks,,,0.00,5.33,
77.130357146,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
77.130357146,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C3,Frontend_Bound,31.05,% Slots,,,0.00,5.06,
77.130357146,S0-C3,Backend_Bound,23.39,% Slots,,,0.00,5.06,
77.130357146,S0-C3,Retiring,37.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
77.130357146,S0-C3,Frontend_Bound.Frontend_Latency,20.67,% Slots,,rs_events.empty_end,0.00,5.06,
77.130357146,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.01,% Slots,,,0.00,5.06,
77.130357146,S0-C3,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.06,
77.130357146,S0-C3,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.06,
77.130357146,S0-C3,Retiring.Microcode_Sequencer,4.92,% Slots,,idq.ms_uops,0.00,5.06,<==
77.130357146,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.05,
77.130357146,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
77.130357146,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.16,% Clocks,,idq.ms_switches,0.00,5.05,
77.130357146,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.89,% Core_Clocks,,,0.00,5.32,
77.130357146,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.62,% Core_Clocks,,,0.00,5.33,
77.130357146,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C4,Backend_Bound,14.48,% Slots,,,0.00,5.07,
77.130357146,S0-C4,Retiring,75.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
77.130357146,S0-C4,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.07,
77.130357146,S0-C4,Retiring.Base,74.60,% Slots,,inst_retired.prec_dist:pp,0.00,5.07,
77.130357146,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.11,% Clocks,,,0.00,5.18,
77.130357146,S0-C4-T0,Retiring.Base.Other,99.94,% Uops,,,0.00,5.31,<==
77.130357146,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C5,Backend_Bound,49.48,% Slots,,,0.00,5.06,
77.130357146,S0-C5,Backend_Bound.Core_Bound,39.59,% Slots,,,0.00,5.06,
77.130357146,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.39,% Clocks,,,0.00,5.12,<==
77.130357146,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.06,
77.130357146,S0-C6,Backend_Bound.Memory_Bound,20.81,% Slots,,,0.00,5.06,
77.130357146,S0-C6,Backend_Bound.Core_Bound,35.45,% Slots,,,0.00,5.06,<==
77.130357146,S0-C6,Backend_Bound,56.26,% Slots,,,0.00,5.06,
77.130357146,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.51,% Core_Clocks,,,0.00,5.32,
77.130357146,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
77.130357146,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.05,
77.130357146,S0-C7,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.05,
77.130357146,S0-C7,Backend_Bound.Core_Bound,29.98,% Slots,,,0.00,5.05,<==
77.130357146,S0-C7,Backend_Bound,43.55,% Slots,,,0.00,5.05,
77.130357146,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.44,% Core_Clocks,,,0.00,5.33,
77.130357146,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
77.130357146,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C0,Backend_Bound,16.62,% Slots,,,0.00,5.06,
77.130357146,S1-C0,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.06,<==
77.130357146,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C1,Backend_Bound,50.46,% Slots,,,0.00,5.06,
77.130357146,S1-C1,Backend_Bound.Memory_Bound,16.07,% Slots,,,0.00,5.06,
77.130357146,S1-C1,Backend_Bound.Core_Bound,34.39,% Slots,,,0.00,5.06,<==
77.130357146,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
77.130357146,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C2,Backend_Bound,11.48,% Slots,,,0.00,5.06,<==
77.130357146,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C3,Backend_Bound,27.54,% Slots,,,0.00,5.06,
77.130357146,S1-C3,Backend_Bound.Core_Bound,19.91,% Slots,,,0.00,5.06,
77.130357146,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.19,% Clocks,,,0.00,5.14,<==
77.130357146,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C4,Backend_Bound,10.48,% Slots,,,0.00,5.06,<==
77.130357146,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C5,Frontend_Bound,24.82,% Slots,,,0.00,5.06,
77.130357146,S1-C5,Backend_Bound,31.92,% Slots,,,0.00,5.06,
77.130357146,S1-C5,Retiring,39.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
77.130357146,S1-C5,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.06,
77.130357146,S1-C5,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.06,
77.130357146,S1-C5,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.06,
77.130357146,S1-C5,Retiring.Microcode_Sequencer,3.71,% Slots,,idq.ms_uops,0.00,5.32,<==
77.130357146,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.06,
77.130357146,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
77.130357146,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.06,
77.130357146,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C6,Backend_Bound,14.35,% Slots,,,0.00,5.07,<==
77.130357146,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C7,Bad_Speculation,14.03,% Slots,,,0.00,5.06,
77.130357146,S1-C7,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.06,
77.130357146,S1-C7,Backend_Bound,32.96,% Slots,,,0.00,5.06,
77.130357146,S1-C7,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.06,
77.130357146,S1-C7,Backend_Bound.Core_Bound,21.73,% Slots,,,0.00,5.06,<==
77.130357146,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
77.130357146,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
77.130357146,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
78.577965837,S0-C0,Frontend_Bound,41.61,% Slots,,,0.00,5.23,
78.577965837,S0-C0,Bad_Speculation,16.37,% Slots,,,0.00,5.23,
78.577965837,S0-C0,Frontend_Bound.Frontend_Latency,32.15,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.93,% Slots,,,0.00,5.23,
78.577965837,S0-C0,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.23,
78.577965837,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
78.577965837,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.97,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.76,% Core_Clocks,,,0.00,5.23,
78.577965837,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C1,Frontend_Bound,35.55,% Slots,,,0.00,5.24,
78.577965837,S0-C1,Bad_Speculation,13.10,% Slots,,,0.00,5.24,
78.577965837,S0-C1,Backend_Bound,12.27,% Slots,,,0.00,5.24,
78.577965837,S0-C1,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.24,<==
78.577965837,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.24,
78.577965837,S0-C1,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.23,
78.577965837,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.577965837,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.41,% Core_Clocks,,,0.00,5.23,
78.577965837,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C2,Frontend_Bound,34.55,% Slots,,,0.00,5.23,<==
78.577965837,S0-C2,Bad_Speculation,12.79,% Slots,,,0.00,5.23,
78.577965837,S0-C2,Backend_Bound,22.66,% Slots,,,0.00,5.23,
78.577965837,S0-C2,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.89,% Slots,,,0.00,5.23,
78.577965837,S0-C2,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C2,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.23,
78.577965837,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.60,% Clocks,,,0.00,5.24,
78.577965837,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.577965837,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.80,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.29,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
78.577965837,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
78.577965837,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C3,Frontend_Bound,39.43,% Slots,,,0.00,5.23,
78.577965837,S0-C3,Bad_Speculation,15.34,% Slots,,,0.00,5.23,
78.577965837,S0-C3,Backend_Bound,16.88,% Slots,,,0.00,5.23,
78.577965837,S0-C3,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.23,
78.577965837,S0-C3,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.24,
78.577965837,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
78.577965837,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.62,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.70,% Core_Clocks,,,0.00,5.23,
78.577965837,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C4,Frontend_Bound,26.91,% Slots,,,0.00,5.24,
78.577965837,S0-C4,Bad_Speculation,12.26,% Slots,,,0.00,5.24,
78.577965837,S0-C4,Backend_Bound,35.16,% Slots,,,0.00,5.24,<==
78.577965837,S0-C4,Frontend_Bound.Frontend_Latency,26.51,% Slots,,rs_events.empty_end,0.00,5.24,
78.577965837,S0-C4,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S0-C4,Backend_Bound.Memory_Bound,19.55,% Slots,,,0.00,5.24,
78.577965837,S0-C4,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.24,
78.577965837,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.23,
78.577965837,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.577965837,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
78.577965837,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C5,Frontend_Bound,34.65,% Slots,,,0.00,5.23,<==
78.577965837,S0-C5,Bad_Speculation,21.94,% Slots,,,0.00,5.23,
78.577965837,S0-C5,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.08,% Slots,,,0.00,5.23,
78.577965837,S0-C5,Bad_Speculation.Branch_Mispredicts,21.67,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.23,
78.577965837,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.14,% Core_Clocks,,,0.00,5.23,
78.577965837,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C6,Frontend_Bound,36.64,% Slots,,,0.00,5.23,
78.577965837,S0-C6,Bad_Speculation,15.55,% Slots,,,0.00,5.23,
78.577965837,S0-C6,Backend_Bound,15.45,% Slots,,,0.00,5.23,
78.577965837,S0-C6,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.23,
78.577965837,S0-C6,Bad_Speculation.Branch_Mispredicts,15.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.24,
78.577965837,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.11,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.36,% Core_Clocks,,,0.00,5.24,
78.577965837,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C7,Frontend_Bound,47.39,% Slots,,,0.00,5.23,
78.577965837,S0-C7,Bad_Speculation,15.37,% Slots,,,0.00,5.23,
78.577965837,S0-C7,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.16,% Slots,,,0.00,5.23,
78.577965837,S0-C7,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.24,
78.577965837,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.72,% Core_Clocks,,,0.00,5.24,<==
78.577965837,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.49,% Core_Clocks,,,0.00,5.23,
78.577965837,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C0,Frontend_Bound,33.91,% Slots,,,0.00,5.23,
78.577965837,S1-C0,Bad_Speculation,12.70,% Slots,,,0.00,5.23,
78.577965837,S1-C0,Backend_Bound,26.58,% Slots,,,0.00,5.23,
78.577965837,S1-C0,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S1-C0,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S1-C0,Backend_Bound.Memory_Bound,31.66,% Slots,,,0.00,5.23,
78.577965837,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.24,
78.577965837,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
78.577965837,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
78.577965837,S1-C1,Frontend_Bound,35.27,% Slots,,,0.00,5.24,
78.577965837,S1-C1,Bad_Speculation,15.72,% Slots,,,0.00,5.24,
78.577965837,S1-C1,Backend_Bound,17.37,% Slots,,,0.00,5.24,
78.577965837,S1-C1,Frontend_Bound.Frontend_Latency,24.73,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S1-C1,Bad_Speculation.Branch_Mispredicts,15.54,% Slots,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.23,
78.577965837,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C2,Frontend_Bound,33.33,% Slots,,,0.00,5.23,
78.577965837,S1-C2,Bad_Speculation,20.21,% Slots,,,0.00,5.23,
78.577965837,S1-C2,Backend_Bound,14.47,% Slots,,,0.00,5.23,
78.577965837,S1-C2,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S1-C2,Bad_Speculation.Branch_Mispredicts,20.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.24,
78.577965837,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C3,Frontend_Bound,30.59,% Slots,,,0.00,5.24,
78.577965837,S1-C3,Bad_Speculation,16.72,% Slots,,,0.00,5.24,
78.577965837,S1-C3,Backend_Bound,21.63,% Slots,,,0.00,5.24,
78.577965837,S1-C3,Frontend_Bound.Frontend_Latency,15.28,% Slots,,rs_events.empty_end,0.00,5.24,
78.577965837,S1-C3,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S1-C3,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.24,
78.577965837,S1-C3,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.24,
78.577965837,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.23,
78.577965837,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
78.577965837,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
78.577965837,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
78.577965837,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C4,Frontend_Bound,39.06,% Slots,,,0.00,5.24,
78.577965837,S1-C4,Bad_Speculation,11.49,% Slots,,,0.00,5.24,
78.577965837,S1-C4,Backend_Bound,19.56,% Slots,,,0.00,5.24,
78.577965837,S1-C4,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.24,
78.577965837,S1-C4,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S1-C4,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.24,
78.577965837,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.23,
78.577965837,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
78.577965837,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
78.577965837,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C5,Backend_Bound,13.41,% Slots,,,0.00,5.23,
78.577965837,S1-C5,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.23,
78.577965837,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.25,<==
78.577965837,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C6,Frontend_Bound,26.02,% Slots,,,0.00,5.23,
78.577965837,S1-C6,Bad_Speculation,14.76,% Slots,,,0.00,5.23,
78.577965837,S1-C6,Backend_Bound,15.20,% Slots,,,0.00,5.23,
78.577965837,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.09,% Slots,,,0.00,5.23,<==
78.577965837,S1-C6,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.23,
78.577965837,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C7,Frontend_Bound,23.08,% Slots,,,0.00,5.24,
78.577965837,S1-C7,Bad_Speculation,14.40,% Slots,,,0.00,5.24,
78.577965837,S1-C7,Backend_Bound,13.69,% Slots,,,0.00,5.24,
78.577965837,S1-C7,Frontend_Bound.Frontend_Latency,15.45,% Slots,,rs_events.empty_end,0.00,5.23,
78.577965837,S1-C7,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.24,
78.577965837,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
78.577965837,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
78.577965837,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
80.055832348,S0-C0,Frontend_Bound,23.13,% Slots,,,0.00,5.14,
80.055832348,S0-C0,Bad_Speculation,14.44,% Slots,,,0.00,5.14,
80.055832348,S0-C0,Backend_Bound,25.13,% Slots,,,0.00,5.14,<==
80.055832348,S0-C0,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C0,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C0,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.14,
80.055832348,S0-C0,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.14,
80.055832348,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.41,
80.055832348,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
80.055832348,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C1,Frontend_Bound,25.99,% Slots,,,0.00,5.14,
80.055832348,S0-C1,Bad_Speculation,12.75,% Slots,,,0.00,5.14,
80.055832348,S0-C1,Backend_Bound,32.65,% Slots,,,0.00,5.14,
80.055832348,S0-C1,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C1,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C1,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.14,
80.055832348,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.41,
80.055832348,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
80.055832348,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
80.055832348,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C2,Frontend_Bound,31.61,% Slots,,,0.00,5.14,
80.055832348,S0-C2,Bad_Speculation,15.85,% Slots,,,0.00,5.14,
80.055832348,S0-C2,Backend_Bound,16.95,% Slots,,,0.00,5.14,
80.055832348,S0-C2,Frontend_Bound.Frontend_Latency,25.61,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C2,Bad_Speculation.Branch_Mispredicts,15.65,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C2,Backend_Bound.Memory_Bound,15.14,% Slots,,,0.00,5.14,
80.055832348,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.41,
80.055832348,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C3,Frontend_Bound,29.66,% Slots,,,0.00,5.14,
80.055832348,S0-C3,Bad_Speculation,14.58,% Slots,,,0.00,5.14,
80.055832348,S0-C3,Backend_Bound,26.87,% Slots,,,0.00,5.14,
80.055832348,S0-C3,Frontend_Bound.Frontend_Latency,22.45,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C3,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C3,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.14,
80.055832348,S0-C3,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.14,
80.055832348,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.41,
80.055832348,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.10,% Clocks,,,0.00,5.14,
80.055832348,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
80.055832348,S0-C4,Frontend_Bound,32.35,% Slots,,,0.00,5.14,<==
80.055832348,S0-C4,Bad_Speculation,15.83,% Slots,,,0.00,5.14,
80.055832348,S0-C4,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.14,
80.055832348,S0-C4,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.41,
80.055832348,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
80.055832348,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.47,% Core_Clocks,,,0.00,5.14,
80.055832348,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.15,% Core_Clocks,,,0.00,5.14,
80.055832348,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C5,Frontend_Bound,20.85,% Slots,,,0.00,5.14,
80.055832348,S0-C5,Bad_Speculation,17.67,% Slots,,,0.00,5.14,
80.055832348,S0-C5,Backend_Bound,22.57,% Slots,,,0.00,5.14,
80.055832348,S0-C5,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C5,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C5,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.14,
80.055832348,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.41,
80.055832348,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
80.055832348,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,<==
80.055832348,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C6,Frontend_Bound,28.32,% Slots,,,0.00,5.14,
80.055832348,S0-C6,Bad_Speculation,13.07,% Slots,,,0.00,5.14,
80.055832348,S0-C6,Backend_Bound,28.73,% Slots,,,0.00,5.14,
80.055832348,S0-C6,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.48,% Slots,,,0.00,5.14,
80.055832348,S0-C6,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C6,Backend_Bound.Memory_Bound,17.00,% Slots,,,0.00,5.14,
80.055832348,S0-C6,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.14,
80.055832348,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.41,
80.055832348,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
80.055832348,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.06,% Core_Clocks,,,0.00,5.14,
80.055832348,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.90,% Core_Clocks,,,0.00,5.14,
80.055832348,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,<==
80.055832348,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.76,% Clocks,,,0.00,5.14,
80.055832348,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C7,Frontend_Bound,28.69,% Slots,,,0.00,5.14,
80.055832348,S0-C7,Bad_Speculation,16.29,% Slots,,,0.00,5.14,
80.055832348,S0-C7,Backend_Bound,20.99,% Slots,,,0.00,5.14,
80.055832348,S0-C7,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S0-C7,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S0-C7,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.14,
80.055832348,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.41,
80.055832348,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C0,Frontend_Bound,34.28,% Slots,,,0.00,5.14,
80.055832348,S1-C0,Bad_Speculation,13.22,% Slots,,,0.00,5.14,
80.055832348,S1-C0,Backend_Bound,20.78,% Slots,,,0.00,5.14,
80.055832348,S1-C0,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.14,<==
80.055832348,S1-C0,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C0,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.14,
80.055832348,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.42,
80.055832348,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
80.055832348,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
80.055832348,S1-C1,Frontend_Bound,30.98,% Slots,,,0.00,5.14,
80.055832348,S1-C1,Bad_Speculation,16.37,% Slots,,,0.00,5.14,
80.055832348,S1-C1,Backend_Bound,20.80,% Slots,,,0.00,5.14,
80.055832348,S1-C1,Frontend_Bound.Frontend_Latency,26.72,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.14,
80.055832348,S1-C1,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C1,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.14,
80.055832348,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.41,
80.055832348,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.49,% Core_Clocks,,,0.00,5.15,
80.055832348,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.78,% Core_Clocks,,,0.00,5.14,
80.055832348,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C2,Frontend_Bound,25.82,% Slots,,,0.00,5.13,
80.055832348,S1-C2,Bad_Speculation,16.53,% Slots,,,0.00,5.13,
80.055832348,S1-C2,Backend_Bound,21.98,% Slots,,,0.00,5.13,
80.055832348,S1-C2,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.13,
80.055832348,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.13,
80.055832348,S1-C2,Bad_Speculation.Branch_Mispredicts,16.39,% Slots,,br_misp_retired.all_branches,0.00,5.13,
80.055832348,S1-C2,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.13,
80.055832348,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.26,% Core_Clocks,,,0.00,5.15,
80.055832348,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.37,% Core_Clocks,,,0.00,5.14,
80.055832348,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
80.055832348,S1-C3,Frontend_Bound,29.28,% Slots,,,0.00,5.41,
80.055832348,S1-C3,Bad_Speculation,17.01,% Slots,,,0.00,5.41,
80.055832348,S1-C3,Backend_Bound,23.62,% Slots,,,0.00,5.41,
80.055832348,S1-C3,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S1-C3,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C3,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.14,
80.055832348,S1-C3,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.14,
80.055832348,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.42,
80.055832348,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
80.055832348,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.74,% Clocks,,,0.00,5.14,
80.055832348,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C4,Frontend_Bound,30.09,% Slots,,,0.00,5.41,
80.055832348,S1-C4,Bad_Speculation,13.19,% Slots,,,0.00,5.41,
80.055832348,S1-C4,Backend_Bound,19.78,% Slots,,,0.00,5.41,
80.055832348,S1-C4,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S1-C4,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C4,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.14,
80.055832348,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.41,
80.055832348,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
80.055832348,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C5,Frontend_Bound,35.06,% Slots,,,0.00,5.4,
80.055832348,S1-C5,Bad_Speculation,13.79,% Slots,,,0.00,5.4,
80.055832348,S1-C5,Backend_Bound,21.99,% Slots,,,0.00,5.4,
80.055832348,S1-C5,Frontend_Bound.Frontend_Latency,28.97,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S1-C5,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C5,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.14,
80.055832348,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.42,
80.055832348,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
80.055832348,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
80.055832348,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.055832348,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C6,Frontend_Bound,22.67,% Slots,,,0.00,5.41,
80.055832348,S1-C6,Bad_Speculation,13.79,% Slots,,,0.00,5.41,
80.055832348,S1-C6,Backend_Bound,29.09,% Slots,,,0.00,5.41,
80.055832348,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.14,
80.055832348,S1-C6,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C6,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.14,
80.055832348,S1-C6,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.14,
80.055832348,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,<==
80.055832348,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C7,Frontend_Bound,31.87,% Slots,,,0.00,5.41,
80.055832348,S1-C7,Bad_Speculation,15.59,% Slots,,,0.00,5.41,
80.055832348,S1-C7,Backend_Bound,19.33,% Slots,,,0.00,5.41,
80.055832348,S1-C7,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,0.00,5.14,
80.055832348,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.15,
80.055832348,S1-C7,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.055832348,S1-C7,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.14,
80.055832348,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.42,
80.055832348,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
80.055832348,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.14,% Core_Clocks,,,0.00,5.14,
80.055832348,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
80.055832348,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
80.055832348,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
80.055832348,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
80.055832348,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
80.055832348,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
80.055832348,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
80.055832348,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
81.567098688,S0-C0,Retiring,76.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
81.567098688,S0-C0,Retiring.Base,76.38,% Slots,,inst_retired.prec_dist:pp,0.00,5.29,
81.567098688,S0-C0-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.29,<==
81.567098688,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C1,Frontend_Bound,28.15,% Slots,,,0.00,5.29,
81.567098688,S0-C1,Bad_Speculation,13.55,% Slots,,,0.00,5.29,
81.567098688,S0-C1,Backend_Bound,28.78,% Slots,,,0.00,5.29,
81.567098688,S0-C1,Retiring,35.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.567098688,S0-C1,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.29,
81.567098688,S0-C1,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.27,
81.567098688,S0-C1,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.2,
81.567098688,S0-C1,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.2,
81.567098688,S0-C1,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.25,<==
81.567098688,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
81.567098688,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.29,
81.567098688,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
81.567098688,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
81.567098688,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C2,Frontend_Bound,31.30,% Slots,,,0.00,5.29,
81.567098688,S0-C2,Bad_Speculation,17.23,% Slots,,,0.00,5.29,
81.567098688,S0-C2,Backend_Bound,20.21,% Slots,,,0.00,5.29,
81.567098688,S0-C2,Retiring,39.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
81.567098688,S0-C2,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.29,
81.567098688,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.29,
81.567098688,S0-C2,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.27,
81.567098688,S0-C2,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.2,
81.567098688,S0-C2,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.24,<==
81.567098688,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
81.567098688,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.29,
81.567098688,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.95,% Core_Clocks,,,0.00,5.29,
81.567098688,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.86,% Core_Clocks,,,0.00,5.29,
81.567098688,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.567098688,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C3,Frontend_Bound,22.11,% Slots,,,0.00,5.28,
81.567098688,S0-C3,Bad_Speculation,14.36,% Slots,,,0.00,5.28,
81.567098688,S0-C3,Backend_Bound,35.94,% Slots,,,0.00,5.28,
81.567098688,S0-C3,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.28,
81.567098688,S0-C3,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.27,
81.567098688,S0-C3,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.2,
81.567098688,S0-C3,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.2,
81.567098688,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
81.567098688,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,<==
81.567098688,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C4,Frontend_Bound,23.43,% Slots,,,0.00,5.29,<==
81.567098688,S0-C4,Bad_Speculation,16.04,% Slots,,,0.00,5.29,
81.567098688,S0-C4,Backend_Bound,21.48,% Slots,,,0.00,5.29,
81.567098688,S0-C4,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.27,
81.567098688,S0-C4,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.21,
81.567098688,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.567098688,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
81.567098688,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C5,Bad_Speculation,14.78,% Slots,,,0.00,5.29,
81.567098688,S0-C5,Bad_Speculation.Branch_Mispredicts,14.66,% Slots,,br_misp_retired.all_branches,0.00,5.26,
81.567098688,S0-C5,Backend_Bound,34.17,% Slots,,,0.00,5.29,<==
81.567098688,S0-C5,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.2,
81.567098688,S0-C5,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.2,
81.567098688,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
81.567098688,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C6,Frontend_Bound,37.19,% Slots,,,0.00,5.29,
81.567098688,S0-C6,Bad_Speculation,17.11,% Slots,,,0.00,5.29,
81.567098688,S0-C6,Retiring,24.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
81.567098688,S0-C6,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.29,<==
81.567098688,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.29,
81.567098688,S0-C6,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
81.567098688,S0-C6,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.24,
81.567098688,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.29,
81.567098688,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
81.567098688,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.29,
81.567098688,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.14,% Core_Clocks,,,0.00,5.29,
81.567098688,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.48,% Core_Clocks,,,0.00,5.29,
81.567098688,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
81.567098688,S0-C7,Frontend_Bound,27.44,% Slots,,,0.00,5.29,
81.567098688,S0-C7,Bad_Speculation,16.16,% Slots,,,0.00,5.29,
81.567098688,S0-C7,Backend_Bound,10.84,% Slots,,,0.00,5.29,
81.567098688,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.29,
81.567098688,S0-C7,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.27,
81.567098688,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.69,% Core_Clocks,,,0.00,5.29,
81.567098688,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.73,% Core_Clocks,,,0.00,5.29,<==
81.567098688,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
81.567098688,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
81.567098688,S1-C1,Frontend_Bound,30.28,% Slots,,,0.00,5.29,
81.567098688,S1-C1,Bad_Speculation,11.76,% Slots,,,0.00,5.29,
81.567098688,S1-C1,Backend_Bound,13.85,% Slots,,,0.00,5.29,
81.567098688,S1-C1,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.29,
81.567098688,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.29,
81.567098688,S1-C1,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.28,
81.567098688,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
81.567098688,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.87,% Core_Clocks,,,0.00,5.29,
81.567098688,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C2,Backend_Bound,17.87,% Slots,,,0.00,5.29,
81.567098688,S1-C2,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.2,
81.567098688,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.10,% Clocks,,,0.00,5.29,<==
81.567098688,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C3,Frontend_Bound,20.38,% Slots,,,0.00,5.29,
81.567098688,S1-C3,Bad_Speculation,11.31,% Slots,,,0.00,5.29,
81.567098688,S1-C3,Backend_Bound,36.71,% Slots,,,0.00,5.29,
81.567098688,S1-C3,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.29,
81.567098688,S1-C3,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.28,
81.567098688,S1-C3,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.2,
81.567098688,S1-C3,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.2,
81.567098688,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
81.567098688,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
81.567098688,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,<==
81.567098688,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.58,% Clocks,,,0.00,5.29,
81.567098688,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C4,Backend_Bound,20.43,% Slots,,,0.00,5.29,
81.567098688,S1-C4,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.2,
81.567098688,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.89,% Clocks,,,0.00,5.29,<==
81.567098688,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C5,Frontend_Bound,20.86,% Slots,,,0.00,5.29,
81.567098688,S1-C5,Backend_Bound,26.52,% Slots,,,0.00,5.29,
81.567098688,S1-C5,Backend_Bound.Memory_Bound,24.07,% Slots,,,0.00,5.19,
81.567098688,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,<==
81.567098688,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
81.567098688,S1-C6,Bad_Speculation,13.79,% Slots,,,0.00,5.29,
81.567098688,S1-C6,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.28,
81.567098688,S1-C6,Backend_Bound,35.79,% Slots,,,0.00,5.29,
81.567098688,S1-C6,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.2,
81.567098688,S1-C6,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.2,
81.567098688,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,<==
81.567098688,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.62,% Clocks,,,0.00,5.28,
81.567098688,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
81.567098688,S1-C7,Bad_Speculation,13.21,% Slots,,,0.00,5.29,
81.567098688,S1-C7,Bad_Speculation.Branch_Mispredicts,13.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
81.567098688,S1-C7,Backend_Bound,33.67,% Slots,,,0.00,5.29,<==
81.567098688,S1-C7,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.19,
81.567098688,S1-C7,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.19,
81.567098688,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.567098688,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
81.567098688,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
81.567098688,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
81.567098688,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
81.567098688,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
81.567098688,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
83.069162152,S0-C0,Frontend_Bound,22.65,% Slots,,,0.00,5.32,
83.069162152,S0-C0,Backend_Bound,26.74,% Slots,,,0.00,5.32,
83.069162152,S0-C0,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.32,
83.069162152,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.01,% Clocks,,,0.00,5.33,<==
83.069162152,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C1,Bad_Speculation,12.35,% Slots,,,0.00,5.32,
83.069162152,S0-C1,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S0-C1,Backend_Bound,43.70,% Slots,,,0.00,5.32,
83.069162152,S0-C1,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.32,
83.069162152,S0-C1,Backend_Bound.Core_Bound,26.53,% Slots,,,0.00,5.32,
83.069162152,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.47,% Clocks,,,0.00,5.32,<==
83.069162152,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C2,Frontend_Bound,32.74,% Slots,,,0.00,5.32,
83.069162152,S0-C2,Bad_Speculation,11.18,% Slots,,,0.00,5.32,
83.069162152,S0-C2,Backend_Bound,31.90,% Slots,,,0.00,5.32,
83.069162152,S0-C2,Retiring,29.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
83.069162152,S0-C2,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.32,<==
83.069162152,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.32,
83.069162152,S0-C2,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.069162152,S0-C2,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,5.32,
83.069162152,S0-C2,Retiring.Microcode_Sequencer,3.56,% Slots,,idq.ms_uops,0.00,5.09,
83.069162152,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
83.069162152,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.21,
83.069162152,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
83.069162152,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C3,Frontend_Bound,29.45,% Slots,,,0.00,5.31,
83.069162152,S0-C3,Bad_Speculation,14.50,% Slots,,,0.00,5.31,
83.069162152,S0-C3,Backend_Bound,21.73,% Slots,,,0.00,5.31,
83.069162152,S0-C3,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
83.069162152,S0-C3,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.31,
83.069162152,S0-C3,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S0-C3,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.31,
83.069162152,S0-C3,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.31,
83.069162152,S0-C3,Retiring.Microcode_Sequencer,3.62,% Slots,,idq.ms_uops,0.00,5.09,
83.069162152,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
83.069162152,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.21,
83.069162152,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
83.069162152,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C4,Frontend_Bound,24.87,% Slots,,,0.00,5.32,
83.069162152,S0-C4,Backend_Bound,32.46,% Slots,,,0.00,5.32,<==
83.069162152,S0-C4,Retiring,15.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
83.069162152,S0-C4,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.32,
83.069162152,S0-C4,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.32,
83.069162152,S0-C4,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.32,
83.069162152,S0-C4,Retiring.Microcode_Sequencer,2.87,% Slots,,idq.ms_uops,0.00,5.08,
83.069162152,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
83.069162152,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.21,
83.069162152,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
83.069162152,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.13,% Clocks,,,0.00,5.33,
83.069162152,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C5,Frontend_Bound,24.40,% Slots,,,0.00,5.32,
83.069162152,S0-C5,Bad_Speculation,10.72,% Slots,,,0.00,5.32,
83.069162152,S0-C5,Backend_Bound,43.74,% Slots,,,0.00,5.32,
83.069162152,S0-C5,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
83.069162152,S0-C5,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.32,
83.069162152,S0-C5,Bad_Speculation.Branch_Mispredicts,10.60,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S0-C5,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.32,
83.069162152,S0-C5,Backend_Bound.Core_Bound,26.82,% Slots,,,0.00,5.32,
83.069162152,S0-C5,Retiring.Microcode_Sequencer,3.83,% Slots,,idq.ms_uops,0.00,5.09,
83.069162152,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
83.069162152,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.21,
83.069162152,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
83.069162152,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.33,% Clocks,,,0.00,5.32,<==
83.069162152,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C6,Frontend_Bound,34.77,% Slots,,,0.00,5.32,
83.069162152,S0-C6,Bad_Speculation,10.60,% Slots,,,0.00,5.32,
83.069162152,S0-C6,Backend_Bound,22.72,% Slots,,,0.00,5.32,
83.069162152,S0-C6,Retiring,28.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
83.069162152,S0-C6,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.32,<==
83.069162152,S0-C6,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S0-C6,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.32,
83.069162152,S0-C6,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.09,
83.069162152,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.23,
83.069162152,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
83.069162152,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.21,
83.069162152,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
83.069162152,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
83.069162152,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C7,Frontend_Bound,31.87,% Slots,,,0.00,5.32,
83.069162152,S0-C7,Bad_Speculation,17.32,% Slots,,,0.00,5.32,
83.069162152,S0-C7,Backend_Bound,14.34,% Slots,,,0.00,5.32,
83.069162152,S0-C7,Retiring,22.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
83.069162152,S0-C7,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.32,
83.069162152,S0-C7,Frontend_Bound.Frontend_Bandwidth,44.19,% Slots,,,0.00,5.32,
83.069162152,S0-C7,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S0-C7,Retiring.Microcode_Sequencer,4.60,% Slots,,idq.ms_uops,0.00,5.09,
83.069162152,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.23,
83.069162152,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
83.069162152,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.22,
83.069162152,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.23,% Core_Clocks,,,0.00,5.33,<==
83.069162152,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
83.069162152,S1-C0,Backend_Bound,11.17,% Slots,,,0.00,5.32,<==
83.069162152,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C1,Frontend_Bound,24.75,% Slots,,,0.00,5.32,
83.069162152,S1-C1,Bad_Speculation,11.37,% Slots,,,0.00,5.32,
83.069162152,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.32,
83.069162152,S1-C1,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.08,
83.069162152,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.66,% Core_Clocks,,,0.00,5.32,<==
83.069162152,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C2,Frontend_Bound,20.25,% Slots,,,0.00,5.31,
83.069162152,S1-C2,Backend_Bound,10.44,% Slots,,,0.00,5.31,
83.069162152,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.85,% Slots,,,0.00,5.31,
83.069162152,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.44,% Core_Clocks,,,0.00,5.33,<==
83.069162152,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C3,Frontend_Bound,26.22,% Slots,,,0.00,5.32,
83.069162152,S1-C3,Bad_Speculation,11.72,% Slots,,,0.00,5.32,
83.069162152,S1-C3,Backend_Bound,28.36,% Slots,,,0.00,5.32,<==
83.069162152,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.75,% Slots,,,0.00,5.32,
83.069162152,S1-C3,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.069162152,S1-C3,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.32,
83.069162152,S1-C3,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.32,
83.069162152,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.26,% Core_Clocks,,,0.00,5.33,
83.069162152,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.64,% Core_Clocks,,,0.00,5.33,
83.069162152,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
83.069162152,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
83.069162152,S1-C4,Backend_Bound,21.60,% Slots,,,0.00,5.32,
83.069162152,S1-C4,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.32,
83.069162152,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.32,<==
83.069162152,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C5,Frontend_Bound,21.00,% Slots,,,0.00,5.32,
83.069162152,S1-C5,Backend_Bound,14.80,% Slots,,,0.00,5.32,
83.069162152,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.32,
83.069162152,S1-C5,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.32,
83.069162152,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.14,% Core_Clocks,,,0.00,5.32,<==
83.069162152,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.18,% Clocks,,,0.00,5.33,
83.069162152,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C6,Backend_Bound,17.34,% Slots,,,0.00,5.32,
83.069162152,S1-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.32,
83.069162152,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.27,% Clocks,,,0.00,5.32,<==
83.069162152,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C7,Frontend_Bound,20.23,% Slots,,,0.00,5.32,
83.069162152,S1-C7,Backend_Bound,28.05,% Slots,,,0.00,5.32,<==
83.069162152,S1-C7,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.32,
83.069162152,S1-C7,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.32,
83.069162152,S1-C7,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.32,
83.069162152,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
83.069162152,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
83.069162152,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
83.069162152,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
83.069162152,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
83.069162152,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
83.069162152,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
84.593744418,S0-C0,Frontend_Bound,36.34,% Slots,,,0.00,5.12,
84.593744418,S0-C0,Bad_Speculation,14.87,% Slots,,,0.00,5.12,
84.593744418,S0-C0,Backend_Bound,16.86,% Slots,,,0.00,5.12,
84.593744418,S0-C0,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.12,
84.593744418,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.15,
84.593744418,S0-C0,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.12,
84.593744418,S0-C0,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.12,
84.593744418,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.23,
84.593744418,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
84.593744418,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.79,% Core_Clocks,,,0.00,5.26,
84.593744418,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.72,% Core_Clocks,,,0.00,5.26,
84.593744418,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S0-C1,Frontend_Bound,28.15,% Slots,,,0.00,5.13,
84.593744418,S0-C1,Bad_Speculation,17.15,% Slots,,,0.00,5.13,
84.593744418,S0-C1,Backend_Bound,29.70,% Slots,,,0.00,5.13,
84.593744418,S0-C1,Retiring,42.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
84.593744418,S0-C1,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.13,
84.593744418,S0-C1,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.13,
84.593744418,S0-C1,Backend_Bound.Memory_Bound,23.81,% Slots,,,0.00,5.13,
84.593744418,S0-C1,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.27,<==
84.593744418,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
84.593744418,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.21,
84.593744418,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S0-C2,Frontend_Bound,28.09,% Slots,,,0.00,5.13,
84.593744418,S0-C2,Bad_Speculation,17.78,% Slots,,,0.00,5.13,
84.593744418,S0-C2,Backend_Bound,26.87,% Slots,,,0.00,5.13,
84.593744418,S0-C2,Retiring,29.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
84.593744418,S0-C2,Frontend_Bound.Frontend_Latency,25.15,% Slots,,rs_events.empty_end,0.00,5.13,
84.593744418,S0-C2,Frontend_Bound.Frontend_Bandwidth,27.40,% Slots,,,0.00,5.16,
84.593744418,S0-C2,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.13,
84.593744418,S0-C2,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.13,
84.593744418,S0-C2,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.13,
84.593744418,S0-C2,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.26,<==
84.593744418,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.24,
84.593744418,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
84.593744418,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.21,
84.593744418,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
84.593744418,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S0-C3,Backend_Bound,46.70,% Slots,,,0.00,5.13,
84.593744418,S0-C3,Backend_Bound.Memory_Bound,25.95,% Slots,,,0.00,5.13,
84.593744418,S0-C3,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.13,
84.593744418,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
84.593744418,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.84,% Clocks,,,0.00,5.24,
84.593744418,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S0-C4,Frontend_Bound,28.21,% Slots,,,0.00,5.14,
84.593744418,S0-C4,Bad_Speculation,12.80,% Slots,,,0.00,5.14,
84.593744418,S0-C4,Backend_Bound,18.93,% Slots,,,0.00,5.14,
84.593744418,S0-C4,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.14,<==
84.593744418,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.17,
84.593744418,S0-C4,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.14,
84.593744418,S0-C4,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.14,
84.593744418,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.24,
84.593744418,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
84.593744418,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.32,% Core_Clocks,,,0.00,5.26,
84.593744418,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.26,
84.593744418,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S0-C5,Bad_Speculation,17.26,% Slots,,,0.00,5.14,
84.593744418,S0-C5,Bad_Speculation.Branch_Mispredicts,17.09,% Slots,,br_misp_retired.all_branches,0.00,5.14,
84.593744418,S0-C5,Backend_Bound,26.54,% Slots,,,0.00,5.14,<==
84.593744418,S0-C5,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.14,
84.593744418,S0-C5,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.14,
84.593744418,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
84.593744418,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
84.593744418,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.70,% Clocks,,,0.00,5.25,
84.593744418,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
84.593744418,S0-C6,Frontend_Bound,38.61,% Slots,,,0.00,5.14,
84.593744418,S0-C6,Bad_Speculation,16.41,% Slots,,,0.00,5.14,
84.593744418,S0-C6,Backend_Bound,11.27,% Slots,,,0.00,5.14,
84.593744418,S0-C6,Retiring,35.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
84.593744418,S0-C6,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.14,<==
84.593744418,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.16,% Slots,,,0.00,5.17,
84.593744418,S0-C6,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.14,
84.593744418,S0-C6,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.26,
84.593744418,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.25,
84.593744418,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
84.593744418,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.22,
84.593744418,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.94,% Core_Clocks,,,0.00,5.26,
84.593744418,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
84.593744418,S0-C7,Frontend_Bound,25.23,% Slots,,,0.00,5.14,
84.593744418,S0-C7,Bad_Speculation,17.93,% Slots,,,0.00,5.14,
84.593744418,S0-C7,Backend_Bound,10.35,% Slots,,,0.00,5.14,
84.593744418,S0-C7,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.14,
84.593744418,S0-C7,Bad_Speculation.Branch_Mispredicts,17.52,% Slots,,br_misp_retired.all_branches,0.00,5.14,
84.593744418,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
84.593744418,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
84.593744418,S1-C0,Frontend_Bound,21.54,% Slots,,,0.00,5.15,
84.593744418,S1-C0,Bad_Speculation,14.51,% Slots,,,0.00,5.15,
84.593744418,S1-C0,Backend_Bound,40.49,% Slots,,,0.00,5.15,<==
84.593744418,S1-C0,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.15,
84.593744418,S1-C0,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.15,
84.593744418,S1-C0,Backend_Bound.Memory_Bound,18.92,% Slots,,,0.00,5.15,
84.593744418,S1-C0,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.15,
84.593744418,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
84.593744418,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
84.593744418,S1-C1,Bad_Speculation,12.55,% Slots,,,0.00,5.15,
84.593744418,S1-C1,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.15,
84.593744418,S1-C1,Backend_Bound,39.31,% Slots,,,0.00,5.15,<==
84.593744418,S1-C1,Backend_Bound.Memory_Bound,22.04,% Slots,,,0.00,5.15,
84.593744418,S1-C1,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.15,
84.593744418,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S1-C2,Frontend_Bound,26.26,% Slots,,,0.00,5.15,
84.593744418,S1-C2,Bad_Speculation,12.61,% Slots,,,0.00,5.15,
84.593744418,S1-C2,Backend_Bound,30.72,% Slots,,,0.00,5.15,<==
84.593744418,S1-C2,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.15,
84.593744418,S1-C2,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.15,
84.593744418,S1-C2,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.15,
84.593744418,S1-C2,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.15,
84.593744418,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.25,
84.593744418,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
84.593744418,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
84.593744418,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.89,% Clocks,,,0.00,5.24,
84.593744418,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
84.593744418,S1-C3,Frontend_Bound,27.47,% Slots,,,0.00,5.12,
84.593744418,S1-C3,Bad_Speculation,18.21,% Slots,,,0.00,5.12,
84.593744418,S1-C3,Backend_Bound,20.28,% Slots,,,0.00,5.12,
84.593744418,S1-C3,Frontend_Bound.Frontend_Latency,21.05,% Slots,,rs_events.empty_end,0.00,5.12,
84.593744418,S1-C3,Bad_Speculation.Branch_Mispredicts,18.02,% Slots,,br_misp_retired.all_branches,0.00,5.12,
84.593744418,S1-C3,Backend_Bound.Memory_Bound,24.35,% Slots,,,0.00,5.12,
84.593744418,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.24,
84.593744418,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
84.593744418,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
84.593744418,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
84.593744418,S1-C4,Frontend_Bound,32.89,% Slots,,,0.00,5.13,
84.593744418,S1-C4,Bad_Speculation,17.46,% Slots,,,0.00,5.13,
84.593744418,S1-C4,Backend_Bound,19.67,% Slots,,,0.00,5.13,
84.593744418,S1-C4,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.13,
84.593744418,S1-C4,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.13,
84.593744418,S1-C4,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.13,
84.593744418,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.25,
84.593744418,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
84.593744418,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
84.593744418,S1-C5,Frontend_Bound,31.38,% Slots,,,0.00,5.12,
84.593744418,S1-C5,Bad_Speculation,22.45,% Slots,,,0.00,5.12,
84.593744418,S1-C5,Backend_Bound,18.85,% Slots,,,0.00,5.12,
84.593744418,S1-C5,Frontend_Bound.Frontend_Latency,34.89,% Slots,,rs_events.empty_end,0.00,5.12,
84.593744418,S1-C5,Bad_Speculation.Branch_Mispredicts,22.31,% Slots,,br_misp_retired.all_branches,0.00,5.12,
84.593744418,S1-C5,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.12,
84.593744418,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.26,
84.593744418,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
84.593744418,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.53,% Clocks,,,0.00,5.24,
84.593744418,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
84.593744418,S1-C6,Frontend_Bound,30.38,% Slots,,,0.00,5.13,
84.593744418,S1-C6,Bad_Speculation,11.24,% Slots,,,0.00,5.13,
84.593744418,S1-C6,Backend_Bound,29.57,% Slots,,,0.00,5.13,
84.593744418,S1-C6,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.13,
84.593744418,S1-C6,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.13,
84.593744418,S1-C6,Backend_Bound.Memory_Bound,25.41,% Slots,,,0.00,5.13,
84.593744418,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.25,
84.593744418,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
84.593744418,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
84.593744418,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
84.593744418,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
84.593744418,S1-C7,Frontend_Bound,31.81,% Slots,,,0.00,5.14,
84.593744418,S1-C7,Bad_Speculation,19.18,% Slots,,,0.00,5.14,
84.593744418,S1-C7,Backend_Bound,22.18,% Slots,,,0.00,5.14,
84.593744418,S1-C7,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.14,
84.593744418,S1-C7,Bad_Speculation.Branch_Mispredicts,18.98,% Slots,,br_misp_retired.all_branches,0.00,5.14,
84.593744418,S1-C7,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.14,
84.593744418,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
84.593744418,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.41,% Clocks,,,0.00,5.24,
84.593744418,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
84.593744418,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
84.593744418,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
84.593744418,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
84.593744418,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
84.593744418,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
84.593744418,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
84.593744418,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
84.593744418,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
84.593744418,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
84.593744418,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
84.593744418,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
84.593744418,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
84.593744418,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
84.593744418,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
84.593744418,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
84.593744418,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
86.024070704,S0-C0,Frontend_Bound,22.95,% Slots,,,0.00,5.15,
86.024070704,S0-C0,Backend_Bound,40.49,% Slots,,,0.00,5.06,
86.024070704,S0-C0,Backend_Bound.Memory_Bound,58.14,% Slots,,,0.00,5.06,<==
86.024070704,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
86.024070704,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
86.024070704,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S0-C1,Backend_Bound,44.15,% Slots,,,0.00,5.06,
86.024070704,S0-C1,Backend_Bound.Memory_Bound,30.65,% Slots,,,0.00,5.06,
86.024070704,S0-C1,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.06,
86.024070704,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
86.024070704,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
86.024070704,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.75,% Clocks,,,0.00,5.31,
86.024070704,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S0-C2,Frontend_Bound,28.43,% Slots,,,0.00,5.15,
86.024070704,S0-C2,Backend_Bound,37.09,% Slots,,,0.00,5.05,
86.024070704,S0-C2,Retiring,33.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
86.024070704,S0-C2,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.18,
86.024070704,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.15,
86.024070704,S0-C2,Backend_Bound.Core_Bound,42.06,% Slots,,,0.00,5.05,<==
86.024070704,S0-C2,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.03,
86.024070704,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
86.024070704,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.78,% Core_Clocks,,,0.00,5.31,
86.024070704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.78,% Core_Clocks,,,0.00,5.32,
86.024070704,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S0-C3,Bad_Speculation,17.17,% Slots,,,0.00,5.05,
86.024070704,S0-C3,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.05,
86.024070704,S0-C3,Backend_Bound,19.25,% Slots,,,0.00,5.05,
86.024070704,S0-C3,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.05,<==
86.024070704,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S0-C4,Backend_Bound,50.07,% Slots,,,0.00,5.05,
86.024070704,S0-C4,Retiring,40.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
86.024070704,S0-C4,Backend_Bound.Core_Bound,88.91,% Slots,,,0.00,5.05,<==
86.024070704,S0-C4,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.04,
86.024070704,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
86.024070704,S0-C5,Frontend_Bound,22.72,% Slots,,,0.00,5.14,
86.024070704,S0-C5,Bad_Speculation,16.17,% Slots,,,0.00,5.05,
86.024070704,S0-C5,Backend_Bound,18.00,% Slots,,,0.00,5.05,
86.024070704,S0-C5,Retiring,26.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
86.024070704,S0-C5,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
86.024070704,S0-C5,Backend_Bound.Core_Bound,62.48,% Slots,,,0.00,5.05,
86.024070704,S0-C5,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.03,<==
86.024070704,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.34,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S0-C6,Frontend_Bound,21.05,% Slots,,,0.00,5.14,
86.024070704,S0-C6,Backend_Bound,47.46,% Slots,,,0.00,5.05,
86.024070704,S0-C6,Retiring,38.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
86.024070704,S0-C6,Backend_Bound.Core_Bound,77.73,% Slots,,,0.00,5.05,<==
86.024070704,S0-C6,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.04,
86.024070704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
86.024070704,S0-C7,Backend_Bound,43.40,% Slots,,,0.00,5.04,
86.024070704,S0-C7,Backend_Bound.Memory_Bound,75.33,% Slots,,,0.00,5.04,<==
86.024070704,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S1-C0,Frontend_Bound,22.15,% Slots,,,0.00,5.13,
86.024070704,S1-C0,Bad_Speculation,13.18,% Slots,,,0.00,5.04,
86.024070704,S1-C0,Backend_Bound,36.66,% Slots,,,0.00,5.04,<==
86.024070704,S1-C0,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
86.024070704,S1-C0,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,0.00,5.16,
86.024070704,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.89,% Slots,,,0.00,5.13,
86.024070704,S1-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.04,
86.024070704,S1-C0,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.04,
86.024070704,S1-C0,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.04,
86.024070704,S1-C0,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.03,
86.024070704,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.05,
86.024070704,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
86.024070704,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.04,% Core_Clocks,,,0.00,5.32,
86.024070704,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.02,% Core_Clocks,,,0.00,5.32,
86.024070704,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
86.024070704,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.16,
86.024070704,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S1-C1,Frontend_Bound,28.62,% Slots,,,0.00,5.13,<==
86.024070704,S1-C1,Bad_Speculation,10.98,% Slots,,,0.00,5.04,
86.024070704,S1-C1,Backend_Bound,26.26,% Slots,,,0.00,5.04,
86.024070704,S1-C1,Frontend_Bound.Frontend_Latency,19.56,% Slots,,rs_events.empty_end,0.00,5.16,
86.024070704,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.23,% Slots,,,0.00,5.13,
86.024070704,S1-C1,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.04,
86.024070704,S1-C1,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.04,
86.024070704,S1-C1,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.04,
86.024070704,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.05,
86.024070704,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
86.024070704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.70,% Core_Clocks,,,0.00,5.32,
86.024070704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.22,% Core_Clocks,,,0.00,5.32,
86.024070704,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
86.024070704,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
86.024070704,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.52,% Clocks,,,0.00,5.16,
86.024070704,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
86.024070704,S1-C2,Frontend_Bound,23.71,% Slots,,,0.00,5.13,
86.024070704,S1-C2,Bad_Speculation,11.55,% Slots,,,0.00,5.04,
86.024070704,S1-C2,Backend_Bound,42.06,% Slots,,,0.00,5.04,
86.024070704,S1-C2,Retiring,39.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
86.024070704,S1-C2,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.16,
86.024070704,S1-C2,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.04,
86.024070704,S1-C2,Backend_Bound.Memory_Bound,38.28,% Slots,,,0.00,5.04,<==
86.024070704,S1-C2,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.04,
86.024070704,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
86.024070704,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.05,
86.024070704,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C3,Frontend_Bound,20.08,% Slots,,,0.00,5.13,
86.024070704,S1-C3,Backend_Bound,38.96,% Slots,,,0.00,5.04,
86.024070704,S1-C3,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.04,
86.024070704,S1-C3,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.04,
86.024070704,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
86.024070704,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
86.024070704,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
86.024070704,S1-C4,Backend_Bound,19.39,% Slots,,,0.00,5.04,
86.024070704,S1-C4,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.04,
86.024070704,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.58,% Clocks,,,0.00,5.17,<==
86.024070704,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
86.024070704,S1-C5,Backend_Bound,39.39,% Slots,,,0.00,5.04,
86.024070704,S1-C5,Backend_Bound.Memory_Bound,36.57,% Slots,,,0.00,5.04,<==
86.024070704,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
86.024070704,S1-C6,Backend_Bound,14.08,% Slots,,,0.00,5.04,<==
86.024070704,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
86.024070704,S1-C7,Frontend_Bound,21.47,% Slots,,,0.00,5.12,
86.024070704,S1-C7,Bad_Speculation,15.78,% Slots,,,0.00,5.04,
86.024070704,S1-C7,Backend_Bound,24.50,% Slots,,,0.00,5.04,
86.024070704,S1-C7,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.15,
86.024070704,S1-C7,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.04,
86.024070704,S1-C7,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.04,
86.024070704,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
86.024070704,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
86.024070704,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
86.024070704,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
86.024070704,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
87.544113691,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C1,Frontend_Bound,33.09,% Slots,,,0.00,5.25,
87.544113691,S0-C1,Backend_Bound,22.94,% Slots,,,0.00,5.25,
87.544113691,S0-C1,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.25,<==
87.544113691,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.25,
87.544113691,S0-C1,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.25,
87.544113691,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.26,
87.544113691,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
87.544113691,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.45,% Core_Clocks,,,0.00,5.26,
87.544113691,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C2,Frontend_Bound,26.66,% Slots,,,0.00,5.25,
87.544113691,S0-C2,Backend_Bound,32.60,% Slots,,,0.00,5.25,
87.544113691,S0-C2,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S0-C2,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.25,
87.544113691,S0-C2,Backend_Bound.Core_Bound,85.37,% Slots,,,0.00,5.25,<==
87.544113691,S0-C2,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.25,
87.544113691,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.26,
87.544113691,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
87.544113691,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.26,
87.544113691,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C3,Frontend_Bound,21.17,% Slots,,,0.00,5.25,
87.544113691,S0-C3,Backend_Bound,34.51,% Slots,,,0.00,5.25,
87.544113691,S0-C3,Retiring,43.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S0-C3,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.25,
87.544113691,S0-C3,Backend_Bound.Memory_Bound,27.40,% Slots,,,0.00,5.25,
87.544113691,S0-C3,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.25,<==
87.544113691,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.25,
87.544113691,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
87.544113691,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.25,
87.544113691,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
87.544113691,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
87.544113691,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C4,Frontend_Bound,24.37,% Slots,,,0.00,5.25,
87.544113691,S0-C4,Bad_Speculation,13.70,% Slots,,,0.00,5.25,
87.544113691,S0-C4,Backend_Bound,26.17,% Slots,,,0.00,5.25,<==
87.544113691,S0-C4,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S0-C4,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.25,
87.544113691,S0-C4,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S0-C4,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.25,
87.544113691,S0-C4,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.25,
87.544113691,S0-C4,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.25,
87.544113691,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.25,
87.544113691,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
87.544113691,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.25,
87.544113691,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
87.544113691,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C5,Bad_Speculation,13.29,% Slots,,,0.00,5.26,
87.544113691,S0-C5,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S0-C5,Backend_Bound,21.01,% Slots,,,0.00,5.26,
87.544113691,S0-C5,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.25,
87.544113691,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.56,% Clocks,,,0.00,5.26,<==
87.544113691,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C6,Backend_Bound,57.06,% Slots,,,0.00,5.25,<==
87.544113691,S0-C6,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.25,
87.544113691,S0-C6,Backend_Bound.Core_Bound,29.23,% Slots,,,0.00,5.25,
87.544113691,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
87.544113691,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C7,Backend_Bound,23.81,% Slots,,,0.00,5.25,
87.544113691,S0-C7,Backend_Bound.Memory_Bound,34.44,% Slots,,,0.00,5.25,
87.544113691,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
87.544113691,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
87.544113691,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C0,Backend_Bound,20.42,% Slots,,,0.00,5.25,
87.544113691,S1-C0,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.25,
87.544113691,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.49,% Clocks,,,0.00,5.26,<==
87.544113691,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C1,Frontend_Bound,20.19,% Slots,,,0.00,5.24,
87.544113691,S1-C1,Backend_Bound,38.12,% Slots,,,0.00,5.24,
87.544113691,S1-C1,Retiring,31.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S1-C1,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.24,
87.544113691,S1-C1,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.24,<==
87.544113691,S1-C1,Retiring.Microcode_Sequencer,11.75,% Slots,,idq.ms_uops,0.00,5.25,
87.544113691,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.26,
87.544113691,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
87.544113691,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
87.544113691,S1-C2,Frontend_Bound,26.86,% Slots,,,0.00,5.25,
87.544113691,S1-C2,Bad_Speculation,13.45,% Slots,,,0.00,5.25,
87.544113691,S1-C2,Backend_Bound,27.78,% Slots,,,0.00,5.25,
87.544113691,S1-C2,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S1-C2,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.25,
87.544113691,S1-C2,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C2,Backend_Bound.Core_Bound,55.63,% Slots,,,0.00,5.25,
87.544113691,S1-C2,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.25,
87.544113691,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.26,
87.544113691,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.26,
87.544113691,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.59,% Clocks,,,0.00,5.26,<==
87.544113691,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C3,Frontend_Bound,28.47,% Slots,,,0.00,5.26,
87.544113691,S1-C3,Backend_Bound,36.95,% Slots,,,0.00,5.26,
87.544113691,S1-C3,Retiring,46.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S1-C3,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.26,
87.544113691,S1-C3,Backend_Bound.Core_Bound,64.28,% Slots,,,0.00,5.26,
87.544113691,S1-C3,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.25,<==
87.544113691,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.70,% Clocks,,idq.ms_switches,0.00,5.26,
87.544113691,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C4,Bad_Speculation,10.19,% Slots,,,0.00,5.26,
87.544113691,S1-C4,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C4,Backend_Bound,22.45,% Slots,,,0.00,5.26,
87.544113691,S1-C4,Backend_Bound.Core_Bound,48.22,% Slots,,,0.00,5.26,<==
87.544113691,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C5,Frontend_Bound,23.12,% Slots,,,0.00,5.26,
87.544113691,S1-C5,Bad_Speculation,10.26,% Slots,,,0.00,5.26,
87.544113691,S1-C5,Backend_Bound,34.92,% Slots,,,0.00,5.26,<==
87.544113691,S1-C5,Retiring,33.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
87.544113691,S1-C5,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C5,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.26,
87.544113691,S1-C5,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.26,
87.544113691,S1-C5,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.25,
87.544113691,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.26,
87.544113691,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
87.544113691,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
87.544113691,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C6,Backend_Bound,16.97,% Slots,,,0.00,5.25,
87.544113691,S1-C6,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.25,
87.544113691,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.79,% Clocks,,,0.00,5.26,<==
87.544113691,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C7,Frontend_Bound,29.10,% Slots,,,0.00,5.26,
87.544113691,S1-C7,Backend_Bound,25.80,% Slots,,,0.00,5.26,
87.544113691,S1-C7,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.26,<==
87.544113691,S1-C7,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.25,
87.544113691,S1-C7,Backend_Bound.Core_Bound,12.95,% Slots,,,0.00,5.25,
87.544113691,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.40,% Clocks,,,0.00,5.26,
87.544113691,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
87.544113691,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
87.544113691,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
87.544113691,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
87.544113691,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
87.544113691,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
88.976437825,S0-C0,Frontend_Bound,42.40,% Slots,,,0.00,5.29,
88.976437825,S0-C0,Backend_Bound,24.31,% Slots,,,0.00,5.29,
88.976437825,S0-C0,Frontend_Bound.Frontend_Latency,35.56,% Slots,,rs_events.empty_end,0.00,5.29,
88.976437825,S0-C0,Backend_Bound.Memory_Bound,75.21,% Slots,,,0.00,5.29,
88.976437825,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.29,
88.976437825,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
88.976437825,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
88.976437825,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
88.976437825,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C1,Frontend_Bound,35.00,% Slots,,,0.00,5.29,<==
88.976437825,S0-C1,Backend_Bound,12.84,% Slots,,,0.00,5.29,
88.976437825,S0-C1,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.29,
88.976437825,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.02,
88.976437825,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.29,
88.976437825,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
88.976437825,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.84,% Core_Clocks,,,0.00,5.3,
88.976437825,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C2,Frontend_Bound,24.85,% Slots,,,0.00,5.29,
88.976437825,S0-C2,Backend_Bound,56.38,% Slots,,,0.00,5.29,
88.976437825,S0-C2,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S0-C2,Frontend_Bound.Frontend_Latency,24.02,% Slots,,rs_events.empty_end,0.00,5.29,
88.976437825,S0-C2,Backend_Bound.Memory_Bound,35.29,% Slots,,,0.00,5.29,
88.976437825,S0-C2,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.29,
88.976437825,S0-C2,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.26,% Clocks,,,0.00,5.3,
88.976437825,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
88.976437825,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.3,
88.976437825,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
88.976437825,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
88.976437825,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C3,Frontend_Bound,52.47,% Slots,,,0.00,5.29,
88.976437825,S0-C3,Bad_Speculation,13.27,% Slots,,,0.00,5.29,
88.976437825,S0-C3,Retiring,5.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S0-C3,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.29,
88.976437825,S0-C3,Frontend_Bound.Frontend_Bandwidth,50.90,% Slots,,,0.00,5.02,
88.976437825,S0-C3,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.29,
88.976437825,S0-C3,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.29,
88.976437825,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
88.976437825,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.01,% Core_Clocks,,,0.00,5.3,<==
88.976437825,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C4,Frontend_Bound,51.67,% Slots,,,0.00,5.29,
88.976437825,S0-C4,Retiring,3.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S0-C4,Frontend_Bound.Frontend_Latency,52.60,% Slots,,rs_events.empty_end,0.00,5.29,<==
88.976437825,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.84,% Slots,,,0.00,5.02,
88.976437825,S0-C4,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.83,% Clocks,,,0.00,5.29,
88.976437825,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
88.976437825,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.64,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.29,% Core_Clocks,,,0.00,5.3,
88.976437825,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C5,Frontend_Bound,30.19,% Slots,,,0.00,5.29,
88.976437825,S0-C5,Backend_Bound,43.02,% Slots,,,0.00,5.29,<==
88.976437825,S0-C5,Retiring,11.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.86,% Slots,,,0.00,5.02,
88.976437825,S0-C5,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.29,
88.976437825,S0-C5,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.29,
88.976437825,S0-C5,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
88.976437825,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
88.976437825,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.02,% Clocks,,,0.00,5.02,
88.976437825,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C6,Frontend_Bound,27.52,% Slots,,,0.00,5.29,
88.976437825,S0-C6,Bad_Speculation,19.58,% Slots,,,0.00,5.29,
88.976437825,S0-C6,Backend_Bound,23.76,% Slots,,,0.00,5.29,
88.976437825,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.02,<==
88.976437825,S0-C6,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.29,
88.976437825,S0-C6,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.29,
88.976437825,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.51,% Core_Clocks,,,0.00,5.3,
88.976437825,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.33,% Core_Clocks,,,0.00,5.3,
88.976437825,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C7,Frontend_Bound,60.13,% Slots,,,0.00,5.28,
88.976437825,S0-C7,Bad_Speculation,12.08,% Slots,,,0.00,5.28,
88.976437825,S0-C7,Retiring,3.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S0-C7,Frontend_Bound.Frontend_Latency,83.97,% Slots,,rs_events.empty_end,0.00,5.28,
88.976437825,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.02,
88.976437825,S0-C7,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
88.976437825,S0-C7,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.29,
88.976437825,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
88.976437825,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.40,% Core_Clocks,,,0.00,5.3,
88.976437825,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.41,% Core_Clocks,,,0.00,5.29,
88.976437825,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C0,Frontend_Bound,35.67,% Slots,,,0.00,5.29,
88.976437825,S1-C0,Bad_Speculation,11.20,% Slots,,,0.00,5.29,
88.976437825,S1-C0,Backend_Bound,34.99,% Slots,,,0.00,5.29,
88.976437825,S1-C0,Retiring,24.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S1-C0,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.29,<==
88.976437825,S1-C0,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.29,
88.976437825,S1-C0,Backend_Bound.Core_Bound,46.67,% Slots,,,0.00,5.29,
88.976437825,S1-C0,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.53,% Clocks,,,0.00,5.29,
88.976437825,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
88.976437825,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.54,% Clocks,,,0.00,5.03,
88.976437825,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C1,Frontend_Bound,51.52,% Slots,,,0.00,5.29,
88.976437825,S1-C1,Retiring,3.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
88.976437825,S1-C1,Frontend_Bound.Frontend_Latency,38.16,% Slots,,rs_events.empty_end,0.00,5.29,
88.976437825,S1-C1,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.3,
88.976437825,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.28,
88.976437825,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
88.976437825,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.28,
88.976437825,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.02,
88.976437825,S1-C2,Backend_Bound.Memory_Bound,41.84,% Slots,,,0.00,5.29,
88.976437825,S1-C2,Backend_Bound.Core_Bound,31.62,% Slots,,,0.00,5.29,
88.976437825,S1-C2,Backend_Bound,73.46,% Slots,,,0.00,5.29,
88.976437825,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
88.976437825,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C3,Frontend_Bound,40.28,% Slots,,,0.00,5.3,
88.976437825,S1-C3,Bad_Speculation,11.53,% Slots,,,0.00,5.3,
88.976437825,S1-C3,Backend_Bound,31.74,% Slots,,,0.00,5.3,
88.976437825,S1-C3,Retiring,6.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
88.976437825,S1-C3,Frontend_Bound.Frontend_Latency,39.99,% Slots,,rs_events.empty_end,0.00,5.3,<==
88.976437825,S1-C3,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.29,
88.976437825,S1-C3,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.29,
88.976437825,S1-C3,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.29,
88.976437825,S1-C3,Retiring.Microcode_Sequencer,2.31,% Slots,,idq.ms_uops,0.00,5.29,
88.976437825,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.01,% Clocks,,,0.00,5.29,
88.976437825,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
88.976437825,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
88.976437825,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
88.976437825,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C4,Frontend_Bound,31.06,% Slots,,,0.00,5.3,
88.976437825,S1-C4,Backend_Bound,42.36,% Slots,,,0.00,5.3,<==
88.976437825,S1-C4,Frontend_Bound.Frontend_Latency,60.11,% Slots,,rs_events.empty_end,0.00,5.3,
88.976437825,S1-C4,Backend_Bound.Memory_Bound,20.47,% Slots,,,0.00,5.29,
88.976437825,S1-C4,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.29,
88.976437825,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
88.976437825,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C5,Frontend_Bound,33.00,% Slots,,,0.00,5.3,
88.976437825,S1-C5,Backend_Bound,38.17,% Slots,,,0.00,5.3,
88.976437825,S1-C5,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
88.976437825,S1-C5,Frontend_Bound.Frontend_Latency,40.61,% Slots,,rs_events.empty_end,0.00,5.3,
88.976437825,S1-C5,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.29,
88.976437825,S1-C5,Backend_Bound.Core_Bound,23.41,% Slots,,,0.00,5.29,
88.976437825,S1-C5,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.29,
88.976437825,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.95,% Clocks,,,0.00,5.29,
88.976437825,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
88.976437825,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
88.976437825,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.77,% Clocks,,,0.00,5.03,<==
88.976437825,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C6,Frontend_Bound,35.23,% Slots,,,0.00,5.3,
88.976437825,S1-C6,Bad_Speculation,11.43,% Slots,,,0.00,5.3,
88.976437825,S1-C6,Backend_Bound,32.70,% Slots,,,0.00,5.3,
88.976437825,S1-C6,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
88.976437825,S1-C6,Frontend_Bound.Frontend_Latency,35.03,% Slots,,rs_events.empty_end,0.00,5.3,
88.976437825,S1-C6,Frontend_Bound.Frontend_Bandwidth,99.86,% Slots,,,0.00,5.01,
88.976437825,S1-C6,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.29,
88.976437825,S1-C6,Backend_Bound.Memory_Bound,26.58,% Slots,,,0.00,5.29,
88.976437825,S1-C6,Retiring.Microcode_Sequencer,9.50,% Slots,,idq.ms_uops,0.00,5.29,
88.976437825,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.32,% Clocks,,,0.00,5.29,
88.976437825,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
88.976437825,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.95,% Core_Clocks,,,0.00,5.3,<==
88.976437825,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
88.976437825,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
88.976437825,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C7,Frontend_Bound,39.26,% Slots,,,0.00,5.3,
88.976437825,S1-C7,Backend_Bound,40.18,% Slots,,,0.00,5.3,
88.976437825,S1-C7,Retiring,15.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
88.976437825,S1-C7,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.3,
88.976437825,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.56,% Slots,,,0.00,5.02,
88.976437825,S1-C7,Backend_Bound.Memory_Bound,23.90,% Slots,,,0.00,5.29,<==
88.976437825,S1-C7,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.29,
88.976437825,S1-C7,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.29,
88.976437825,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.19,% Clocks,,,0.00,5.29,
88.976437825,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
88.976437825,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.29,
88.976437825,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.63,% Core_Clocks,,,0.00,5.3,
88.976437825,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
88.976437825,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
88.976437825,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
88.976437825,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
88.976437825,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
90.434710735,S0-C0,Frontend_Bound,27.01,% Slots,,,0.00,5.21,<==
90.434710735,S0-C0,Bad_Speculation,21.20,% Slots,,,0.00,5.21,
90.434710735,S0-C0,Backend_Bound,11.52,% Slots,,,0.00,5.21,
90.434710735,S0-C0,Bad_Speculation.Branch_Mispredicts,21.01,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C1,Frontend_Bound,37.05,% Slots,,,0.00,5.21,
90.434710735,S0-C1,Bad_Speculation,11.33,% Slots,,,0.00,5.21,
90.434710735,S0-C1,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.21,<==
90.434710735,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.21,
90.434710735,S0-C1,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.21,
90.434710735,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.77,% Core_Clocks,,,0.00,5.21,
90.434710735,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C2,Frontend_Bound,53.14,% Slots,,,0.00,5.21,
90.434710735,S0-C2,Bad_Speculation,25.52,% Slots,,,0.00,5.21,
90.434710735,S0-C2,Frontend_Bound.Frontend_Bandwidth,79.19,% Slots,,,0.00,5.21,
90.434710735,S0-C2,Bad_Speculation.Branch_Mispredicts,24.88,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.92,% Core_Clocks,,,0.00,5.21,<==
90.434710735,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C3,Frontend_Bound,50.56,% Slots,,,0.00,5.21,
90.434710735,S0-C3,Bad_Speculation,29.23,% Slots,,,0.00,5.21,
90.434710735,S0-C3,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S0-C3,Frontend_Bound.Frontend_Latency,60.38,% Slots,,rs_events.empty_end,0.00,5.21,<==
90.434710735,S0-C3,Frontend_Bound.Frontend_Bandwidth,34.38,% Slots,,,0.00,5.21,
90.434710735,S0-C3,Bad_Speculation.Branch_Mispredicts,27.26,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C3,Retiring.Microcode_Sequencer,11.20,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.99,% Clocks,,,0.00,5.21,
90.434710735,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.42,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.48,% Core_Clocks,,,0.00,5.21,
90.434710735,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C4,Frontend_Bound,45.28,% Slots,,,0.00,5.21,
90.434710735,S0-C4,Bad_Speculation,24.45,% Slots,,,0.00,5.21,
90.434710735,S0-C4,Retiring,7.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S0-C4,Frontend_Bound.Frontend_Latency,41.17,% Slots,,rs_events.empty_end,0.00,5.21,<==
90.434710735,S0-C4,Bad_Speculation.Branch_Mispredicts,22.04,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C4,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.90,% Clocks,,,0.00,5.21,
90.434710735,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.57,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C5,Frontend_Bound,35.70,% Slots,,,0.00,5.21,
90.434710735,S0-C5,Bad_Speculation,21.07,% Slots,,,0.00,5.21,
90.434710735,S0-C5,Backend_Bound,17.18,% Slots,,,0.00,5.21,
90.434710735,S0-C5,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S0-C5,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S0-C5,Bad_Speculation.Branch_Mispredicts,20.90,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C5,Backend_Bound.Core_Bound,31.47,% Slots,,,0.00,5.21,
90.434710735,S0-C5,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.06,% Clocks,,,0.00,5.21,
90.434710735,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
90.434710735,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.56,% Clocks,,,0.00,5.21,
90.434710735,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C6,Frontend_Bound,52.19,% Slots,,,0.00,5.21,
90.434710735,S0-C6,Backend_Bound,16.74,% Slots,,,0.00,5.21,
90.434710735,S0-C6,Retiring,15.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S0-C6,Frontend_Bound.Frontend_Latency,84.00,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S0-C6,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.21,
90.434710735,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
90.434710735,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C7,Frontend_Bound,32.39,% Slots,,,0.00,5.21,
90.434710735,S0-C7,Bad_Speculation,20.07,% Slots,,,0.00,5.21,
90.434710735,S0-C7,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S0-C7,Frontend_Bound.Frontend_Bandwidth,28.55,% Slots,,,0.00,5.21,
90.434710735,S0-C7,Bad_Speculation.Branch_Mispredicts,19.76,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.21,
90.434710735,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.02,% Core_Clocks,,,0.00,5.21,<==
90.434710735,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S1-C0,Frontend_Bound,30.37,% Slots,,,0.00,5.2,
90.434710735,S1-C0,Bad_Speculation,24.46,% Slots,,,0.00,5.2,
90.434710735,S1-C0,Backend_Bound,12.95,% Slots,,,0.00,5.2,
90.434710735,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.12,% Slots,,,0.00,5.2,
90.434710735,S1-C0,Bad_Speculation.Branch_Mispredicts,24.04,% Slots,,br_misp_retired.all_branches,0.00,5.2,
90.434710735,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.22,<==
90.434710735,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.93,% Core_Clocks,,,0.00,5.21,
90.434710735,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C1,Frontend_Bound,57.03,% Slots,,,0.00,5.2,
90.434710735,S1-C1,Bad_Speculation,38.15,% Slots,,,0.00,5.2,
90.434710735,S1-C1,Retiring,3.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S1-C1,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.2,
90.434710735,S1-C1,Frontend_Bound.Frontend_Bandwidth,33.07,% Slots,,,0.00,5.2,
90.434710735,S1-C1,Bad_Speculation.Branch_Mispredicts,37.76,% Slots,,br_misp_retired.all_branches,0.00,5.2,
90.434710735,S1-C1,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.21,
90.434710735,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.71,% Core_Clocks,,,0.00,5.22,<==
90.434710735,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C2,Frontend_Bound,51.47,% Slots,,,0.00,5.21,
90.434710735,S1-C2,Bad_Speculation,16.79,% Slots,,,0.00,5.21,
90.434710735,S1-C2,Retiring,5.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S1-C2,Frontend_Bound.Frontend_Latency,26.20,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S1-C2,Frontend_Bound.Frontend_Bandwidth,63.20,% Slots,,,0.00,5.21,
90.434710735,S1-C2,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C2,Retiring.Microcode_Sequencer,1.85,% Slots,,idq.ms_uops,0.00,5.21,
90.434710735,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.21,
90.434710735,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.82,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.50,% Core_Clocks,,,0.00,5.21,<==
90.434710735,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S1-C3,Bad_Speculation,24.18,% Slots,,,0.00,5.21,
90.434710735,S1-C3,Bad_Speculation.Branch_Mispredicts,23.69,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
90.434710735,S1-C3,Backend_Bound,20.14,% Slots,,,0.00,5.21,
90.434710735,S1-C3,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.21,
90.434710735,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
90.434710735,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
90.434710735,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C4,Frontend_Bound,34.32,% Slots,,,0.00,5.21,
90.434710735,S1-C4,Backend_Bound,41.70,% Slots,,,0.00,5.21,
90.434710735,S1-C4,Retiring,26.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
90.434710735,S1-C4,Backend_Bound.Memory_Bound,60.84,% Slots,,,0.00,5.21,
90.434710735,S1-C4,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.2,
90.434710735,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.21,
90.434710735,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
90.434710735,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
90.434710735,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C5,Frontend_Bound,33.18,% Slots,,,0.00,5.22,
90.434710735,S1-C5,Backend_Bound,33.87,% Slots,,,0.00,5.22,
90.434710735,S1-C5,Retiring,38.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
90.434710735,S1-C5,Frontend_Bound.Frontend_Latency,37.11,% Slots,,rs_events.empty_end,0.00,5.22,
90.434710735,S1-C5,Backend_Bound.Core_Bound,25.48,% Slots,,,0.00,5.21,
90.434710735,S1-C5,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.2,<==
90.434710735,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.21,
90.434710735,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C6,Frontend_Bound,28.81,% Slots,,,0.00,5.21,
90.434710735,S1-C6,Bad_Speculation,15.85,% Slots,,,0.00,5.21,
90.434710735,S1-C6,Backend_Bound,24.93,% Slots,,,0.00,5.21,
90.434710735,S1-C6,Retiring,30.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.434710735,S1-C6,Frontend_Bound.Frontend_Latency,30.51,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S1-C6,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.2,
90.434710735,S1-C6,Backend_Bound.Memory_Bound,11.09,% Slots,,,0.00,5.21,
90.434710735,S1-C6,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.21,
90.434710735,S1-C6,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.21,<==
90.434710735,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.21,
90.434710735,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
90.434710735,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
90.434710735,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
90.434710735,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.85,% Clocks,,,0.00,5.21,
90.434710735,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
90.434710735,S1-C7,Frontend_Bound,38.62,% Slots,,,0.00,5.21,
90.434710735,S1-C7,Backend_Bound,37.89,% Slots,,,0.00,5.21,
90.434710735,S1-C7,Retiring,13.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
90.434710735,S1-C7,Frontend_Bound.Frontend_Latency,48.38,% Slots,,rs_events.empty_end,0.00,5.21,
90.434710735,S1-C7,Backend_Bound.Core_Bound,31.32,% Slots,,,0.00,5.21,
90.434710735,S1-C7,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.2,
90.434710735,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.21,
90.434710735,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
90.434710735,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.21,
90.434710735,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
90.434710735,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
90.434710735,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
91.952119608,S0-C0,Frontend_Bound,21.85,% Slots,,,0.00,5.3,
91.952119608,S0-C0,Backend_Bound,57.78,% Slots,,,0.00,5.3,
91.952119608,S0-C0,Retiring,21.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
91.952119608,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.64,% Slots,,,0.00,5.07,
91.952119608,S0-C0,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.29,
91.952119608,S0-C0,Backend_Bound.Core_Bound,33.22,% Slots,,,0.00,5.29,
91.952119608,S0-C0,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.29,
91.952119608,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.83,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.82,% Core_Clocks,,,0.00,5.29,
91.952119608,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
91.952119608,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.33,% Clocks,,,0.00,5.27,<==
91.952119608,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
91.952119608,S0-C1,Frontend_Bound,36.60,% Slots,,,0.00,5.29,<==
91.952119608,S0-C1,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.66,% Slots,,,0.00,5.07,
91.952119608,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.29,
91.952119608,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.85,% Core_Clocks,,,0.00,5.29,
91.952119608,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
91.952119608,S0-C2,Frontend_Bound,21.85,% Slots,,,0.00,5.3,
91.952119608,S0-C2,Backend_Bound,62.89,% Slots,,,0.00,5.3,
91.952119608,S0-C2,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C2,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C2,Backend_Bound.Memory_Bound,37.97,% Slots,,,0.00,5.28,
91.952119608,S0-C2,Backend_Bound.Core_Bound,24.91,% Slots,,,0.00,5.28,
91.952119608,S0-C2,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.29,
91.952119608,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
91.952119608,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
91.952119608,S0-C3,Frontend_Bound,36.88,% Slots,,,0.00,5.3,
91.952119608,S0-C3,Backend_Bound,40.75,% Slots,,,0.00,5.3,
91.952119608,S0-C3,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C3,Frontend_Bound.Frontend_Latency,33.84,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.07,% Slots,,,0.00,5.07,
91.952119608,S0-C3,Backend_Bound.Memory_Bound,37.33,% Slots,,,0.00,5.29,
91.952119608,S0-C3,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.29,
91.952119608,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.11,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.67,% Core_Clocks,,,0.00,5.28,
91.952119608,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
91.952119608,S0-C4,Frontend_Bound,20.97,% Slots,,,0.00,5.3,
91.952119608,S0-C4,Backend_Bound,55.73,% Slots,,,0.00,5.3,
91.952119608,S0-C4,Retiring,30.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C4,Frontend_Bound.Frontend_Bandwidth,52.10,% Slots,,,0.00,5.08,
91.952119608,S0-C4,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.29,
91.952119608,S0-C4,Backend_Bound.Core_Bound,39.72,% Slots,,,0.00,5.29,<==
91.952119608,S0-C4,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.67,% Core_Clocks,,,0.00,5.29,
91.952119608,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
91.952119608,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S0-C5,Frontend_Bound,28.01,% Slots,,,0.00,5.3,
91.952119608,S0-C5,Backend_Bound,51.01,% Slots,,,0.00,5.3,
91.952119608,S0-C5,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C5,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C5,Backend_Bound.Memory_Bound,39.62,% Slots,,,0.00,5.29,
91.952119608,S0-C5,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.29,
91.952119608,S0-C5,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.29,
91.952119608,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
91.952119608,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S0-C6,Frontend_Bound,35.85,% Slots,,,0.00,5.3,
91.952119608,S0-C6,Backend_Bound,41.26,% Slots,,,0.00,5.3,
91.952119608,S0-C6,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C6,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.08,
91.952119608,S0-C6,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.29,
91.952119608,S0-C6,Backend_Bound.Core_Bound,13.96,% Slots,,,0.00,5.29,
91.952119608,S0-C6,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.29,
91.952119608,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.86,% Core_Clocks,,,0.00,5.29,
91.952119608,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S0-C7,Frontend_Bound,30.10,% Slots,,,0.00,5.3,
91.952119608,S0-C7,Backend_Bound,46.93,% Slots,,,0.00,5.3,
91.952119608,S0-C7,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S0-C7,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S0-C7,Backend_Bound.Memory_Bound,34.12,% Slots,,,0.00,5.29,
91.952119608,S0-C7,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.29,
91.952119608,S0-C7,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.29,
91.952119608,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
91.952119608,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S1-C0,Frontend_Bound,25.97,% Slots,,,0.00,5.3,
91.952119608,S1-C0,Backend_Bound,44.82,% Slots,,,0.00,5.3,<==
91.952119608,S1-C0,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C0,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S1-C0,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.29,
91.952119608,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S1-C1,Frontend_Bound,22.44,% Slots,,,0.00,5.3,
91.952119608,S1-C1,Backend_Bound,49.35,% Slots,,,0.00,5.3,
91.952119608,S1-C1,Retiring,29.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C1,Frontend_Bound.Frontend_Latency,28.71,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S1-C1,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.29,
91.952119608,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
91.952119608,S1-C2,Frontend_Bound,33.05,% Slots,,,0.00,5.3,
91.952119608,S1-C2,Backend_Bound,33.50,% Slots,,,0.00,5.3,
91.952119608,S1-C2,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C2,Frontend_Bound.Frontend_Latency,16.25,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S1-C2,Backend_Bound.Memory_Bound,28.68,% Slots,,,0.00,5.29,
91.952119608,S1-C2,Retiring.Microcode_Sequencer,13.37,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.29,
91.952119608,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
91.952119608,S1-C3,Frontend_Bound,36.61,% Slots,,,0.00,5.3,
91.952119608,S1-C3,Backend_Bound,39.83,% Slots,,,0.00,5.3,
91.952119608,S1-C3,Retiring,23.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C3,Frontend_Bound.Frontend_Latency,29.91,% Slots,,rs_events.empty_end,0.00,5.3,
91.952119608,S1-C3,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.28,
91.952119608,S1-C3,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.28,
91.952119608,S1-C3,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.29,
91.952119608,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
91.952119608,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
91.952119608,S1-C4,Frontend_Bound,38.28,% Slots,,,0.00,5.29,
91.952119608,S1-C4,Backend_Bound,39.20,% Slots,,,0.00,5.29,
91.952119608,S1-C4,Retiring,31.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C4,Frontend_Bound.Frontend_Latency,31.40,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S1-C4,Backend_Bound.Memory_Bound,37.48,% Slots,,,0.00,5.29,
91.952119608,S1-C4,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.3,
91.952119608,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.3,
91.952119608,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
91.952119608,S1-C5,Backend_Bound,75.72,% Slots,,,0.00,5.29,
91.952119608,S1-C5,Retiring,22.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C5,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.29,
91.952119608,S1-C5,Backend_Bound.Core_Bound,54.80,% Slots,,,0.00,5.29,<==
91.952119608,S1-C5,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.12,% Clocks,,idq.ms_switches,0.00,5.3,
91.952119608,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
91.952119608,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
91.952119608,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
91.952119608,S1-C6,Frontend_Bound,33.03,% Slots,,,0.00,5.3,
91.952119608,S1-C6,Backend_Bound,43.03,% Slots,,,0.00,5.3,
91.952119608,S1-C6,Retiring,8.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
91.952119608,S1-C6,Frontend_Bound.Frontend_Latency,37.30,% Slots,,rs_events.empty_end,0.00,5.29,
91.952119608,S1-C6,Backend_Bound.Memory_Bound,54.27,% Slots,,,0.00,5.29,
91.952119608,S1-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.3,
91.952119608,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.29,
91.952119608,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
91.952119608,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.29,
91.952119608,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
91.952119608,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
91.952119608,S1-C7,Backend_Bound,72.11,% Slots,,,0.00,5.29,
91.952119608,S1-C7,Backend_Bound.Memory_Bound,31.62,% Slots,,,0.00,5.29,
91.952119608,S1-C7,Backend_Bound.Core_Bound,40.49,% Slots,,,0.00,5.29,<==
91.952119608,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
91.952119608,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
91.952119608,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
91.952119608,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
91.952119608,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
91.952119608,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
91.952119608,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
91.952119608,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
91.952119608,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
91.952119608,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
91.952119608,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
91.952119608,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
91.952119608,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
93.460322627,S0-C0,Frontend_Bound,37.52,% Slots,,,0.00,5.29,
93.460322627,S0-C0,Backend_Bound,38.10,% Slots,,,0.00,5.29,
93.460322627,S0-C0,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C0,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C0,Backend_Bound.Memory_Bound,15.98,% Slots,,,0.00,5.29,
93.460322627,S0-C0,Backend_Bound.Core_Bound,22.13,% Slots,,,0.00,5.29,
93.460322627,S0-C0,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.3,
93.460322627,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
93.460322627,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.460322627,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.83,% Clocks,,,0.00,5.03,<==
93.460322627,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C1,Frontend_Bound,35.46,% Slots,,,0.00,5.29,<==
93.460322627,S0-C1,Backend_Bound,11.41,% Slots,,,0.00,5.29,
93.460322627,S0-C1,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.13,% Slots,,,0.00,5.15,
93.460322627,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.3,
93.460322627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.97,% Core_Clocks,,,0.00,5.31,
93.460322627,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C2,Frontend_Bound,31.16,% Slots,,,0.00,5.29,
93.460322627,S0-C2,Backend_Bound,47.39,% Slots,,,0.00,5.29,
93.460322627,S0-C2,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C2,Frontend_Bound.Frontend_Latency,31.77,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C2,Backend_Bound.Memory_Bound,43.53,% Slots,,,0.00,5.29,<==
93.460322627,S0-C2,Retiring.Microcode_Sequencer,11.09,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.3,
93.460322627,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
93.460322627,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.57,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.460322627,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
93.460322627,S0-C3,Backend_Bound,71.16,% Slots,,,0.00,5.29,
93.460322627,S0-C3,Retiring,28.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C3,Backend_Bound.Memory_Bound,49.67,% Slots,,,0.00,5.29,
93.460322627,S0-C3,Backend_Bound.Core_Bound,21.49,% Slots,,,0.00,5.29,
93.460322627,S0-C3,Retiring.Microcode_Sequencer,11.26,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C4,Frontend_Bound,36.29,% Slots,,,0.00,5.29,
93.460322627,S0-C4,Backend_Bound,39.33,% Slots,,,0.00,5.29,
93.460322627,S0-C4,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C4,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C4,Backend_Bound.Memory_Bound,26.61,% Slots,,,0.00,5.29,
93.460322627,S0-C4,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.29,
93.460322627,S0-C4,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.3,
93.460322627,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
93.460322627,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.80,% Clocks,,,0.00,5.04,
93.460322627,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C5,Backend_Bound,76.17,% Slots,,,0.00,5.29,
93.460322627,S0-C5,Retiring,33.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C5,Backend_Bound.Memory_Bound,34.92,% Slots,,,0.00,5.29,
93.460322627,S0-C5,Backend_Bound.Core_Bound,41.25,% Slots,,,0.00,5.29,
93.460322627,S0-C5,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
93.460322627,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.95,% Clocks,,,0.00,5.04,<==
93.460322627,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C6,Frontend_Bound,33.94,% Slots,,,0.00,5.29,
93.460322627,S0-C6,Backend_Bound,42.18,% Slots,,,0.00,5.29,
93.460322627,S0-C6,Retiring,16.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C6,Frontend_Bound.Frontend_Latency,28.63,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C6,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.29,
93.460322627,S0-C6,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.29,
93.460322627,S0-C6,Retiring.Microcode_Sequencer,12.87,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.3,
93.460322627,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
93.460322627,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
93.460322627,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.04,
93.460322627,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
93.460322627,S0-C7,Frontend_Bound,31.36,% Slots,,,0.00,5.29,
93.460322627,S0-C7,Backend_Bound,45.50,% Slots,,,0.00,5.29,
93.460322627,S0-C7,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S0-C7,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S0-C7,Backend_Bound.Memory_Bound,31.37,% Slots,,,0.00,5.29,
93.460322627,S0-C7,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.29,
93.460322627,S0-C7,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.3,
93.460322627,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
93.460322627,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.22,% Clocks,,,0.00,5.04,
93.460322627,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C0,Frontend_Bound,32.31,% Slots,,,0.00,5.29,
93.460322627,S1-C0,Backend_Bound,45.33,% Slots,,,0.00,5.29,
93.460322627,S1-C0,Retiring,9.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S1-C0,Frontend_Bound.Frontend_Latency,36.14,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S1-C0,Backend_Bound.Memory_Bound,39.36,% Slots,,,0.00,5.29,
93.460322627,S1-C0,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,0.00,5.31,
93.460322627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.89,% Clocks,,idq.ms_switches,0.00,5.31,
93.460322627,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
93.460322627,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C1,Frontend_Bound,37.32,% Slots,,,0.00,5.29,
93.460322627,S1-C1,Backend_Bound,38.41,% Slots,,,0.00,5.29,
93.460322627,S1-C1,Retiring,11.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
93.460322627,S1-C1,Frontend_Bound.Frontend_Latency,28.39,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S1-C1,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.29,
93.460322627,S1-C1,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.29,
93.460322627,S1-C1,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.29,
93.460322627,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.55,% Clocks,,,0.00,5.3,
93.460322627,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.95,% Clocks,,,0.00,5.04,
93.460322627,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C2,Backend_Bound,57.72,% Slots,,,0.00,5.29,
93.460322627,S1-C2,Backend_Bound.Memory_Bound,15.64,% Slots,,,0.00,5.29,
93.460322627,S1-C2,Backend_Bound.Core_Bound,42.08,% Slots,,,0.00,5.29,<==
93.460322627,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
93.460322627,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C3,Frontend_Bound,32.42,% Slots,,,0.00,5.29,
93.460322627,S1-C3,Backend_Bound,44.04,% Slots,,,0.00,5.29,<==
93.460322627,S1-C3,Retiring,13.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
93.460322627,S1-C3,Frontend_Bound.Frontend_Latency,36.87,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S1-C3,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.29,
93.460322627,S1-C3,Backend_Bound.Core_Bound,21.85,% Slots,,,0.00,5.29,
93.460322627,S1-C3,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.29,
93.460322627,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.3,
93.460322627,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
93.460322627,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
93.460322627,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.33,% Clocks,,,0.00,5.04,
93.460322627,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C4,Frontend_Bound,33.16,% Slots,,,0.00,5.3,
93.460322627,S1-C4,Backend_Bound,43.76,% Slots,,,0.00,5.3,
93.460322627,S1-C4,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
93.460322627,S1-C4,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.3,
93.460322627,S1-C4,Backend_Bound.Memory_Bound,30.54,% Slots,,,0.00,5.3,
93.460322627,S1-C4,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.3,
93.460322627,S1-C4,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.29,
93.460322627,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.14,% Clocks,,,0.00,5.3,
93.460322627,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.16,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.04,
93.460322627,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C5,Frontend_Bound,33.26,% Slots,,,0.00,5.3,
93.460322627,S1-C5,Backend_Bound,43.03,% Slots,,,0.00,5.3,
93.460322627,S1-C5,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
93.460322627,S1-C5,Frontend_Bound.Frontend_Latency,43.48,% Slots,,rs_events.empty_end,0.00,5.3,
93.460322627,S1-C5,Backend_Bound.Memory_Bound,38.86,% Slots,,,0.00,5.3,
93.460322627,S1-C5,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.3,
93.460322627,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.3,
93.460322627,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C6,Frontend_Bound,33.84,% Slots,,,0.00,5.29,
93.460322627,S1-C6,Backend_Bound,43.21,% Slots,,,0.00,5.29,
93.460322627,S1-C6,Retiring,13.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
93.460322627,S1-C6,Frontend_Bound.Frontend_Latency,31.61,% Slots,,rs_events.empty_end,0.00,5.29,
93.460322627,S1-C6,Backend_Bound.Memory_Bound,32.31,% Slots,,,0.00,5.29,
93.460322627,S1-C6,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.29,
93.460322627,S1-C6,Retiring.Microcode_Sequencer,10.95,% Slots,,idq.ms_uops,0.00,5.29,
93.460322627,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,0.00,5.31,
93.460322627,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.31,
93.460322627,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
93.460322627,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.16,% Clocks,,,0.00,5.04,
93.460322627,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C7,Frontend_Bound,36.27,% Slots,,,0.00,5.3,
93.460322627,S1-C7,Backend_Bound,40.61,% Slots,,,0.00,5.3,
93.460322627,S1-C7,Retiring,12.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
93.460322627,S1-C7,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.3,
93.460322627,S1-C7,Backend_Bound.Memory_Bound,27.20,% Slots,,,0.00,5.3,
93.460322627,S1-C7,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.3,
93.460322627,S1-C7,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.29,
93.460322627,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.3,
93.460322627,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
93.460322627,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.60,% Clocks,,idq.ms_switches,0.00,5.3,
93.460322627,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
93.460322627,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
93.460322627,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.78,% Clocks,,,0.00,5.04,
93.460322627,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
93.460322627,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
93.460322627,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
93.460322627,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
93.460322627,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
94.968614707,S0-C0,Frontend_Bound,36.77,% Slots,,,0.00,5.11,<==
94.968614707,S0-C0,Backend_Bound,31.26,% Slots,,,0.00,5.11,
94.968614707,S0-C0,Retiring,12.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
94.968614707,S0-C0,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.02,
94.968614707,S0-C0,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.02,
94.968614707,S0-C0,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.25,
94.968614707,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.13,% Clocks,,,0.00,5.07,
94.968614707,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C1,Frontend_Bound,34.50,% Slots,,,0.00,5.11,
94.968614707,S0-C1,Backend_Bound,17.43,% Slots,,,0.00,5.11,
94.968614707,S0-C1,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.03,<==
94.968614707,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.23,% Slots,,,0.00,5.14,
94.968614707,S0-C1,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.03,
94.968614707,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.29,
94.968614707,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.33,% Core_Clocks,,,0.00,5.29,
94.968614707,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C2,Frontend_Bound,38.86,% Slots,,,0.00,5.11,
94.968614707,S0-C2,Backend_Bound,37.25,% Slots,,,0.00,5.11,
94.968614707,S0-C2,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C2,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S0-C2,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.02,
94.968614707,S0-C2,Backend_Bound.Core_Bound,18.07,% Slots,,,0.00,5.02,
94.968614707,S0-C2,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,0.00,5.29,
94.968614707,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
94.968614707,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C3,Backend_Bound,78.34,% Slots,,,0.00,5.12,
94.968614707,S0-C3,Retiring,28.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C3,Backend_Bound.Memory_Bound,77.78,% Slots,,,0.00,5.03,
94.968614707,S0-C3,Retiring.Microcode_Sequencer,15.71,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.94,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
94.968614707,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C4,Frontend_Bound,32.52,% Slots,,,0.00,5.12,
94.968614707,S0-C4,Backend_Bound,41.60,% Slots,,,0.00,5.12,
94.968614707,S0-C4,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C4,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S0-C4,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.02,
94.968614707,S0-C4,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.02,
94.968614707,S0-C4,Retiring.Microcode_Sequencer,12.65,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.29,
94.968614707,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
94.968614707,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C5,Frontend_Bound,23.12,% Slots,,,0.00,5.12,
94.968614707,S0-C5,Bad_Speculation,11.69,% Slots,,,0.00,5.12,
94.968614707,S0-C5,Backend_Bound,46.58,% Slots,,,0.00,5.12,<==
94.968614707,S0-C5,Retiring,26.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C5,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.12,
94.968614707,S0-C5,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.02,
94.968614707,S0-C5,Backend_Bound.Core_Bound,24.41,% Slots,,,0.00,5.02,
94.968614707,S0-C5,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.19,% Clocks,,,0.00,5.06,
94.968614707,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C6,Frontend_Bound,37.72,% Slots,,,0.00,5.12,
94.968614707,S0-C6,Backend_Bound,35.02,% Slots,,,0.00,5.12,
94.968614707,S0-C6,Retiring,16.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C6,Frontend_Bound.Frontend_Latency,34.88,% Slots,,rs_events.empty_end,0.00,5.03,<==
94.968614707,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.51,% Slots,,,0.00,5.15,
94.968614707,S0-C6,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.03,
94.968614707,S0-C6,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.03,
94.968614707,S0-C6,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.29,
94.968614707,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.40,% Core_Clocks,,,0.00,5.3,
94.968614707,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
94.968614707,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.06,
94.968614707,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C7,Frontend_Bound,31.57,% Slots,,,0.00,5.13,
94.968614707,S0-C7,Backend_Bound,43.99,% Slots,,,0.00,5.13,
94.968614707,S0-C7,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S0-C7,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S0-C7,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.02,<==
94.968614707,S0-C7,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.02,
94.968614707,S0-C7,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.29,
94.968614707,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.04,% Clocks,,,0.00,5.06,
94.968614707,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C0,Backend_Bound,73.60,% Slots,,,0.00,5.13,
94.968614707,S1-C0,Backend_Bound.Memory_Bound,44.51,% Slots,,,0.00,5.02,
94.968614707,S1-C0,Backend_Bound.Core_Bound,29.10,% Slots,,,0.00,5.02,
94.968614707,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
94.968614707,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.24,% Clocks,,,0.00,5.05,
94.968614707,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C1,Frontend_Bound,27.97,% Slots,,,0.00,5.13,
94.968614707,S1-C1,Backend_Bound,48.44,% Slots,,,0.00,5.13,
94.968614707,S1-C1,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S1-C1,Frontend_Bound.Frontend_Latency,33.48,% Slots,,rs_events.empty_end,0.00,5.03,
94.968614707,S1-C1,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.03,<==
94.968614707,S1-C1,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.03,
94.968614707,S1-C1,Retiring.Microcode_Sequencer,11.30,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.29,
94.968614707,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C2,Frontend_Bound,35.63,% Slots,,,0.00,5.13,
94.968614707,S1-C2,Backend_Bound,38.72,% Slots,,,0.00,5.13,<==
94.968614707,S1-C2,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.968614707,S1-C2,Frontend_Bound.Frontend_Latency,25.69,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S1-C2,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.02,
94.968614707,S1-C2,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.02,
94.968614707,S1-C2,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.29,
94.968614707,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.28,
94.968614707,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.28,
94.968614707,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.27,% Clocks,,,0.00,5.05,
94.968614707,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.29,
94.968614707,S1-C3,Backend_Bound,40.93,% Slots,,,0.00,5.29,
94.968614707,S1-C3,Retiring,48.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
94.968614707,S1-C3,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.23,<==
94.968614707,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.29,
94.968614707,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C4,Backend_Bound,56.83,% Slots,,,0.00,5.29,
94.968614707,S1-C4,Retiring,57.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
94.968614707,S1-C4,Backend_Bound.Memory_Bound,35.26,% Slots,,,0.00,5.02,
94.968614707,S1-C4,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.02,
94.968614707,S1-C4,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.24,<==
94.968614707,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
94.968614707,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.05,
94.968614707,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C5,Frontend_Bound,31.57,% Slots,,,0.00,5.29,
94.968614707,S1-C5,Backend_Bound,40.45,% Slots,,,0.00,5.29,<==
94.968614707,S1-C5,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
94.968614707,S1-C5,Frontend_Bound.Frontend_Bandwidth,39.95,% Slots,,,0.00,5.29,
94.968614707,S1-C5,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.02,
94.968614707,S1-C5,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.02,
94.968614707,S1-C5,Retiring.Microcode_Sequencer,13.81,% Slots,,idq.ms_uops,0.00,5.25,
94.968614707,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.82,% Clocks,,idq.ms_switches,0.00,5.28,
94.968614707,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.80,% Core_Clocks,,,0.00,5.29,
94.968614707,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.42,% Core_Clocks,,,0.00,5.06,
94.968614707,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C6,Frontend_Bound,40.07,% Slots,,,0.00,5.29,
94.968614707,S1-C6,Backend_Bound,38.59,% Slots,,,0.00,5.29,
94.968614707,S1-C6,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
94.968614707,S1-C6,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S1-C6,Frontend_Bound.Frontend_Bandwidth,35.16,% Slots,,,0.00,5.29,
94.968614707,S1-C6,Backend_Bound.Memory_Bound,24.66,% Slots,,,0.00,5.02,
94.968614707,S1-C6,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.02,
94.968614707,S1-C6,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.24,
94.968614707,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.29,
94.968614707,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.05,% Core_Clocks,,,0.00,5.29,<==
94.968614707,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.82,% Clocks,,,0.00,5.04,
94.968614707,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C7,Frontend_Bound,31.66,% Slots,,,0.00,5.29,
94.968614707,S1-C7,Backend_Bound,45.47,% Slots,,,0.00,5.29,<==
94.968614707,S1-C7,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
94.968614707,S1-C7,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.02,
94.968614707,S1-C7,Frontend_Bound.Frontend_Bandwidth,26.69,% Slots,,,0.00,5.29,
94.968614707,S1-C7,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.02,
94.968614707,S1-C7,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.02,
94.968614707,S1-C7,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.25,
94.968614707,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.29,
94.968614707,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
94.968614707,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.29,
94.968614707,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.11,% Core_Clocks,,,0.00,5.29,
94.968614707,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
94.968614707,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
94.968614707,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
94.968614707,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
94.968614707,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
94.968614707,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
96.475356277,S0-C0,Frontend_Bound,42.09,% Slots,,,0.00,5.2,<==
96.475356277,S0-C0,Bad_Speculation,20.97,% Slots,,,0.00,5.13,
96.475356277,S0-C0,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
96.475356277,S0-C0,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.23,
96.475356277,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.30,% Slots,,,0.00,5.2,
96.475356277,S0-C0,Bad_Speculation.Branch_Mispredicts,20.77,% Slots,,br_misp_retired.all_branches,0.00,5.13,
96.475356277,S0-C0,Retiring.Microcode_Sequencer,1.47,% Slots,,idq.ms_uops,0.00,5.05,
96.475356277,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.31,
96.475356277,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.31,
96.475356277,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.88,% Core_Clocks,,,0.00,5.04,
96.475356277,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.95,% Core_Clocks,,,0.00,5.31,
96.475356277,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C1,Frontend_Bound,33.31,% Slots,,,0.00,5.2,
96.475356277,S0-C1,Bad_Speculation,10.44,% Slots,,,0.00,5.12,
96.475356277,S0-C1,Backend_Bound,20.71,% Slots,,,0.00,5.12,
96.475356277,S0-C1,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.22,<==
96.475356277,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.35,% Slots,,,0.00,5.2,
96.475356277,S0-C1,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S0-C1,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.12,
96.475356277,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.31,
96.475356277,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.21,% Core_Clocks,,,0.00,5.04,
96.475356277,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C2,Frontend_Bound,29.40,% Slots,,,0.00,5.2,
96.475356277,S0-C2,Bad_Speculation,14.37,% Slots,,,0.00,5.12,
96.475356277,S0-C2,Backend_Bound,29.29,% Slots,,,0.00,5.12,
96.475356277,S0-C2,Frontend_Bound.Frontend_Latency,33.24,% Slots,,rs_events.empty_end,0.00,5.22,
96.475356277,S0-C2,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S0-C2,Backend_Bound.Memory_Bound,15.98,% Slots,,,0.00,5.12,
96.475356277,S0-C2,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.12,
96.475356277,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
96.475356277,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
96.475356277,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
96.475356277,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C3,Frontend_Bound,40.16,% Slots,,,0.00,5.19,<==
96.475356277,S0-C3,Bad_Speculation,22.29,% Slots,,,0.00,5.11,
96.475356277,S0-C3,Frontend_Bound.Frontend_Latency,31.86,% Slots,,rs_events.empty_end,0.00,5.22,
96.475356277,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.59,% Slots,,,0.00,5.19,
96.475356277,S0-C3,Bad_Speculation.Branch_Mispredicts,22.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
96.475356277,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.31,
96.475356277,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.78,% Core_Clocks,,,0.00,5.31,
96.475356277,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C4,Frontend_Bound,35.51,% Slots,,,0.00,5.19,
96.475356277,S0-C4,Bad_Speculation,13.14,% Slots,,,0.00,5.12,
96.475356277,S0-C4,Backend_Bound,23.41,% Slots,,,0.00,5.12,
96.475356277,S0-C4,Frontend_Bound.Frontend_Latency,35.58,% Slots,,rs_events.empty_end,0.00,5.22,
96.475356277,S0-C4,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S0-C4,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.12,
96.475356277,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.70,% Clocks,,,0.00,5.31,
96.475356277,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
96.475356277,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
96.475356277,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C5,Frontend_Bound,27.28,% Slots,,,0.00,5.19,
96.475356277,S0-C5,Backend_Bound,46.47,% Slots,,,0.00,5.12,
96.475356277,S0-C5,Retiring,30.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.475356277,S0-C5,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.22,
96.475356277,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.95,% Slots,,,0.00,5.19,
96.475356277,S0-C5,Backend_Bound.Core_Bound,83.65,% Slots,,,0.00,5.12,<==
96.475356277,S0-C5,Retiring.Microcode_Sequencer,2.50,% Slots,,idq.ms_uops,0.00,5.31,
96.475356277,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.31,
96.475356277,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
96.475356277,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.35,% Clocks,,idq.ms_switches,0.00,5.31,
96.475356277,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.41,% Core_Clocks,,,0.00,5.04,
96.475356277,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C6,Frontend_Bound,30.44,% Slots,,,0.00,5.19,
96.475356277,S0-C6,Bad_Speculation,20.69,% Slots,,,0.00,5.12,
96.475356277,S0-C6,Backend_Bound,14.39,% Slots,,,0.00,5.12,
96.475356277,S0-C6,Frontend_Bound.Frontend_Latency,33.24,% Slots,,rs_events.empty_end,0.00,5.22,
96.475356277,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.90,% Slots,,,0.00,5.19,
96.475356277,S0-C6,Bad_Speculation.Branch_Mispredicts,20.45,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,0.00,5.31,
96.475356277,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
96.475356277,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.04,% Core_Clocks,,,0.00,5.04,
96.475356277,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.12,% Core_Clocks,,,0.00,5.31,
96.475356277,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C7,Backend_Bound,65.68,% Slots,,,0.00,5.11,
96.475356277,S0-C7,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.11,
96.475356277,S0-C7,Backend_Bound.Core_Bound,47.05,% Slots,,,0.00,5.11,<==
96.475356277,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
96.475356277,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
96.475356277,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
96.475356277,S1-C0,Frontend_Bound,40.42,% Slots,,,0.00,5.18,
96.475356277,S1-C0,Bad_Speculation,13.43,% Slots,,,0.00,5.11,
96.475356277,S1-C0,Backend_Bound,12.89,% Slots,,,0.00,5.11,
96.475356277,S1-C0,Frontend_Bound.Frontend_Latency,48.29,% Slots,,rs_events.empty_end,0.00,5.21,<==
96.475356277,S1-C0,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.31,
96.475356277,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C1,Frontend_Bound,35.32,% Slots,,,0.00,5.18,
96.475356277,S1-C1,Bad_Speculation,14.18,% Slots,,,0.00,5.11,
96.475356277,S1-C1,Backend_Bound,21.31,% Slots,,,0.00,5.11,
96.475356277,S1-C1,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.21,
96.475356277,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.18,
96.475356277,S1-C1,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C1,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.11,
96.475356277,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.31,
96.475356277,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
96.475356277,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.76,% Core_Clocks,,,0.00,5.04,
96.475356277,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.39,% Core_Clocks,,,0.00,5.31,
96.475356277,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
96.475356277,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C2,Frontend_Bound,31.60,% Slots,,,0.00,5.18,
96.475356277,S1-C2,Bad_Speculation,15.34,% Slots,,,0.00,5.1,
96.475356277,S1-C2,Backend_Bound,24.39,% Slots,,,0.00,5.1,
96.475356277,S1-C2,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.2,
96.475356277,S1-C2,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.04,
96.475356277,S1-C2,Backend_Bound.Core_Bound,40.05,% Slots,,,0.00,5.1,
96.475356277,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
96.475356277,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C3,Frontend_Bound,40.96,% Slots,,,0.00,5.31,
96.475356277,S1-C3,Bad_Speculation,15.80,% Slots,,,0.00,5.31,
96.475356277,S1-C3,Backend_Bound,17.70,% Slots,,,0.00,5.31,
96.475356277,S1-C3,Frontend_Bound.Frontend_Latency,53.24,% Slots,,rs_events.empty_end,0.00,5.31,
96.475356277,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.09,% Slots,,,0.00,5.31,
96.475356277,S1-C3,Bad_Speculation.Branch_Mispredicts,15.63,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C3,Backend_Bound.Core_Bound,31.15,% Slots,,,0.00,5.17,
96.475356277,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.31,
96.475356277,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
96.475356277,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.46,% Core_Clocks,,,0.00,5.04,
96.475356277,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.68,% Core_Clocks,,,0.00,5.31,
96.475356277,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.71,% Clocks,,,0.00,5.31,
96.475356277,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C4,Frontend_Bound,28.72,% Slots,,,0.00,5.31,
96.475356277,S1-C4,Bad_Speculation,15.79,% Slots,,,0.00,5.31,
96.475356277,S1-C4,Backend_Bound,18.57,% Slots,,,0.00,5.31,
96.475356277,S1-C4,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.26,
96.475356277,S1-C4,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C4,Backend_Bound.Core_Bound,48.68,% Slots,,,0.00,5.17,
96.475356277,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.3,
96.475356277,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
96.475356277,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.85,% Clocks,,,0.00,5.31,
96.475356277,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C5,Frontend_Bound,26.31,% Slots,,,0.00,5.31,
96.475356277,S1-C5,Bad_Speculation,14.72,% Slots,,,0.00,5.31,
96.475356277,S1-C5,Backend_Bound,28.93,% Slots,,,0.00,5.31,
96.475356277,S1-C5,Retiring,32.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
96.475356277,S1-C5,Frontend_Bound.Frontend_Latency,55.03,% Slots,,rs_events.empty_end,0.00,5.25,
96.475356277,S1-C5,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C5,Backend_Bound.Core_Bound,71.38,% Slots,,,0.00,5.18,
96.475356277,S1-C5,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.05,<==
96.475356277,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.31,
96.475356277,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,0.00,5.31,
96.475356277,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C6,Frontend_Bound,27.92,% Slots,,,0.00,5.3,
96.475356277,S1-C6,Bad_Speculation,25.17,% Slots,,,0.00,5.3,
96.475356277,S1-C6,Backend_Bound,19.94,% Slots,,,0.00,5.3,
96.475356277,S1-C6,Retiring,36.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
96.475356277,S1-C6,Frontend_Bound.Frontend_Latency,26.61,% Slots,,rs_events.empty_end,0.00,5.25,
96.475356277,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.81,% Slots,,,0.00,5.31,
96.475356277,S1-C6,Bad_Speculation.Branch_Mispredicts,24.27,% Slots,,br_misp_retired.all_branches,0.00,5.05,
96.475356277,S1-C6,Backend_Bound.Core_Bound,27.15,% Slots,,,0.00,5.18,
96.475356277,S1-C6,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.05,<==
96.475356277,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.88,% Clocks,,idq.ms_switches,0.00,5.31,
96.475356277,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.15,% Core_Clocks,,,0.00,5.04,
96.475356277,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C7,Frontend_Bound,32.01,% Slots,,,0.00,5.3,
96.475356277,S1-C7,Backend_Bound,38.54,% Slots,,,0.00,5.3,
96.475356277,S1-C7,Retiring,22.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
96.475356277,S1-C7,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.26,
96.475356277,S1-C7,Frontend_Bound.Frontend_Bandwidth,36.89,% Slots,,,0.00,5.31,
96.475356277,S1-C7,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.18,
96.475356277,S1-C7,Backend_Bound.Core_Bound,25.40,% Slots,,,0.00,5.18,<==
96.475356277,S1-C7,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.05,
96.475356277,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.31,
96.475356277,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
96.475356277,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.31,
96.475356277,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.36,% Core_Clocks,,,0.00,5.04,
96.475356277,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
96.475356277,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
96.475356277,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
96.475356277,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
96.475356277,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C0,Bad_Speculation,10.31,% Slots,,,0.00,5.3,
97.983338102,S0-C0,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S0-C0,Backend_Bound,41.40,% Slots,,,0.00,5.3,<==
97.983338102,S0-C0,Backend_Bound.Memory_Bound,22.80,% Slots,,,0.00,5.05,
97.983338102,S0-C0,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.05,
97.983338102,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
97.983338102,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.24,% Clocks,,,0.00,5.3,
97.983338102,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C1,Frontend_Bound,32.70,% Slots,,,0.00,5.3,<==
97.983338102,S0-C1,Backend_Bound,18.38,% Slots,,,0.00,5.3,
97.983338102,S0-C1,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.65,% Slots,,,0.00,5.3,
97.983338102,S0-C1,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.05,
97.983338102,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.3,
97.983338102,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.44,% Core_Clocks,,,0.00,5.3,
97.983338102,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.57,% Core_Clocks,,,0.00,5.3,
97.983338102,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
97.983338102,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C2,Frontend_Bound,21.57,% Slots,,,0.00,5.3,
97.983338102,S0-C2,Bad_Speculation,12.40,% Slots,,,0.00,5.3,
97.983338102,S0-C2,Backend_Bound,25.18,% Slots,,,0.00,5.3,
97.983338102,S0-C2,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
97.983338102,S0-C2,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S0-C2,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S0-C2,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.05,
97.983338102,S0-C2,Retiring.Microcode_Sequencer,9.19,% Slots,,idq.ms_uops,0.00,5.18,
97.983338102,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.31,
97.983338102,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.51,% Clocks,,idq.ms_switches,0.00,5.31,
97.983338102,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C3,Backend_Bound,48.14,% Slots,,,0.00,5.3,
97.983338102,S0-C3,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
97.983338102,S0-C3,Backend_Bound.Memory_Bound,39.70,% Slots,,,0.00,5.05,
97.983338102,S0-C3,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.19,
97.983338102,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.3,
97.983338102,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,51.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
97.983338102,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C4,Frontend_Bound,28.87,% Slots,,,0.00,5.3,
97.983338102,S0-C4,Backend_Bound,39.68,% Slots,,,0.00,5.3,
97.983338102,S0-C4,Frontend_Bound.Frontend_Bandwidth,33.84,% Slots,,,0.00,5.3,
97.983338102,S0-C4,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.05,
97.983338102,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.07,% Core_Clocks,,,0.00,5.29,
97.983338102,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,31.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C5,Frontend_Bound,25.44,% Slots,,,0.00,5.3,
97.983338102,S0-C5,Backend_Bound,34.45,% Slots,,,0.00,5.3,
97.983338102,S0-C5,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S0-C5,Frontend_Bound.Frontend_Bandwidth,26.44,% Slots,,,0.00,5.3,
97.983338102,S0-C5,Backend_Bound.Memory_Bound,22.50,% Slots,,,0.00,5.05,
97.983338102,S0-C5,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.05,
97.983338102,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.3,
97.983338102,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.45,% Core_Clocks,,,0.00,5.3,
97.983338102,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.60,% Core_Clocks,,,0.00,5.3,
97.983338102,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,25.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
97.983338102,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.85,% Clocks,,,0.00,5.3,
97.983338102,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C6,Backend_Bound,44.11,% Slots,,,0.00,5.3,
97.983338102,S0-C6,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.05,
97.983338102,S0-C6,Backend_Bound.Core_Bound,29.32,% Slots,,,0.00,5.05,<==
97.983338102,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
97.983338102,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C7,Frontend_Bound,21.46,% Slots,,,0.00,5.3,
97.983338102,S0-C7,Backend_Bound,44.63,% Slots,,,0.00,5.3,
97.983338102,S0-C7,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
97.983338102,S0-C7,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S0-C7,Frontend_Bound.Frontend_Bandwidth,37.39,% Slots,,,0.00,5.3,
97.983338102,S0-C7,Backend_Bound.Memory_Bound,73.27,% Slots,,,0.00,5.05,
97.983338102,S0-C7,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.19,
97.983338102,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.3,
97.983338102,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.3,
97.983338102,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.21,% Core_Clocks,,,0.00,5.3,
97.983338102,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,45.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C0,Frontend_Bound,45.24,% Slots,,,0.00,5.3,
97.983338102,S1-C0,Bad_Speculation,14.84,% Slots,,,0.00,5.3,
97.983338102,S1-C0,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.60,% Slots,,,0.00,5.3,
97.983338102,S1-C0,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.31,
97.983338102,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
97.983338102,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.34,% Core_Clocks,,,0.00,5.3,
97.983338102,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.35,% Core_Clocks,,,0.00,5.3,
97.983338102,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
97.983338102,S1-C1,Frontend_Bound,27.32,% Slots,,,0.00,5.3,<==
97.983338102,S1-C1,Bad_Speculation,18.82,% Slots,,,0.00,5.3,
97.983338102,S1-C1,Backend_Bound,17.76,% Slots,,,0.00,5.3,
97.983338102,S1-C1,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.14,% Slots,,,0.00,5.3,
97.983338102,S1-C1,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C1,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.05,
97.983338102,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.44,% Core_Clocks,,,0.00,5.3,
97.983338102,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.77,% Core_Clocks,,,0.00,5.3,
97.983338102,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C2,Frontend_Bound,28.55,% Slots,,,0.00,5.3,
97.983338102,S1-C2,Bad_Speculation,24.03,% Slots,,,0.00,5.3,
97.983338102,S1-C2,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C2,Frontend_Bound.Frontend_Bandwidth,64.45,% Slots,,,0.00,5.3,
97.983338102,S1-C2,Bad_Speculation.Branch_Mispredicts,23.69,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
97.983338102,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.61,% Core_Clocks,,,0.00,5.29,
97.983338102,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.33,% Core_Clocks,,,0.00,5.31,<==
97.983338102,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C3,Frontend_Bound,23.65,% Slots,,,0.00,5.3,
97.983338102,S1-C3,Bad_Speculation,22.72,% Slots,,,0.00,5.3,
97.983338102,S1-C3,Backend_Bound,17.98,% Slots,,,0.00,5.3,
97.983338102,S1-C3,Frontend_Bound.Frontend_Latency,54.58,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C3,Bad_Speculation.Branch_Mispredicts,22.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C3,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.04,
97.983338102,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
97.983338102,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
97.983338102,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C4,Bad_Speculation,16.29,% Slots,,,0.00,5.3,
97.983338102,S1-C4,Bad_Speculation.Branch_Mispredicts,16.10,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C4,Backend_Bound,29.48,% Slots,,,0.00,5.3,
97.983338102,S1-C4,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.04,
97.983338102,S1-C4,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.04,
97.983338102,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
97.983338102,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.00,% Clocks,,,0.00,5.3,
97.983338102,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C5,Frontend_Bound,27.42,% Slots,,,0.00,5.3,
97.983338102,S1-C5,Bad_Speculation,17.01,% Slots,,,0.00,5.3,
97.983338102,S1-C5,Backend_Bound,26.50,% Slots,,,0.00,5.3,
97.983338102,S1-C5,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C5,Bad_Speculation.Branch_Mispredicts,16.82,% Slots,,br_misp_retired.all_branches,0.00,5.29,
97.983338102,S1-C5,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.05,
97.983338102,S1-C5,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.05,
97.983338102,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.3,
97.983338102,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
97.983338102,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
97.983338102,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C6,Frontend_Bound,28.40,% Slots,,,0.00,5.3,
97.983338102,S1-C6,Bad_Speculation,21.87,% Slots,,,0.00,5.3,
97.983338102,S1-C6,Backend_Bound,11.39,% Slots,,,0.00,5.3,
97.983338102,S1-C6,Frontend_Bound.Frontend_Latency,29.35,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C6,Bad_Speculation.Branch_Mispredicts,21.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C6,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.04,
97.983338102,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
97.983338102,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.74,% Clocks,,,0.00,5.3,
97.983338102,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C7,Frontend_Bound,30.75,% Slots,,,0.00,5.3,
97.983338102,S1-C7,Bad_Speculation,15.41,% Slots,,,0.00,5.3,
97.983338102,S1-C7,Backend_Bound,22.67,% Slots,,,0.00,5.3,
97.983338102,S1-C7,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.3,
97.983338102,S1-C7,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
97.983338102,S1-C7,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.05,
97.983338102,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.31,
97.983338102,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
97.983338102,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
97.983338102,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
97.983338102,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
97.983338102,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
97.983338102,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
99.476046555,S0-C0,Frontend_Bound,26.11,% Slots,,,0.00,5.11,
99.476046555,S0-C0,Bad_Speculation,16.51,% Slots,,,0.00,5.11,
99.476046555,S0-C0,Backend_Bound,25.13,% Slots,,,0.00,5.11,
99.476046555,S0-C0,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S0-C0,Frontend_Bound.Frontend_Bandwidth,26.32,% Slots,,,0.00,5.11,<==
99.476046555,S0-C0,Bad_Speculation.Branch_Mispredicts,16.26,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C0,Backend_Bound.Memory_Bound,24.49,% Slots,,,0.00,5.11,
99.476046555,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.93,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.67,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
99.476046555,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C1,Bad_Speculation,13.13,% Slots,,,0.00,5.11,
99.476046555,S0-C1,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C1,Backend_Bound,42.00,% Slots,,,0.00,5.11,
99.476046555,S0-C1,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.11,
99.476046555,S0-C1,Backend_Bound.Core_Bound,26.34,% Slots,,,0.00,5.11,
99.476046555,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
99.476046555,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.50,% Clocks,,,0.00,5.36,<==
99.476046555,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C2,Frontend_Bound,33.58,% Slots,,,0.00,5.11,
99.476046555,S0-C2,Backend_Bound,16.96,% Slots,,,0.00,5.11,
99.476046555,S0-C2,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.11,<==
99.476046555,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.11,
99.476046555,S0-C2,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.11,
99.476046555,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.11,
99.476046555,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
99.476046555,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.25,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C3,Frontend_Bound,38.88,% Slots,,,0.00,5.11,<==
99.476046555,S0-C3,Bad_Speculation,12.22,% Slots,,,0.00,5.11,
99.476046555,S0-C3,Backend_Bound,21.33,% Slots,,,0.00,5.11,
99.476046555,S0-C3,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S0-C3,Frontend_Bound.Frontend_Bandwidth,30.46,% Slots,,,0.00,5.11,
99.476046555,S0-C3,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C3,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.11,
99.476046555,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.11,
99.476046555,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
99.476046555,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.13,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.89,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
99.476046555,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C4,Frontend_Bound,24.45,% Slots,,,0.00,5.11,
99.476046555,S0-C4,Backend_Bound,57.85,% Slots,,,0.00,5.11,
99.476046555,S0-C4,Retiring,37.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
99.476046555,S0-C4,Frontend_Bound.Frontend_Latency,38.75,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.39,% Slots,,,0.00,5.11,
99.476046555,S0-C4,Backend_Bound.Memory_Bound,83.18,% Slots,,,0.00,5.11,
99.476046555,S0-C4,Retiring.Microcode_Sequencer,3.27,% Slots,,idq.ms_uops,0.00,5.11,
99.476046555,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.19,% Clocks,,,0.00,5.1,
99.476046555,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.1,
99.476046555,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.26,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.85,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
99.476046555,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
99.476046555,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C5,Frontend_Bound,38.99,% Slots,,,0.00,5.11,
99.476046555,S0-C5,Bad_Speculation,19.14,% Slots,,,0.00,5.11,
99.476046555,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.09,% Slots,,,0.00,5.11,
99.476046555,S0-C5,Bad_Speculation.Branch_Mispredicts,18.80,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.78,% Core_Clocks,,,0.00,5.38,<==
99.476046555,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C6,Frontend_Bound,31.27,% Slots,,,0.00,5.11,
99.476046555,S0-C6,Bad_Speculation,10.55,% Slots,,,0.00,5.11,
99.476046555,S0-C6,Backend_Bound,26.30,% Slots,,,0.00,5.11,
99.476046555,S0-C6,Frontend_Bound.Frontend_Latency,25.93,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S0-C6,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C6,Backend_Bound.Memory_Bound,18.25,% Slots,,,0.00,5.11,
99.476046555,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.11,
99.476046555,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
99.476046555,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
99.476046555,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
99.476046555,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.90,% Slots,,,0.00,5.11,
99.476046555,S0-C7,Bad_Speculation.Branch_Mispredicts,17.41,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S0-C7,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.11,
99.476046555,S0-C7,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.11,
99.476046555,S0-C7,Bad_Speculation,17.61,% Slots,,,0.00,5.11,
99.476046555,S0-C7,Backend_Bound,43.91,% Slots,,,0.00,5.11,
99.476046555,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.55,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.56,% Core_Clocks,,,0.00,5.38,
99.476046555,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
99.476046555,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.50,% Clocks,,,0.00,5.19,
99.476046555,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
99.476046555,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.12,
99.476046555,S1-C0,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.12,
99.476046555,S1-C0,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.12,
99.476046555,S1-C0,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.12,
99.476046555,S1-C0,Bad_Speculation,16.65,% Slots,,,0.00,5.12,
99.476046555,S1-C0,Backend_Bound,30.61,% Slots,,,0.00,5.12,<==
99.476046555,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.57,% Core_Clocks,,,0.00,5.38,
99.476046555,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
99.476046555,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
99.476046555,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
99.476046555,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C1,Frontend_Bound,24.05,% Slots,,,0.00,5.11,
99.476046555,S1-C1,Backend_Bound,52.39,% Slots,,,0.00,5.11,
99.476046555,S1-C1,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.11,
99.476046555,S1-C1,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.11,
99.476046555,S1-C1,Backend_Bound.Core_Bound,39.18,% Slots,,,0.00,5.11,<==
99.476046555,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.1,
99.476046555,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.43,% Core_Clocks,,,0.00,5.38,
99.476046555,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
99.476046555,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C2,Frontend_Bound,33.70,% Slots,,,0.00,5.12,
99.476046555,S1-C2,Bad_Speculation,27.38,% Slots,,,0.00,5.12,
99.476046555,S1-C2,Retiring,8.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
99.476046555,S1-C2,Frontend_Bound.Frontend_Latency,35.57,% Slots,,rs_events.empty_end,0.00,5.12,
99.476046555,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.12,
99.476046555,S1-C2,Bad_Speculation.Branch_Mispredicts,27.10,% Slots,,br_misp_retired.all_branches,0.00,5.12,
99.476046555,S1-C2,Retiring.Microcode_Sequencer,1.96,% Slots,,idq.ms_uops,0.00,5.12,
99.476046555,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.03,% Clocks,,,0.00,5.1,
99.476046555,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
99.476046555,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.1,
99.476046555,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.67,% Core_Clocks,,,0.00,5.38,
99.476046555,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.76,% Core_Clocks,,,0.00,5.37,
99.476046555,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C3,Frontend_Bound,36.26,% Slots,,,0.00,5.11,
99.476046555,S1-C3,Bad_Speculation,12.32,% Slots,,,0.00,5.11,
99.476046555,S1-C3,Backend_Bound,26.09,% Slots,,,0.00,5.11,
99.476046555,S1-C3,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S1-C3,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S1-C3,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.11,
99.476046555,S1-C3,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.11,
99.476046555,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.11,
99.476046555,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
99.476046555,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.33,% Clocks,,,0.00,5.2,
99.476046555,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C4,Frontend_Bound,29.05,% Slots,,,0.00,5.11,
99.476046555,S1-C4,Bad_Speculation,13.67,% Slots,,,0.00,5.11,
99.476046555,S1-C4,Backend_Bound,24.56,% Slots,,,0.00,5.11,
99.476046555,S1-C4,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S1-C4,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S1-C4,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.11,
99.476046555,S1-C4,Backend_Bound.Core_Bound,10.38,% Slots,,,0.00,5.11,
99.476046555,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.11,
99.476046555,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
99.476046555,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C5,Frontend_Bound,38.36,% Slots,,,0.00,5.11,
99.476046555,S1-C5,Bad_Speculation,16.96,% Slots,,,0.00,5.11,
99.476046555,S1-C5,Backend_Bound,12.77,% Slots,,,0.00,5.11,
99.476046555,S1-C5,Frontend_Bound.Frontend_Latency,39.64,% Slots,,rs_events.empty_end,0.00,5.11,
99.476046555,S1-C5,Bad_Speculation.Branch_Mispredicts,16.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S1-C5,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.11,
99.476046555,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.11,
99.476046555,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
99.476046555,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
99.476046555,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
99.476046555,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C6,Frontend_Bound,38.23,% Slots,,,0.00,5.12,
99.476046555,S1-C6,Bad_Speculation,16.32,% Slots,,,0.00,5.12,
99.476046555,S1-C6,Backend_Bound,23.43,% Slots,,,0.00,5.12,
99.476046555,S1-C6,Retiring,38.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
99.476046555,S1-C6,Frontend_Bound.Frontend_Latency,38.54,% Slots,,rs_events.empty_end,0.00,5.12,
99.476046555,S1-C6,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.12,
99.476046555,S1-C6,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.12,
99.476046555,S1-C6,Retiring.Microcode_Sequencer,3.90,% Slots,,idq.ms_uops,0.00,5.15,<==
99.476046555,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.1,
99.476046555,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
99.476046555,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.1,
99.476046555,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.18,% Clocks,,,0.00,5.2,
99.476046555,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C7,Frontend_Bound,26.00,% Slots,,,0.00,5.12,
99.476046555,S1-C7,Bad_Speculation,22.25,% Slots,,,0.00,5.12,
99.476046555,S1-C7,Backend_Bound,23.15,% Slots,,,0.00,5.12,
99.476046555,S1-C7,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.12,
99.476046555,S1-C7,Bad_Speculation.Branch_Mispredicts,22.03,% Slots,,br_misp_retired.all_branches,0.00,5.12,
99.476046555,S1-C7,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.12,
99.476046555,S1-C7,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.12,
99.476046555,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
99.476046555,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
99.476046555,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
99.476046555,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
99.476046555,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
99.476046555,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
99.476046555,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
99.476046555,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
100.98418507,S0-C0,Bad_Speculation,12.24,% Slots,,,0.00,5.3,
100.98418507,S0-C0,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S0-C0,Backend_Bound,37.94,% Slots,,,0.00,5.3,
100.98418507,S0-C0,Backend_Bound.Memory_Bound,31.80,% Slots,,,0.00,5.23,<==
100.98418507,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
100.98418507,S0-C1,Frontend_Bound,20.63,% Slots,,,0.00,5.3,
100.98418507,S0-C1,Backend_Bound,44.55,% Slots,,,0.00,5.3,
100.98418507,S0-C1,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.3,
100.98418507,S0-C1,Backend_Bound.Core_Bound,25.58,% Slots,,,0.00,5.3,
100.98418507,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
100.98418507,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.87,% Clocks,,,0.00,5.03,<==
100.98418507,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
100.98418507,S0-C2,Frontend_Bound,30.54,% Slots,,,0.00,5.3,<==
100.98418507,S0-C2,Bad_Speculation,10.60,% Slots,,,0.00,5.3,
100.98418507,S0-C2,Backend_Bound,16.92,% Slots,,,0.00,5.3,
100.98418507,S0-C2,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.27,
100.98418507,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.19,
100.98418507,S0-C2,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.3,
100.98418507,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
100.98418507,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.39,% Core_Clocks,,,0.00,5.3,
100.98418507,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.74,% Core_Clocks,,,0.00,5.09,
100.98418507,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
100.98418507,S0-C3,Frontend_Bound,25.83,% Slots,,,0.00,5.3,
100.98418507,S0-C3,Bad_Speculation,10.28,% Slots,,,0.00,5.3,
100.98418507,S0-C3,Backend_Bound,47.83,% Slots,,,0.00,5.3,<==
100.98418507,S0-C3,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.28,
100.98418507,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.07,% Slots,,,0.00,5.19,
100.98418507,S0-C3,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S0-C3,Backend_Bound.Memory_Bound,25.22,% Slots,,,0.00,5.23,
100.98418507,S0-C3,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.23,
100.98418507,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.3,
100.98418507,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
100.98418507,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.65,% Core_Clocks,,,0.00,5.09,
100.98418507,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
100.98418507,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
100.98418507,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C4,Frontend_Bound,25.36,% Slots,,,0.00,5.3,
100.98418507,S0-C4,Bad_Speculation,12.64,% Slots,,,0.00,5.3,
100.98418507,S0-C4,Backend_Bound,35.31,% Slots,,,0.00,5.3,
100.98418507,S0-C4,Frontend_Bound.Frontend_Latency,23.19,% Slots,,rs_events.empty_end,0.00,5.28,
100.98418507,S0-C4,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S0-C4,Backend_Bound.Memory_Bound,25.45,% Slots,,,0.00,5.24,
100.98418507,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.31,
100.98418507,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
100.98418507,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
100.98418507,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C5,Bad_Speculation,20.01,% Slots,,,0.00,5.3,
100.98418507,S0-C5,Bad_Speculation.Branch_Mispredicts,19.89,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S0-C5,Backend_Bound,29.68,% Slots,,,0.00,5.3,<==
100.98418507,S0-C5,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.3,
100.98418507,S0-C5,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.3,
100.98418507,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C6,Frontend_Bound,27.33,% Slots,,,0.00,5.3,
100.98418507,S0-C6,Bad_Speculation,16.11,% Slots,,,0.00,5.3,
100.98418507,S0-C6,Backend_Bound,14.93,% Slots,,,0.00,5.3,
100.98418507,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.00,% Slots,,,0.00,5.19,<==
100.98418507,S0-C6,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S0-C6,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.24,
100.98418507,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
100.98418507,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
100.98418507,S0-C7,Frontend_Bound,27.63,% Slots,,,0.00,5.29,
100.98418507,S0-C7,Bad_Speculation,15.56,% Slots,,,0.00,5.29,
100.98418507,S0-C7,Backend_Bound,11.14,% Slots,,,0.00,5.29,
100.98418507,S0-C7,Frontend_Bound.Frontend_Bandwidth,34.06,% Slots,,,0.00,5.18,
100.98418507,S0-C7,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S0-C7,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.24,
100.98418507,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.56,% Core_Clocks,,,0.00,5.31,<==
100.98418507,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
100.98418507,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C0,Bad_Speculation,16.35,% Slots,,,0.00,5.3,
100.98418507,S1-C0,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S1-C0,Backend_Bound,40.06,% Slots,,,0.00,5.3,<==
100.98418507,S1-C0,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.3,
100.98418507,S1-C0,Backend_Bound.Core_Bound,22.32,% Slots,,,0.00,5.3,
100.98418507,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.10,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.61,
100.98418507,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.96,% Clocks,,,0.00,5.06,
100.98418507,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C1,Bad_Speculation,12.58,% Slots,,,0.00,5.29,
100.98418507,S1-C1,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S1-C1,Backend_Bound,39.25,% Slots,,,0.00,5.29,
100.98418507,S1-C1,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.29,
100.98418507,S1-C1,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.29,
100.98418507,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
100.98418507,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C2,Frontend_Bound,42.97,% Slots,,,0.00,5.3,
100.98418507,S1-C2,Bad_Speculation,18.21,% Slots,,,0.00,5.3,
100.98418507,S1-C2,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.28,
100.98418507,S1-C2,Frontend_Bound.Frontend_Bandwidth,35.41,% Slots,,,0.00,5.18,<==
100.98418507,S1-C2,Bad_Speculation.Branch_Mispredicts,17.99,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.3,
100.98418507,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
100.98418507,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.56,% Core_Clocks,,,0.00,5.31,
100.98418507,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.96,% Core_Clocks,,,0.00,5.1,
100.98418507,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C3,Frontend_Bound,41.20,% Slots,,,0.00,5.3,
100.98418507,S1-C3,Bad_Speculation,13.75,% Slots,,,0.00,5.3,
100.98418507,S1-C3,Backend_Bound,22.72,% Slots,,,0.00,5.3,
100.98418507,S1-C3,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.28,
100.98418507,S1-C3,Frontend_Bound.Frontend_Bandwidth,70.52,% Slots,,,0.00,5.17,<==
100.98418507,S1-C3,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.29,
100.98418507,S1-C3,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.25,
100.98418507,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
100.98418507,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.71,% Core_Clocks,,,0.00,5.3,
100.98418507,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.19,% Core_Clocks,,,0.00,5.1,
100.98418507,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
100.98418507,S1-C4,Bad_Speculation,12.82,% Slots,,,0.00,5.3,
100.98418507,S1-C4,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S1-C4,Backend_Bound,44.06,% Slots,,,0.00,5.3,
100.98418507,S1-C4,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.3,
100.98418507,S1-C4,Backend_Bound.Core_Bound,25.06,% Slots,,,0.00,5.3,
100.98418507,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
100.98418507,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.05,<==
100.98418507,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C5,Frontend_Bound,20.74,% Slots,,,0.00,5.3,
100.98418507,S1-C5,Bad_Speculation,16.74,% Slots,,,0.00,5.3,
100.98418507,S1-C5,Backend_Bound,28.41,% Slots,,,0.00,5.3,<==
100.98418507,S1-C5,Bad_Speculation.Branch_Mispredicts,16.63,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S1-C5,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.3,
100.98418507,S1-C5,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.3,
100.98418507,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C6,Frontend_Bound,34.18,% Slots,,,0.00,5.3,
100.98418507,S1-C6,Bad_Speculation,11.55,% Slots,,,0.00,5.3,
100.98418507,S1-C6,Backend_Bound,28.25,% Slots,,,0.00,5.3,
100.98418507,S1-C6,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.29,
100.98418507,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.26,% Slots,,,0.00,5.17,
100.98418507,S1-C6,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S1-C6,Backend_Bound.Memory_Bound,24.62,% Slots,,,0.00,5.25,
100.98418507,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.3,
100.98418507,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
100.98418507,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.84,% Core_Clocks,,,0.00,5.3,
100.98418507,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
100.98418507,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C7,Frontend_Bound,38.50,% Slots,,,0.00,5.3,
100.98418507,S1-C7,Bad_Speculation,11.31,% Slots,,,0.00,5.3,
100.98418507,S1-C7,Backend_Bound,31.13,% Slots,,,0.00,5.3,
100.98418507,S1-C7,Frontend_Bound.Frontend_Latency,43.48,% Slots,,rs_events.empty_end,0.00,5.29,
100.98418507,S1-C7,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.3,
100.98418507,S1-C7,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.25,
100.98418507,S1-C7,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.25,
100.98418507,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
100.98418507,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
100.98418507,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
100.98418507,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
100.98418507,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
100.98418507,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
102.492696166,S0-C0,Frontend_Bound,41.53,% Slots,,,0.00,5.28,
102.492696166,S0-C0,Bad_Speculation,10.78,% Slots,,,0.00,5.28,
102.492696166,S0-C0,Backend_Bound,26.58,% Slots,,,0.00,5.28,
102.492696166,S0-C0,Frontend_Bound.Frontend_Bandwidth,54.06,% Slots,,,0.00,5.28,
102.492696166,S0-C0,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S0-C0,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.02,
102.492696166,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.59,% Core_Clocks,,,0.00,5.28,<==
102.492696166,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C1,Frontend_Bound,33.86,% Slots,,,0.00,5.28,
102.492696166,S0-C1,Backend_Bound,45.67,% Slots,,,0.00,5.28,
102.492696166,S0-C1,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
102.492696166,S0-C1,Frontend_Bound.Frontend_Bandwidth,33.32,% Slots,,,0.00,5.28,
102.492696166,S0-C1,Backend_Bound.Memory_Bound,29.54,% Slots,,,0.00,5.02,
102.492696166,S0-C1,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.02,
102.492696166,S0-C1,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.28,
102.492696166,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.94,% Clocks,,idq.ms_switches,0.00,5.28,
102.492696166,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.90,% Core_Clocks,,,0.00,5.28,
102.492696166,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
102.492696166,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C2,Frontend_Bound,36.25,% Slots,,,0.00,5.28,<==
102.492696166,S0-C2,Backend_Bound,14.80,% Slots,,,0.00,5.28,
102.492696166,S0-C2,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.03,
102.492696166,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.77,% Slots,,,0.00,5.28,
102.492696166,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.28,
102.492696166,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
102.492696166,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.69,% Core_Clocks,,,0.00,5.29,
102.492696166,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C3,Backend_Bound,75.99,% Slots,,,0.00,5.27,
102.492696166,S0-C3,Backend_Bound.Memory_Bound,51.00,% Slots,,,0.00,5.02,
102.492696166,S0-C3,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.02,
102.492696166,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
102.492696166,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.53,% Clocks,,,0.00,5.13,
102.492696166,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C4,Frontend_Bound,40.39,% Slots,,,0.00,5.28,
102.492696166,S0-C4,Bad_Speculation,11.90,% Slots,,,0.00,5.28,
102.492696166,S0-C4,Backend_Bound,22.40,% Slots,,,0.00,5.28,
102.492696166,S0-C4,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
102.492696166,S0-C4,Frontend_Bound.Frontend_Latency,33.19,% Slots,,rs_events.empty_end,0.00,5.03,
102.492696166,S0-C4,Frontend_Bound.Frontend_Bandwidth,70.18,% Slots,,,0.00,5.28,
102.492696166,S0-C4,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S0-C4,Backend_Bound.Core_Bound,44.15,% Slots,,,0.00,5.03,
102.492696166,S0-C4,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.28,
102.492696166,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.28,
102.492696166,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
102.492696166,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.28,
102.492696166,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.99,% Core_Clocks,,,0.00,5.28,<==
102.492696166,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C5,Frontend_Bound,24.66,% Slots,,,0.00,5.28,
102.492696166,S0-C5,Backend_Bound,50.09,% Slots,,,0.00,5.28,
102.492696166,S0-C5,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.02,
102.492696166,S0-C5,Backend_Bound.Core_Bound,33.64,% Slots,,,0.00,5.02,<==
102.492696166,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
102.492696166,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C6,Frontend_Bound,44.64,% Slots,,,0.00,5.28,
102.492696166,S0-C6,Bad_Speculation,15.79,% Slots,,,0.00,5.28,
102.492696166,S0-C6,Frontend_Bound.Frontend_Bandwidth,78.63,% Slots,,,0.00,5.28,
102.492696166,S0-C6,Bad_Speculation.Branch_Mispredicts,15.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.28,<==
102.492696166,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C7,Frontend_Bound,28.38,% Slots,,,0.00,5.28,
102.492696166,S0-C7,Bad_Speculation,17.24,% Slots,,,0.00,5.28,
102.492696166,S0-C7,Backend_Bound,30.09,% Slots,,,0.00,5.28,<==
102.492696166,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.27,
102.492696166,S0-C7,Bad_Speculation.Branch_Mispredicts,17.05,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S0-C7,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.02,
102.492696166,S0-C7,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.02,
102.492696166,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.00,% Core_Clocks,,,0.00,5.28,
102.492696166,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.86,% Core_Clocks,,,0.00,5.12,
102.492696166,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.76,% Clocks,,,0.00,5.13,
102.492696166,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C0,Bad_Speculation,19.55,% Slots,,,0.00,5.28,
102.492696166,S1-C0,Bad_Speculation.Branch_Mispredicts,19.27,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C0,Backend_Bound,26.82,% Slots,,,0.00,5.28,
102.492696166,S1-C0,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.02,
102.492696166,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.87,% Clocks,,,0.00,5.06,<==
102.492696166,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C1,Frontend_Bound,41.78,% Slots,,,0.00,5.28,
102.492696166,S1-C1,Bad_Speculation,14.14,% Slots,,,0.00,5.28,
102.492696166,S1-C1,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
102.492696166,S1-C1,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,0.00,5.03,<==
102.492696166,S1-C1,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C1,Retiring.Microcode_Sequencer,3.47,% Slots,,idq.ms_uops,0.00,5.28,
102.492696166,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.29,
102.492696166,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
102.492696166,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.29,
102.492696166,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C2,Frontend_Bound,39.23,% Slots,,,0.00,5.27,<==
102.492696166,S1-C2,Bad_Speculation,12.20,% Slots,,,0.00,5.27,
102.492696166,S1-C2,Backend_Bound,28.96,% Slots,,,0.00,5.27,
102.492696166,S1-C2,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.02,
102.492696166,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.52,% Slots,,,0.00,5.27,
102.492696166,S1-C2,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.27,
102.492696166,S1-C2,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.02,
102.492696166,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.29,
102.492696166,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
102.492696166,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
102.492696166,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C3,Frontend_Bound,30.17,% Slots,,,0.00,5.28,
102.492696166,S1-C3,Bad_Speculation,18.05,% Slots,,,0.00,5.28,
102.492696166,S1-C3,Backend_Bound,25.69,% Slots,,,0.00,5.28,
102.492696166,S1-C3,Retiring,15.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
102.492696166,S1-C3,Frontend_Bound.Frontend_Bandwidth,85.93,% Slots,,,0.00,5.28,<==
102.492696166,S1-C3,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C3,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.02,
102.492696166,S1-C3,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.02,
102.492696166,S1-C3,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.28,
102.492696166,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.18,% Clocks,,idq.ms_switches,0.00,5.29,
102.492696166,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
102.492696166,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C4,Frontend_Bound,38.70,% Slots,,,0.00,5.28,
102.492696166,S1-C4,Bad_Speculation,13.70,% Slots,,,0.00,5.28,
102.492696166,S1-C4,Backend_Bound,26.16,% Slots,,,0.00,5.28,
102.492696166,S1-C4,Frontend_Bound.Frontend_Latency,23.43,% Slots,,rs_events.empty_end,0.00,5.04,
102.492696166,S1-C4,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C4,Backend_Bound.Memory_Bound,35.47,% Slots,,,0.00,5.02,
102.492696166,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.28,
102.492696166,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
102.492696166,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
102.492696166,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C5,Frontend_Bound,29.43,% Slots,,,0.00,5.28,
102.492696166,S1-C5,Bad_Speculation,13.09,% Slots,,,0.00,5.28,
102.492696166,S1-C5,Backend_Bound,26.25,% Slots,,,0.00,5.28,
102.492696166,S1-C5,Frontend_Bound.Frontend_Bandwidth,42.75,% Slots,,,0.00,5.27,
102.492696166,S1-C5,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C5,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.02,
102.492696166,S1-C5,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.02,
102.492696166,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.68,% Core_Clocks,,,0.00,5.28,<==
102.492696166,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
102.492696166,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C6,Frontend_Bound,29.31,% Slots,,,0.00,5.27,
102.492696166,S1-C6,Backend_Bound,46.86,% Slots,,,0.00,5.27,
102.492696166,S1-C6,Retiring,12.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
102.492696166,S1-C6,Frontend_Bound.Frontend_Latency,29.90,% Slots,,rs_events.empty_end,0.00,5.04,
102.492696166,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.13,% Slots,,,0.00,5.27,
102.492696166,S1-C6,Backend_Bound.Core_Bound,101.72,% Slots,,,0.00,5.02,
102.492696166,S1-C6,Retiring.Microcode_Sequencer,4.43,% Slots,,idq.ms_uops,0.00,5.28,
102.492696166,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.29,
102.492696166,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
102.492696166,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.29,
102.492696166,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.60,% Core_Clocks,,,0.00,5.28,
102.492696166,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.94,% Clocks,,,0.00,5.1,<==
102.492696166,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C7,Bad_Speculation,18.24,% Slots,,,0.00,5.28,
102.492696166,S1-C7,Bad_Speculation.Branch_Mispredicts,17.74,% Slots,,br_misp_retired.all_branches,0.00,5.28,
102.492696166,S1-C7,Backend_Bound,23.58,% Slots,,,0.00,5.28,
102.492696166,S1-C7,Backend_Bound.Core_Bound,28.48,% Slots,,,0.00,5.02,
102.492696166,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.81,% Clocks,,,0.00,5.11,<==
102.492696166,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
102.492696166,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
102.492696166,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
102.492696166,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
102.492696166,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
102.492696166,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
103.978956627,S0-C0,Frontend_Bound,41.53,% Slots,,,0.00,5.12,
103.978956627,S0-C0,Bad_Speculation,17.58,% Slots,,,0.00,5.12,
103.978956627,S0-C0,Frontend_Bound.Frontend_Latency,26.95,% Slots,,rs_events.empty_end,0.00,5.12,
103.978956627,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.12,
103.978956627,S0-C0,Bad_Speculation.Branch_Mispredicts,17.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.39,
103.978956627,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
103.978956627,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.01,% Core_Clocks,,,0.00,5.12,
103.978956627,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.95,% Core_Clocks,,,0.00,5.39,
103.978956627,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C1,Frontend_Bound,32.69,% Slots,,,0.00,5.11,
103.978956627,S0-C1,Bad_Speculation,11.15,% Slots,,,0.00,5.11,
103.978956627,S0-C1,Backend_Bound,17.47,% Slots,,,0.00,5.11,
103.978956627,S0-C1,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.11,<==
103.978956627,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.11,
103.978956627,S0-C1,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.39,
103.978956627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
103.978956627,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.08,% Core_Clocks,,,0.00,5.12,
103.978956627,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C2,Bad_Speculation,13.34,% Slots,,,0.00,5.11,
103.978956627,S0-C2,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S0-C2,Backend_Bound,54.07,% Slots,,,0.00,5.11,
103.978956627,S0-C2,Backend_Bound.Memory_Bound,71.60,% Slots,,,0.00,5.11,<==
103.978956627,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C3,Frontend_Bound,32.35,% Slots,,,0.00,5.12,
103.978956627,S0-C3,Bad_Speculation,14.66,% Slots,,,0.00,5.12,
103.978956627,S0-C3,Backend_Bound,29.62,% Slots,,,0.00,5.12,
103.978956627,S0-C3,Frontend_Bound.Frontend_Latency,26.33,% Slots,,rs_events.empty_end,0.00,5.12,
103.978956627,S0-C3,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S0-C3,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.11,
103.978956627,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.39,
103.978956627,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
103.978956627,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
103.978956627,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C4,Frontend_Bound,32.31,% Slots,,,0.00,5.12,
103.978956627,S0-C4,Bad_Speculation,25.17,% Slots,,,0.00,5.12,
103.978956627,S0-C4,Frontend_Bound.Frontend_Bandwidth,64.17,% Slots,,,0.00,5.12,
103.978956627,S0-C4,Bad_Speculation.Branch_Mispredicts,24.91,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.38,% Core_Clocks,,,0.00,5.11,<==
103.978956627,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.70,% Core_Clocks,,,0.00,5.39,
103.978956627,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C5,Frontend_Bound,31.10,% Slots,,,0.00,5.12,<==
103.978956627,S0-C5,Bad_Speculation,14.85,% Slots,,,0.00,5.12,
103.978956627,S0-C5,Backend_Bound,17.05,% Slots,,,0.00,5.12,
103.978956627,S0-C5,Retiring,3.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
103.978956627,S0-C5,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.12,
103.978956627,S0-C5,Frontend_Bound.Frontend_Bandwidth,26.47,% Slots,,,0.00,5.12,
103.978956627,S0-C5,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S0-C5,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.11,
103.978956627,S0-C5,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.12,
103.978956627,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.38,
103.978956627,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
103.978956627,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.38,
103.978956627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.46,% Core_Clocks,,,0.00,5.12,
103.978956627,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.25,% Core_Clocks,,,0.00,5.39,
103.978956627,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C6,Frontend_Bound,27.79,% Slots,,,0.00,5.12,<==
103.978956627,S0-C6,Bad_Speculation,17.17,% Slots,,,0.00,5.12,
103.978956627,S0-C6,Backend_Bound,21.10,% Slots,,,0.00,5.12,
103.978956627,S0-C6,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.12,
103.978956627,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.23,% Slots,,,0.00,5.12,
103.978956627,S0-C6,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S0-C6,Backend_Bound.Memory_Bound,31.15,% Slots,,,0.00,5.11,
103.978956627,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.39,
103.978956627,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
103.978956627,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.96,% Core_Clocks,,,0.00,5.11,
103.978956627,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.17,% Core_Clocks,,,0.00,5.39,
103.978956627,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
103.978956627,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C7,Frontend_Bound,35.78,% Slots,,,0.00,5.11,
103.978956627,S0-C7,Bad_Speculation,11.40,% Slots,,,0.00,5.11,
103.978956627,S0-C7,Backend_Bound,33.04,% Slots,,,0.00,5.11,
103.978956627,S0-C7,Frontend_Bound.Frontend_Latency,34.61,% Slots,,rs_events.empty_end,0.00,5.11,<==
103.978956627,S0-C7,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S0-C7,Backend_Bound.Memory_Bound,21.19,% Slots,,,0.00,5.11,
103.978956627,S0-C7,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.11,
103.978956627,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.39,
103.978956627,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
103.978956627,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
103.978956627,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C0,Frontend_Bound,39.66,% Slots,,,0.00,5.11,<==
103.978956627,S1-C0,Bad_Speculation,18.74,% Slots,,,0.00,5.11,
103.978956627,S1-C0,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.11,
103.978956627,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.72,% Slots,,,0.00,5.11,
103.978956627,S1-C0,Bad_Speculation.Branch_Mispredicts,18.54,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
103.978956627,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.03,% Core_Clocks,,,0.00,5.11,
103.978956627,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C1,Frontend_Bound,39.31,% Slots,,,0.00,5.11,
103.978956627,S1-C1,Bad_Speculation,19.94,% Slots,,,0.00,5.11,
103.978956627,S1-C1,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.11,
103.978956627,S1-C1,Bad_Speculation.Branch_Mispredicts,19.68,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.39,
103.978956627,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
103.978956627,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C2,Frontend_Bound,31.57,% Slots,,,0.00,5.11,
103.978956627,S1-C2,Bad_Speculation,16.75,% Slots,,,0.00,5.11,
103.978956627,S1-C2,Backend_Bound,16.64,% Slots,,,0.00,5.11,
103.978956627,S1-C2,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.11,
103.978956627,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.11,
103.978956627,S1-C2,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C2,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.11,
103.978956627,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
103.978956627,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.44,% Core_Clocks,,,0.00,5.12,
103.978956627,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.29,% Core_Clocks,,,0.00,5.38,
103.978956627,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C3,Frontend_Bound,32.51,% Slots,,,0.00,5.38,
103.978956627,S1-C3,Bad_Speculation,17.75,% Slots,,,0.00,5.38,
103.978956627,S1-C3,Backend_Bound,16.35,% Slots,,,0.00,5.38,
103.978956627,S1-C3,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.38,
103.978956627,S1-C3,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C3,Backend_Bound.Memory_Bound,23.25,% Slots,,,0.00,5.11,
103.978956627,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
103.978956627,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
103.978956627,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
103.978956627,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C4,Frontend_Bound,40.47,% Slots,,,0.00,5.37,
103.978956627,S1-C4,Bad_Speculation,16.43,% Slots,,,0.00,5.37,
103.978956627,S1-C4,Backend_Bound,14.99,% Slots,,,0.00,5.37,
103.978956627,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.21,% Slots,,,0.00,5.37,
103.978956627,S1-C4,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.79,% Core_Clocks,,,0.00,5.12,<==
103.978956627,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.89,% Core_Clocks,,,0.00,5.38,
103.978956627,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C5,Frontend_Bound,28.07,% Slots,,,0.00,5.38,
103.978956627,S1-C5,Bad_Speculation,19.28,% Slots,,,0.00,5.38,
103.978956627,S1-C5,Backend_Bound,24.63,% Slots,,,0.00,5.38,
103.978956627,S1-C5,Frontend_Bound.Frontend_Latency,31.38,% Slots,,rs_events.empty_end,0.00,5.28,
103.978956627,S1-C5,Bad_Speculation.Branch_Mispredicts,18.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,
103.978956627,S1-C5,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.11,
103.978956627,S1-C5,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.11,
103.978956627,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.38,
103.978956627,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
103.978956627,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
103.978956627,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.78,% Clocks,,,0.00,5.38,
103.978956627,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C6,Frontend_Bound,38.99,% Slots,,,0.00,5.38,
103.978956627,S1-C6,Bad_Speculation,12.29,% Slots,,,0.00,5.38,
103.978956627,S1-C6,Backend_Bound,19.62,% Slots,,,0.00,5.38,
103.978956627,S1-C6,Frontend_Bound.Frontend_Latency,33.33,% Slots,,rs_events.empty_end,0.00,5.28,
103.978956627,S1-C6,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C6,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.11,
103.978956627,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.38,
103.978956627,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
103.978956627,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
103.978956627,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
103.978956627,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C7,Frontend_Bound,34.19,% Slots,,,0.00,5.38,
103.978956627,S1-C7,Bad_Speculation,21.03,% Slots,,,0.00,5.38,
103.978956627,S1-C7,Backend_Bound,16.30,% Slots,,,0.00,5.38,
103.978956627,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.38,
103.978956627,S1-C7,Bad_Speculation.Branch_Mispredicts,20.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,
103.978956627,S1-C7,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.11,
103.978956627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.46,% Core_Clocks,,,0.00,5.12,<==
103.978956627,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
103.978956627,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
105.493754452,S0-C0,Frontend_Bound,35.22,% Slots,,,0.00,5.24,
105.493754452,S0-C0,Bad_Speculation,22.58,% Slots,,,0.00,5.24,
105.493754452,S0-C0,Retiring,15.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S0-C0,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.24,<==
105.493754452,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.28,
105.493754452,S0-C0,Bad_Speculation.Branch_Mispredicts,21.42,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.493754452,S0-C0,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
105.493754452,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.14,% Clocks,,idq.ms_switches,0.00,5.14,
105.493754452,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.03,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.56,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
105.493754452,S0-C1,Bad_Speculation,11.20,% Slots,,,0.00,5.25,
105.493754452,S0-C1,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S0-C1,Backend_Bound,49.96,% Slots,,,0.00,5.25,
105.493754452,S0-C1,Backend_Bound.Memory_Bound,19.46,% Slots,,,0.00,5.25,
105.493754452,S0-C1,Backend_Bound.Core_Bound,30.50,% Slots,,,0.00,5.25,<==
105.493754452,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
105.493754452,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
105.493754452,S0-C2,Bad_Speculation,11.01,% Slots,,,0.00,5.25,
105.493754452,S0-C2,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S0-C2,Backend_Bound,28.31,% Slots,,,0.00,5.25,
105.493754452,S0-C2,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.25,
105.493754452,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
105.493754452,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
105.493754452,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
105.493754452,S0-C3,Frontend_Bound,34.61,% Slots,,,0.00,5.25,
105.493754452,S0-C3,Bad_Speculation,11.52,% Slots,,,0.00,5.25,
105.493754452,S0-C3,Backend_Bound,13.29,% Slots,,,0.00,5.25,
105.493754452,S0-C3,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.25,<==
105.493754452,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.92,% Slots,,,0.00,5.29,
105.493754452,S0-C3,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.21,
105.493754452,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
105.493754452,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.46,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
105.493754452,S0-C4,Frontend_Bound,34.55,% Slots,,,0.00,5.25,
105.493754452,S0-C4,Bad_Speculation,16.73,% Slots,,,0.00,5.25,
105.493754452,S0-C4,Backend_Bound,16.65,% Slots,,,0.00,5.25,
105.493754452,S0-C4,Retiring,29.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S0-C4,Frontend_Bound.Frontend_Latency,24.28,% Slots,,rs_events.empty_end,0.00,5.25,<==
105.493754452,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.29,
105.493754452,S0-C4,Bad_Speculation.Branch_Mispredicts,16.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S0-C4,Backend_Bound.Core_Bound,40.30,% Slots,,,0.00,5.25,
105.493754452,S0-C4,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
105.493754452,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.15,
105.493754452,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.35,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.25,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
105.493754452,S0-C5,Frontend_Bound,35.07,% Slots,,,0.00,5.24,
105.493754452,S0-C5,Bad_Speculation,20.11,% Slots,,,0.00,5.24,
105.493754452,S0-C5,Backend_Bound,10.06,% Slots,,,0.00,5.24,
105.493754452,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.91,% Slots,,,0.00,5.28,
105.493754452,S0-C5,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.493754452,S0-C5,Backend_Bound.Memory_Bound,94.56,% Slots,,,0.00,5.24,
105.493754452,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.24,% Core_Clocks,,,0.00,5.28,<==
105.493754452,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.29,
105.493754452,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
105.493754452,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
105.493754452,S0-C6,Frontend_Bound,20.22,% Slots,,,0.00,5.25,
105.493754452,S0-C6,Backend_Bound,51.85,% Slots,,,0.00,5.25,
105.493754452,S0-C6,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S0-C6,Frontend_Bound.Frontend_Latency,24.85,% Slots,,rs_events.empty_end,0.00,5.25,
105.493754452,S0-C6,Backend_Bound.Memory_Bound,40.45,% Slots,,,0.00,5.25,
105.493754452,S0-C6,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.25,
105.493754452,S0-C6,Retiring.Microcode_Sequencer,4.30,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
105.493754452,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.15,
105.493754452,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,23.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
105.493754452,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
105.493754452,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.01,% Clocks,,,0.00,5.28,
105.493754452,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
105.493754452,S0-C7,Bad_Speculation,16.43,% Slots,,,0.00,5.25,
105.493754452,S0-C7,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S0-C7,Backend_Bound,29.02,% Slots,,,0.00,5.25,<==
105.493754452,S0-C7,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.25,
105.493754452,S0-C7,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.25,
105.493754452,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
105.493754452,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
105.493754452,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.44,% Clocks,,,0.00,5.28,
105.493754452,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
105.493754452,S1-C0,Frontend_Bound,38.27,% Slots,,,0.00,5.25,
105.493754452,S1-C0,Bad_Speculation,16.31,% Slots,,,0.00,5.25,
105.493754452,S1-C0,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.25,
105.493754452,S1-C0,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.493754452,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
105.493754452,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
105.493754452,S1-C1,Frontend_Bound,27.64,% Slots,,,0.00,5.27,
105.493754452,S1-C1,Bad_Speculation,19.44,% Slots,,,0.00,5.27,
105.493754452,S1-C1,Backend_Bound,16.67,% Slots,,,0.00,5.27,
105.493754452,S1-C1,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S1-C1,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.27,<==
105.493754452,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.81,% Slots,,,0.00,5.29,
105.493754452,S1-C1,Bad_Speculation.Branch_Mispredicts,18.91,% Slots,,br_misp_retired.all_branches,0.00,5.27,
105.493754452,S1-C1,Backend_Bound.Core_Bound,22.37,% Slots,,,0.00,5.27,
105.493754452,S1-C1,Retiring.Microcode_Sequencer,3.25,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.21,
105.493754452,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
105.493754452,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.15,
105.493754452,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.57,% Core_Clocks,,,0.00,5.29,
105.493754452,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.19,% Core_Clocks,,,0.00,5.29,
105.493754452,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.28,
105.493754452,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
105.493754452,S1-C2,Frontend_Bound,24.98,% Slots,,,0.00,5.26,
105.493754452,S1-C2,Bad_Speculation,16.92,% Slots,,,0.00,5.26,
105.493754452,S1-C2,Backend_Bound,18.18,% Slots,,,0.00,5.26,
105.493754452,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.20,% Slots,,,0.00,5.29,
105.493754452,S1-C2,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.26,
105.493754452,S1-C2,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.26,
105.493754452,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.82,% Core_Clocks,,,0.00,5.29,
105.493754452,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.56,% Core_Clocks,,,0.00,5.29,<==
105.493754452,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
105.493754452,S1-C3,Frontend_Bound,22.14,% Slots,,,0.00,5.23,
105.493754452,S1-C3,Bad_Speculation,13.06,% Slots,,,0.00,5.23,
105.493754452,S1-C3,Backend_Bound,39.23,% Slots,,,0.00,5.23,
105.493754452,S1-C3,Retiring,33.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S1-C3,Frontend_Bound.Frontend_Latency,37.72,% Slots,,rs_events.empty_end,0.00,5.23,
105.493754452,S1-C3,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.23,
105.493754452,S1-C3,Backend_Bound.Core_Bound,47.98,% Slots,,,0.00,5.23,
105.493754452,S1-C3,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
105.493754452,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.16,
105.493754452,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.95,% Clocks,,,0.00,5.28,<==
105.493754452,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
105.493754452,S1-C4,Frontend_Bound,26.46,% Slots,,,0.00,5.23,
105.493754452,S1-C4,Bad_Speculation,16.54,% Slots,,,0.00,5.23,
105.493754452,S1-C4,Backend_Bound,28.90,% Slots,,,0.00,5.23,
105.493754452,S1-C4,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S1-C4,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.23,
105.493754452,S1-C4,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.23,
105.493754452,S1-C4,Backend_Bound.Core_Bound,43.72,% Slots,,,0.00,5.23,
105.493754452,S1-C4,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.29,<==
105.493754452,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
105.493754452,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.16,
105.493754452,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.16,% Clocks,,,0.00,5.28,
105.493754452,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
105.493754452,S1-C5,Frontend_Bound,27.93,% Slots,,,0.00,5.24,
105.493754452,S1-C5,Bad_Speculation,11.22,% Slots,,,0.00,5.24,
105.493754452,S1-C5,Backend_Bound,31.20,% Slots,,,0.00,5.24,
105.493754452,S1-C5,Retiring,31.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S1-C5,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.24,
105.493754452,S1-C5,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.493754452,S1-C5,Backend_Bound.Memory_Bound,28.11,% Slots,,,0.00,5.24,<==
105.493754452,S1-C5,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.22,
105.493754452,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
105.493754452,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.16,
105.493754452,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
105.493754452,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
105.493754452,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
105.493754452,S1-C6,Frontend_Bound,30.70,% Slots,,,0.00,5.23,<==
105.493754452,S1-C6,Bad_Speculation,11.40,% Slots,,,0.00,5.23,
105.493754452,S1-C6,Backend_Bound,30.17,% Slots,,,0.00,5.23,
105.493754452,S1-C6,Retiring,23.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
105.493754452,S1-C6,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.23,
105.493754452,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.27,
105.493754452,S1-C6,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,
105.493754452,S1-C6,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.29,
105.493754452,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.23,
105.493754452,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
105.493754452,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.17,
105.493754452,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.68,% Core_Clocks,,,0.00,5.29,
105.493754452,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.87,% Core_Clocks,,,0.00,5.29,
105.493754452,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
105.493754452,S1-C7,Frontend_Bound,20.17,% Slots,,,0.00,5.24,
105.493754452,S1-C7,Bad_Speculation,13.79,% Slots,,,0.00,5.24,
105.493754452,S1-C7,Backend_Bound,42.14,% Slots,,,0.00,5.24,
105.493754452,S1-C7,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.493754452,S1-C7,Backend_Bound.Memory_Bound,33.21,% Slots,,,0.00,5.24,<==
105.493754452,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
105.493754452,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
105.493754452,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
105.493754452,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
105.493754452,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
105.493754452,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
105.493754452,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
105.493754452,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
105.493754452,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
105.493754452,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
105.493754452,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
105.493754452,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
105.493754452,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
105.493754452,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
105.493754452,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
105.493754452,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
105.493754452,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
105.493754452,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
105.493754452,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C0,Frontend_Bound,35.78,% Slots,,,0.00,5.04,
106.924134618,S0-C0,Backend_Bound,39.73,% Slots,,,0.00,5.03,
106.924134618,S0-C0,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
106.924134618,S0-C0,Frontend_Bound.Frontend_Latency,37.23,% Slots,,rs_events.empty_end,0.00,5.08,
106.924134618,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.38,% Slots,,,0.00,5.04,
106.924134618,S0-C0,Backend_Bound.Memory_Bound,13.42,% Slots,,,0.00,5.03,
106.924134618,S0-C0,Backend_Bound.Core_Bound,26.31,% Slots,,,0.00,5.03,
106.924134618,S0-C0,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.03,
106.924134618,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,21.51,% Clocks,,,0.00,5.03,
106.924134618,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.62,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.15,% Core_Clocks,,,0.00,5.31,
106.924134618,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.53,% Clocks,,,0.00,5.31,<==
106.924134618,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C1,Frontend_Bound,23.02,% Slots,,,0.00,5.03,
106.924134618,S0-C1,Backend_Bound,61.10,% Slots,,,0.00,5.02,
106.924134618,S0-C1,Retiring,31.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.89,% Slots,,,0.00,5.03,
106.924134618,S0-C1,Backend_Bound.Memory_Bound,34.20,% Slots,,,0.00,5.02,
106.924134618,S0-C1,Backend_Bound.Core_Bound,26.89,% Slots,,,0.00,5.02,
106.924134618,S0-C1,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.81,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.40,% Core_Clocks,,,0.00,5.31,
106.924134618,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
106.924134618,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.924134618,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C2,Frontend_Bound,29.66,% Slots,,,0.00,5.03,
106.924134618,S0-C2,Backend_Bound,48.54,% Slots,,,0.00,5.03,
106.924134618,S0-C2,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
106.924134618,S0-C2,Frontend_Bound.Frontend_Latency,31.07,% Slots,,rs_events.empty_end,0.00,5.07,
106.924134618,S0-C2,Backend_Bound.Memory_Bound,37.28,% Slots,,,0.00,5.03,
106.924134618,S0-C2,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.03,
106.924134618,S0-C2,Retiring.Microcode_Sequencer,15.31,% Slots,,idq.ms_uops,0.00,5.03,
106.924134618,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.03,
106.924134618,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.51,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
106.924134618,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.924134618,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C3,Frontend_Bound,35.71,% Slots,,,0.00,5.03,<==
106.924134618,S0-C3,Backend_Bound,10.64,% Slots,,,0.00,5.02,
106.924134618,S0-C3,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.07,
106.924134618,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.40,% Slots,,,0.00,5.03,
106.924134618,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.03,
106.924134618,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.48,% Core_Clocks,,,0.00,5.31,
106.924134618,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C4,Backend_Bound,77.87,% Slots,,,0.00,5.03,<==
106.924134618,S0-C4,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
106.924134618,S0-C4,Backend_Bound.Memory_Bound,36.77,% Slots,,,0.00,5.03,
106.924134618,S0-C4,Backend_Bound.Core_Bound,41.09,% Slots,,,0.00,5.03,
106.924134618,S0-C4,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.03,
106.924134618,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.99,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.924134618,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C5,Frontend_Bound,34.17,% Slots,,,0.00,5.03,
106.924134618,S0-C5,Backend_Bound,43.09,% Slots,,,0.00,5.02,
106.924134618,S0-C5,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S0-C5,Frontend_Bound.Frontend_Latency,26.04,% Slots,,rs_events.empty_end,0.00,5.07,
106.924134618,S0-C5,Backend_Bound.Memory_Bound,25.41,% Slots,,,0.00,5.02,<==
106.924134618,S0-C5,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.02,
106.924134618,S0-C5,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.03,
106.924134618,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.924134618,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.81,% Clocks,,,0.00,5.16,
106.924134618,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C6,Frontend_Bound,32.63,% Slots,,,0.00,5.02,
106.924134618,S0-C6,Backend_Bound,45.88,% Slots,,,0.00,5.02,<==
106.924134618,S0-C6,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S0-C6,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.06,
106.924134618,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.30,% Slots,,,0.00,5.02,
106.924134618,S0-C6,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.02,
106.924134618,S0-C6,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.02,
106.924134618,S0-C6,Retiring.Microcode_Sequencer,10.93,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.03,
106.924134618,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.42,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.31,
106.924134618,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.924134618,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C7,Frontend_Bound,46.57,% Slots,,,0.00,5.02,
106.924134618,S0-C7,Backend_Bound,16.79,% Slots,,,0.00,5.02,
106.924134618,S0-C7,Retiring,14.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
106.924134618,S0-C7,Frontend_Bound.Frontend_Bandwidth,89.30,% Slots,,,0.00,5.02,
106.924134618,S0-C7,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.02,
106.924134618,S0-C7,Retiring.Microcode_Sequencer,11.33,% Slots,,idq.ms_uops,0.00,5.03,
106.924134618,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.74,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.75,% Core_Clocks,,,0.00,5.31,<==
106.924134618,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
106.924134618,S1-C0,Frontend_Bound,62.22,% Slots,,,0.00,5.02,
106.924134618,S1-C0,Backend_Bound,16.57,% Slots,,,0.00,5.02,
106.924134618,S1-C0,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S1-C0,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.06,
106.924134618,S1-C0,Frontend_Bound.Frontend_Bandwidth,38.25,% Slots,,,0.00,5.02,
106.924134618,S1-C0,Backend_Bound.Memory_Bound,14.25,% Slots,,,0.00,5.02,
106.924134618,S1-C0,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.03,
106.924134618,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.31,<==
106.924134618,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.924134618,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.924134618,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C1,Frontend_Bound,40.20,% Slots,,,0.00,5.02,
106.924134618,S1-C1,Backend_Bound,37.37,% Slots,,,0.00,5.02,
106.924134618,S1-C1,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S1-C1,Frontend_Bound.Frontend_Latency,31.61,% Slots,,rs_events.empty_end,0.00,5.05,<==
106.924134618,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.02,
106.924134618,S1-C1,Backend_Bound.Memory_Bound,25.24,% Slots,,,0.00,5.02,
106.924134618,S1-C1,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.02,
106.924134618,S1-C1,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.04,
106.924134618,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
106.924134618,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.04,
106.924134618,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.07,% Core_Clocks,,,0.00,5.32,
106.924134618,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
106.924134618,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
106.924134618,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
106.924134618,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C2,Frontend_Bound,41.26,% Slots,,,0.00,5.02,
106.924134618,S1-C2,Backend_Bound,36.16,% Slots,,,0.00,5.02,
106.924134618,S1-C2,Retiring,5.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
106.924134618,S1-C2,Frontend_Bound.Frontend_Latency,27.79,% Slots,,rs_events.empty_end,0.00,5.05,<==
106.924134618,S1-C2,Backend_Bound.Memory_Bound,18.25,% Slots,,,0.00,5.02,
106.924134618,S1-C2,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.02,
106.924134618,S1-C2,Retiring.Microcode_Sequencer,4.29,% Slots,,idq.ms_uops,0.00,5.02,
106.924134618,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.04,
106.924134618,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
106.924134618,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.04,
106.924134618,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C3,Frontend_Bound,35.03,% Slots,,,0.00,5.02,
106.924134618,S1-C3,Backend_Bound,44.71,% Slots,,,0.00,5.02,
106.924134618,S1-C3,Retiring,13.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
106.924134618,S1-C3,Frontend_Bound.Frontend_Latency,29.48,% Slots,,rs_events.empty_end,0.00,5.05,
106.924134618,S1-C3,Backend_Bound.Memory_Bound,26.15,% Slots,,,0.00,5.02,
106.924134618,S1-C3,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.02,
106.924134618,S1-C3,Retiring.Microcode_Sequencer,10.00,% Slots,,idq.ms_uops,0.00,5.3,
106.924134618,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.03,
106.924134618,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
106.924134618,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
106.924134618,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C4,Frontend_Bound,33.56,% Slots,,,0.00,5.02,
106.924134618,S1-C4,Backend_Bound,45.35,% Slots,,,0.00,5.02,
106.924134618,S1-C4,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
106.924134618,S1-C4,Frontend_Bound.Frontend_Latency,26.01,% Slots,,rs_events.empty_end,0.00,5.05,
106.924134618,S1-C4,Backend_Bound.Memory_Bound,35.89,% Slots,,,0.00,5.02,
106.924134618,S1-C4,Retiring.Microcode_Sequencer,10.00,% Slots,,idq.ms_uops,0.00,5.3,
106.924134618,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.04,
106.924134618,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
106.924134618,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.04,
106.924134618,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
106.924134618,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
106.924134618,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C5,Frontend_Bound,33.53,% Slots,,,0.00,5.02,
106.924134618,S1-C5,Backend_Bound,44.52,% Slots,,,0.00,5.02,
106.924134618,S1-C5,Retiring,48.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
106.924134618,S1-C5,Backend_Bound.Core_Bound,76.69,% Slots,,,0.00,5.02,
106.924134618,S1-C5,Retiring.Microcode_Sequencer,7.54,% Slots,,idq.ms_uops,0.00,5.3,<==
106.924134618,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.03,
106.924134618,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.03,
106.924134618,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.57,% Clocks,,,0.00,5.18,
106.924134618,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C6,Frontend_Bound,32.85,% Slots,,,0.00,5.03,
106.924134618,S1-C6,Backend_Bound,45.21,% Slots,,,0.00,5.03,
106.924134618,S1-C6,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
106.924134618,S1-C6,Frontend_Bound.Frontend_Latency,39.03,% Slots,,rs_events.empty_end,0.00,5.05,
106.924134618,S1-C6,Backend_Bound.Memory_Bound,44.77,% Slots,,,0.00,5.03,
106.924134618,S1-C6,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.3,
106.924134618,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.03,
106.924134618,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
106.924134618,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.03,
106.924134618,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
106.924134618,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
106.924134618,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
106.924134618,S1-C7,Backend_Bound,52.02,% Slots,,,0.00,5.02,<==
106.924134618,S1-C7,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.02,
106.924134618,S1-C7,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,5.02,
106.924134618,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
106.924134618,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
106.924134618,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
106.924134618,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
106.924134618,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
106.924134618,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
108.432240101,S0-C0,Frontend_Bound,44.46,% Slots,,,0.00,5.31,<==
108.432240101,S0-C0,Backend_Bound,21.43,% Slots,,,0.00,5.31,
108.432240101,S0-C0,Retiring,13.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C0,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S0-C0,Frontend_Bound.Frontend_Bandwidth,27.71,% Slots,,,0.00,5.04,
108.432240101,S0-C0,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.31,
108.432240101,S0-C0,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.31,
108.432240101,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.23,% Core_Clocks,,,0.00,5.31,
108.432240101,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C1,Frontend_Bound,53.00,% Slots,,,0.00,5.31,
108.432240101,S0-C1,Backend_Bound,16.84,% Slots,,,0.00,5.31,
108.432240101,S0-C1,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C1,Frontend_Bound.Frontend_Latency,67.43,% Slots,,rs_events.empty_end,0.00,5.31,<==
108.432240101,S0-C1,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.31,
108.432240101,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.432240101,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C2,Frontend_Bound,35.01,% Slots,,,0.00,5.31,
108.432240101,S0-C2,Backend_Bound,39.32,% Slots,,,0.00,5.31,
108.432240101,S0-C2,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C2,Frontend_Bound.Frontend_Latency,30.28,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S0-C2,Backend_Bound.Memory_Bound,23.83,% Slots,,,0.00,5.31,<==
108.432240101,S0-C2,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.31,
108.432240101,S0-C2,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.31,
108.432240101,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.21,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.432240101,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
108.432240101,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
108.432240101,S0-C3,Frontend_Bound,32.55,% Slots,,,0.00,5.31,<==
108.432240101,S0-C3,Backend_Bound,16.96,% Slots,,,0.00,5.31,
108.432240101,S0-C3,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.04,
108.432240101,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.31,
108.432240101,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.14,% Core_Clocks,,,0.00,5.31,
108.432240101,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.52,% Core_Clocks,,,0.00,5.16,
108.432240101,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C4,Frontend_Bound,48.75,% Slots,,,0.00,5.31,
108.432240101,S0-C4,Retiring,23.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C4,Frontend_Bound.Frontend_Latency,35.74,% Slots,,rs_events.empty_end,0.00,5.31,<==
108.432240101,S0-C4,Frontend_Bound.Frontend_Bandwidth,26.80,% Slots,,,0.00,5.04,
108.432240101,S0-C4,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.3,
108.432240101,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.3,
108.432240101,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.31,
108.432240101,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C5,Frontend_Bound,43.50,% Slots,,,0.00,5.31,<==
108.432240101,S0-C5,Bad_Speculation,12.49,% Slots,,,0.00,5.31,
108.432240101,S0-C5,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C5,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.50,% Slots,,,0.00,5.04,
108.432240101,S0-C5,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C5,Retiring.Microcode_Sequencer,9.85,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.31,
108.432240101,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.90,% Core_Clocks,,,0.00,5.31,
108.432240101,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C6,Backend_Bound,64.87,% Slots,,,0.00,5.31,
108.432240101,S0-C6,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.31,
108.432240101,S0-C6,Backend_Bound.Core_Bound,40.21,% Slots,,,0.00,5.31,<==
108.432240101,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.432240101,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.432240101,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C7,Frontend_Bound,39.37,% Slots,,,0.00,5.31,
108.432240101,S0-C7,Bad_Speculation,10.91,% Slots,,,0.00,5.31,
108.432240101,S0-C7,Backend_Bound,30.89,% Slots,,,0.00,5.31,
108.432240101,S0-C7,Retiring,27.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S0-C7,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S0-C7,Frontend_Bound.Frontend_Bandwidth,56.82,% Slots,,,0.00,5.04,
108.432240101,S0-C7,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C7,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.31,
108.432240101,S0-C7,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.31,
108.432240101,S0-C7,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.31,
108.432240101,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.66,% Core_Clocks,,,0.00,5.31,<==
108.432240101,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
108.432240101,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.87,% Clocks,,,0.00,5.04,
108.432240101,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C0,Frontend_Bound,36.49,% Slots,,,0.00,5.31,
108.432240101,S1-C0,Backend_Bound,40.38,% Slots,,,0.00,5.31,
108.432240101,S1-C0,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C0,Frontend_Bound.Frontend_Latency,80.31,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S1-C0,Backend_Bound.Memory_Bound,40.83,% Slots,,,0.00,5.31,
108.432240101,S1-C0,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.31,
108.432240101,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
108.432240101,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.432240101,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C1,Backend_Bound,70.37,% Slots,,,0.00,5.31,
108.432240101,S1-C1,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C1,Backend_Bound.Memory_Bound,21.32,% Slots,,,0.00,5.31,
108.432240101,S1-C1,Backend_Bound.Core_Bound,49.05,% Slots,,,0.00,5.31,<==
108.432240101,S1-C1,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.432240101,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C2,Frontend_Bound,38.76,% Slots,,,0.00,5.31,
108.432240101,S1-C2,Backend_Bound,37.50,% Slots,,,0.00,5.31,
108.432240101,S1-C2,Retiring,13.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C2,Frontend_Bound.Frontend_Latency,37.25,% Slots,,rs_events.empty_end,0.00,5.31,<==
108.432240101,S1-C2,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.31,
108.432240101,S1-C2,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.31,
108.432240101,S1-C2,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.31,
108.432240101,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.36,% Clocks,,,0.00,5.04,
108.432240101,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C3,Frontend_Bound,28.18,% Slots,,,0.00,5.31,
108.432240101,S1-C3,Bad_Speculation,18.31,% Slots,,,0.00,5.31,
108.432240101,S1-C3,Backend_Bound,21.21,% Slots,,,0.00,5.31,
108.432240101,S1-C3,Retiring,31.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C3,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S1-C3,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S1-C3,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.31,<==
108.432240101,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.48,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.432240101,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C4,Frontend_Bound,34.23,% Slots,,,0.00,5.32,
108.432240101,S1-C4,Backend_Bound,42.67,% Slots,,,0.00,5.32,
108.432240101,S1-C4,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C4,Frontend_Bound.Frontend_Latency,34.94,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S1-C4,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.31,
108.432240101,S1-C4,Backend_Bound.Core_Bound,24.31,% Slots,,,0.00,5.31,
108.432240101,S1-C4,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.31,
108.432240101,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.432240101,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.59,% Clocks,,,0.00,5.04,<==
108.432240101,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C5,Frontend_Bound,24.38,% Slots,,,0.00,5.32,
108.432240101,S1-C5,Bad_Speculation,15.72,% Slots,,,0.00,5.32,
108.432240101,S1-C5,Backend_Bound,21.68,% Slots,,,0.00,5.32,
108.432240101,S1-C5,Retiring,28.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.91,% Slots,,,0.00,5.05,
108.432240101,S1-C5,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.31,
108.432240101,S1-C5,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.31,
108.432240101,S1-C5,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.31,<==
108.432240101,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.93,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.46,% Core_Clocks,,,0.00,5.31,
108.432240101,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.63,% Clocks,,,0.00,5.04,
108.432240101,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C6,Frontend_Bound,33.48,% Slots,,,0.00,5.31,
108.432240101,S1-C6,Backend_Bound,42.77,% Slots,,,0.00,5.31,
108.432240101,S1-C6,Retiring,22.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C6,Frontend_Bound.Frontend_Latency,70.19,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S1-C6,Backend_Bound.Memory_Bound,67.32,% Slots,,,0.00,5.31,
108.432240101,S1-C6,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.31,
108.432240101,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
108.432240101,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
108.432240101,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C7,Frontend_Bound,32.92,% Slots,,,0.00,5.31,
108.432240101,S1-C7,Backend_Bound,43.63,% Slots,,,0.00,5.31,
108.432240101,S1-C7,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
108.432240101,S1-C7,Frontend_Bound.Frontend_Latency,38.58,% Slots,,rs_events.empty_end,0.00,5.31,
108.432240101,S1-C7,Backend_Bound.Memory_Bound,17.47,% Slots,,,0.00,5.31,
108.432240101,S1-C7,Backend_Bound.Core_Bound,26.15,% Slots,,,0.00,5.31,<==
108.432240101,S1-C7,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.31,
108.432240101,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.31,
108.432240101,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.432240101,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.31,
108.432240101,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
108.432240101,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
108.432240101,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
108.432240101,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
109.933055138,S0-C0,Frontend_Bound,23.54,% Slots,,,0.00,5.05,
109.933055138,S0-C0,Bad_Speculation,19.04,% Slots,,,0.00,5.05,
109.933055138,S0-C0,Backend_Bound,29.49,% Slots,,,0.00,5.05,
109.933055138,S0-C0,Frontend_Bound.Frontend_Latency,32.38,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C0,Bad_Speculation.Branch_Mispredicts,18.72,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C0,Backend_Bound.Memory_Bound,36.52,% Slots,,,0.00,5.05,<==
109.933055138,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.31,
109.933055138,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
109.933055138,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
109.933055138,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
109.933055138,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C1,Frontend_Bound,32.14,% Slots,,,0.00,5.05,<==
109.933055138,S0-C1,Bad_Speculation,11.05,% Slots,,,0.00,5.05,
109.933055138,S0-C1,Backend_Bound,22.94,% Slots,,,0.00,5.05,
109.933055138,S0-C1,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.51,% Slots,,,0.00,5.05,
109.933055138,S0-C1,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C1,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.05,
109.933055138,S0-C1,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.05,
109.933055138,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.32,
109.933055138,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
109.933055138,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.81,% Core_Clocks,,,0.00,5.18,
109.933055138,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C2,Frontend_Bound,32.55,% Slots,,,0.00,5.05,
109.933055138,S0-C2,Bad_Speculation,23.19,% Slots,,,0.00,5.05,
109.933055138,S0-C2,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C2,Bad_Speculation.Branch_Mispredicts,22.86,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.31,
109.933055138,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C3,Frontend_Bound,32.63,% Slots,,,0.00,5.05,
109.933055138,S0-C3,Bad_Speculation,13.14,% Slots,,,0.00,5.05,
109.933055138,S0-C3,Backend_Bound,28.69,% Slots,,,0.00,5.05,
109.933055138,S0-C3,Frontend_Bound.Frontend_Latency,33.05,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C3,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C3,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.05,
109.933055138,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,0.00,5.32,
109.933055138,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
109.933055138,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C4,Frontend_Bound,38.23,% Slots,,,0.00,5.05,
109.933055138,S0-C4,Bad_Speculation,15.40,% Slots,,,0.00,5.05,
109.933055138,S0-C4,Backend_Bound,17.93,% Slots,,,0.00,5.05,
109.933055138,S0-C4,Frontend_Bound.Frontend_Latency,31.97,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C4,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C4,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.05,
109.933055138,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C5,Frontend_Bound,27.86,% Slots,,,0.00,5.05,
109.933055138,S0-C5,Bad_Speculation,18.53,% Slots,,,0.00,5.05,
109.933055138,S0-C5,Backend_Bound,22.37,% Slots,,,0.00,5.05,
109.933055138,S0-C5,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.05,<==
109.933055138,S0-C5,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C5,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.05,
109.933055138,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.31,
109.933055138,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
109.933055138,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
109.933055138,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C6,Frontend_Bound,29.06,% Slots,,,0.00,5.05,
109.933055138,S0-C6,Bad_Speculation,17.54,% Slots,,,0.00,5.05,
109.933055138,S0-C6,Backend_Bound,22.14,% Slots,,,0.00,5.05,
109.933055138,S0-C6,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C6,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C6,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.05,
109.933055138,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.32,
109.933055138,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
109.933055138,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
109.933055138,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C7,Frontend_Bound,31.74,% Slots,,,0.00,5.05,
109.933055138,S0-C7,Bad_Speculation,14.71,% Slots,,,0.00,5.05,
109.933055138,S0-C7,Backend_Bound,21.36,% Slots,,,0.00,5.05,
109.933055138,S0-C7,Frontend_Bound.Frontend_Latency,24.86,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S0-C7,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S0-C7,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.05,
109.933055138,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.32,
109.933055138,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
109.933055138,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
109.933055138,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C0,Frontend_Bound,35.29,% Slots,,,0.00,5.06,
109.933055138,S1-C0,Bad_Speculation,17.65,% Slots,,,0.00,5.06,
109.933055138,S1-C0,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C0,Bad_Speculation.Branch_Mispredicts,17.48,% Slots,,br_misp_retired.all_branches,0.00,5.06,
109.933055138,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
109.933055138,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C1,Frontend_Bound,26.47,% Slots,,,0.00,5.05,
109.933055138,S1-C1,Bad_Speculation,17.74,% Slots,,,0.00,5.05,
109.933055138,S1-C1,Backend_Bound,29.80,% Slots,,,0.00,5.05,
109.933055138,S1-C1,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C1,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C1,Backend_Bound.Memory_Bound,77.56,% Slots,,,0.00,5.05,
109.933055138,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
109.933055138,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
109.933055138,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C2,Frontend_Bound,43.57,% Slots,,,0.00,5.05,
109.933055138,S1-C2,Bad_Speculation,12.30,% Slots,,,0.00,5.05,
109.933055138,S1-C2,Frontend_Bound.Frontend_Latency,38.54,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C2,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.32,
109.933055138,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C3,Frontend_Bound,35.21,% Slots,,,0.00,5.32,
109.933055138,S1-C3,Bad_Speculation,12.36,% Slots,,,0.00,5.32,
109.933055138,S1-C3,Backend_Bound,27.35,% Slots,,,0.00,5.32,
109.933055138,S1-C3,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.32,
109.933055138,S1-C3,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C3,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.05,
109.933055138,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.32,
109.933055138,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
109.933055138,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
109.933055138,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C4,Bad_Speculation,21.07,% Slots,,,0.00,5.32,
109.933055138,S1-C4,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C4,Backend_Bound,31.89,% Slots,,,0.00,5.32,
109.933055138,S1-C4,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.05,
109.933055138,S1-C4,Backend_Bound.Core_Bound,20.84,% Slots,,,0.00,5.05,<==
109.933055138,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C5,Frontend_Bound,24.43,% Slots,,,0.00,5.33,
109.933055138,S1-C5,Bad_Speculation,19.21,% Slots,,,0.00,5.33,
109.933055138,S1-C5,Backend_Bound,26.16,% Slots,,,0.00,5.33,
109.933055138,S1-C5,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C5,Bad_Speculation.Branch_Mispredicts,18.93,% Slots,,br_misp_retired.all_branches,0.00,5.06,
109.933055138,S1-C5,Backend_Bound.Memory_Bound,101.39,% Slots,,,0.00,5.05,
109.933055138,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
109.933055138,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
109.933055138,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C6,Frontend_Bound,22.11,% Slots,,,0.00,5.32,
109.933055138,S1-C6,Bad_Speculation,11.40,% Slots,,,0.00,5.32,
109.933055138,S1-C6,Backend_Bound,37.87,% Slots,,,0.00,5.32,
109.933055138,S1-C6,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C6,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C6,Backend_Bound.Memory_Bound,24.77,% Slots,,,0.00,5.05,
109.933055138,S1-C6,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.05,
109.933055138,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
109.933055138,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
109.933055138,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C7,Frontend_Bound,21.15,% Slots,,,0.00,5.32,
109.933055138,S1-C7,Bad_Speculation,15.65,% Slots,,,0.00,5.32,
109.933055138,S1-C7,Backend_Bound,33.47,% Slots,,,0.00,5.32,<==
109.933055138,S1-C7,Frontend_Bound.Frontend_Latency,34.80,% Slots,,rs_events.empty_end,0.00,5.05,
109.933055138,S1-C7,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.05,
109.933055138,S1-C7,Backend_Bound.Memory_Bound,18.70,% Slots,,,0.00,5.05,
109.933055138,S1-C7,Backend_Bound.Core_Bound,14.76,% Slots,,,0.00,5.05,
109.933055138,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
109.933055138,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
109.933055138,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
109.933055138,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
109.933055138,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
111.449061819,S0-C0,Frontend_Bound,21.59,% Slots,,,0.00,5.28,
111.449061819,S0-C0,Backend_Bound,51.19,% Slots,,,0.00,5.28,
111.449061819,S0-C0,Retiring,38.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
111.449061819,S0-C0,Frontend_Bound.Frontend_Latency,26.29,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S0-C0,Backend_Bound.Memory_Bound,28.57,% Slots,,,0.00,5.12,<==
111.449061819,S0-C0,Backend_Bound.Core_Bound,22.62,% Slots,,,0.00,5.12,
111.449061819,S0-C0,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.28,
111.449061819,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.28,
111.449061819,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
111.449061819,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
111.449061819,S0-C1,Frontend_Bound,34.06,% Slots,,,0.00,5.29,
111.449061819,S0-C1,Backend_Bound,20.93,% Slots,,,0.00,5.29,
111.449061819,S0-C1,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.28,<==
111.449061819,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.29,
111.449061819,S0-C1,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.13,
111.449061819,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.27,
111.449061819,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
111.449061819,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.06,% Core_Clocks,,,0.00,5.09,
111.449061819,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
111.449061819,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
111.449061819,S0-C2,Frontend_Bound,36.84,% Slots,,,0.00,5.28,<==
111.449061819,S0-C2,Bad_Speculation,18.36,% Slots,,,0.00,5.28,
111.449061819,S0-C2,Backend_Bound,17.02,% Slots,,,0.00,5.28,
111.449061819,S0-C2,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C2,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.13,
111.449061819,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.78,% Clocks,,,0.00,5.28,
111.449061819,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
111.449061819,S0-C3,Bad_Speculation,11.01,% Slots,,,0.00,5.29,
111.449061819,S0-C3,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
111.449061819,S0-C3,Backend_Bound,38.71,% Slots,,,0.00,5.29,
111.449061819,S0-C3,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.14,
111.449061819,S0-C3,Backend_Bound.Core_Bound,24.78,% Slots,,,0.00,5.14,<==
111.449061819,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
111.449061819,S0-C4,Frontend_Bound,27.79,% Slots,,,0.00,5.29,
111.449061819,S0-C4,Bad_Speculation,16.37,% Slots,,,0.00,5.29,
111.449061819,S0-C4,Backend_Bound,29.99,% Slots,,,0.00,5.29,<==
111.449061819,S0-C4,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S0-C4,Bad_Speculation.Branch_Mispredicts,16.08,% Slots,,br_misp_retired.all_branches,0.00,5.29,
111.449061819,S0-C4,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.13,
111.449061819,S0-C4,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.13,
111.449061819,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.42,% Clocks,,,0.00,5.28,
111.449061819,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
111.449061819,S0-C5,Bad_Speculation,13.33,% Slots,,,0.00,5.28,
111.449061819,S0-C5,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C5,Backend_Bound,43.78,% Slots,,,0.00,5.28,
111.449061819,S0-C5,Backend_Bound.Memory_Bound,51.93,% Slots,,,0.00,5.14,
111.449061819,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
111.449061819,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
111.449061819,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
111.449061819,S0-C6,Frontend_Bound,32.45,% Slots,,,0.00,5.28,
111.449061819,S0-C6,Bad_Speculation,11.98,% Slots,,,0.00,5.28,
111.449061819,S0-C6,Backend_Bound,23.68,% Slots,,,0.00,5.28,
111.449061819,S0-C6,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S0-C6,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C6,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.14,
111.449061819,S0-C6,Backend_Bound.Core_Bound,10.70,% Slots,,,0.00,5.14,
111.449061819,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.27,
111.449061819,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
111.449061819,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
111.449061819,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
111.449061819,S0-C7,Frontend_Bound,52.47,% Slots,,,0.00,5.28,
111.449061819,S0-C7,Bad_Speculation,17.41,% Slots,,,0.00,5.28,
111.449061819,S0-C7,Frontend_Bound.Frontend_Latency,39.91,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S0-C7,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.27,
111.449061819,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
111.449061819,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
111.449061819,S1-C0,Frontend_Bound,24.97,% Slots,,,0.00,5.29,
111.449061819,S1-C0,Bad_Speculation,16.41,% Slots,,,0.00,5.29,
111.449061819,S1-C0,Backend_Bound,22.77,% Slots,,,0.00,5.29,
111.449061819,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.29,
111.449061819,S1-C0,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C0,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.14,
111.449061819,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.08,% Core_Clocks,,,0.00,5.08,
111.449061819,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.20,% Core_Clocks,,,0.00,5.27,<==
111.449061819,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
111.449061819,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
111.449061819,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
111.449061819,S1-C1,Frontend_Bound,26.44,% Slots,,,0.00,5.28,
111.449061819,S1-C1,Bad_Speculation,12.84,% Slots,,,0.00,5.28,
111.449061819,S1-C1,Backend_Bound,37.42,% Slots,,,0.00,5.28,
111.449061819,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.28,
111.449061819,S1-C1,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C1,Backend_Bound.Memory_Bound,15.42,% Slots,,,0.00,5.15,
111.449061819,S1-C1,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.15,<==
111.449061819,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.57,% Core_Clocks,,,0.00,5.07,
111.449061819,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.23,% Core_Clocks,,,0.00,5.28,
111.449061819,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
111.449061819,S1-C2,Frontend_Bound,47.87,% Slots,,,0.00,5.28,
111.449061819,S1-C2,Bad_Speculation,12.75,% Slots,,,0.00,5.28,
111.449061819,S1-C2,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
111.449061819,S1-C2,Frontend_Bound.Frontend_Latency,31.90,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S1-C2,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C2,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.29,
111.449061819,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.62,% Clocks,,idq.ms_switches,0.00,5.28,<==
111.449061819,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
111.449061819,S1-C3,Bad_Speculation,11.99,% Slots,,,0.00,5.29,
111.449061819,S1-C3,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C3,Backend_Bound,33.69,% Slots,,,0.00,5.29,<==
111.449061819,S1-C3,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.15,
111.449061819,S1-C3,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.15,
111.449061819,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
111.449061819,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
111.449061819,S1-C4,Frontend_Bound,22.22,% Slots,,,0.00,5.29,
111.449061819,S1-C4,Backend_Bound,45.82,% Slots,,,0.00,5.29,
111.449061819,S1-C4,Retiring,21.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
111.449061819,S1-C4,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S1-C4,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.16,
111.449061819,S1-C4,Backend_Bound.Core_Bound,34.47,% Slots,,,0.00,5.16,<==
111.449061819,S1-C4,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.28,
111.449061819,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.13,% Clocks,,idq.ms_switches,0.00,5.28,
111.449061819,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
111.449061819,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
111.449061819,S1-C5,Frontend_Bound,34.83,% Slots,,,0.00,5.29,
111.449061819,S1-C5,Bad_Speculation,10.99,% Slots,,,0.00,5.29,
111.449061819,S1-C5,Backend_Bound,21.37,% Slots,,,0.00,5.29,
111.449061819,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.28,
111.449061819,S1-C5,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C5,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.15,
111.449061819,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.36,% Core_Clocks,,,0.00,5.07,<==
111.449061819,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.15,% Core_Clocks,,,0.00,5.28,
111.449061819,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
111.449061819,S1-C6,Backend_Bound,49.49,% Slots,,,0.00,5.29,
111.449061819,S1-C6,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.16,
111.449061819,S1-C6,Backend_Bound.Core_Bound,30.97,% Slots,,,0.00,5.16,<==
111.449061819,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
111.449061819,S1-C7,Frontend_Bound,21.14,% Slots,,,0.00,5.29,
111.449061819,S1-C7,Bad_Speculation,12.05,% Slots,,,0.00,5.29,
111.449061819,S1-C7,Backend_Bound,38.94,% Slots,,,0.00,5.29,
111.449061819,S1-C7,Retiring,32.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
111.449061819,S1-C7,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.28,
111.449061819,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.28,
111.449061819,S1-C7,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.29,
111.449061819,S1-C7,Backend_Bound.Memory_Bound,25.47,% Slots,,,0.00,5.15,
111.449061819,S1-C7,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.15,
111.449061819,S1-C7,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.29,
111.449061819,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
111.449061819,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.92,% Clocks,,idq.ms_switches,0.00,5.28,
111.449061819,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.74,% Core_Clocks,,,0.00,5.06,
111.449061819,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
111.449061819,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
111.449061819,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
111.449061819,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
111.449061819,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
111.449061819,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
111.449061819,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
111.449061819,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
111.449061819,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
111.449061819,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
111.449061819,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
111.449061819,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
111.449061819,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
112.944391167,S0-C0,Frontend_Bound,24.18,% Slots,,,0.00,5.36,
112.944391167,S0-C0,Backend_Bound,58.52,% Slots,,,0.00,5.36,
112.944391167,S0-C0,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
112.944391167,S0-C0,Frontend_Bound.Frontend_Latency,19.56,% Slots,,rs_events.empty_end,0.00,5.36,
112.944391167,S0-C0,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.09,
112.944391167,S0-C0,Backend_Bound.Core_Bound,41.84,% Slots,,,0.00,5.09,<==
112.944391167,S0-C0,Retiring.Microcode_Sequencer,11.11,% Slots,,idq.ms_uops,0.00,5.35,
112.944391167,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
112.944391167,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.31,
112.944391167,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
112.944391167,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C1,Frontend_Bound,36.75,% Slots,,,0.00,5.36,
112.944391167,S0-C1,Frontend_Bound.Frontend_Latency,22.69,% Slots,,rs_events.empty_end,0.00,5.36,<==
112.944391167,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.81,% Slots,,,0.00,5.36,
112.944391167,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.36,
112.944391167,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
112.944391167,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.22,% Core_Clocks,,,0.00,5.36,
112.944391167,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C2,Backend_Bound,75.46,% Slots,,,0.00,5.35,
112.944391167,S0-C2,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.09,
112.944391167,S0-C2,Backend_Bound.Core_Bound,45.48,% Slots,,,0.00,5.09,<==
112.944391167,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
112.944391167,S0-C3,Backend_Bound,86.87,% Slots,,,0.00,5.35,
112.944391167,S0-C3,Backend_Bound.Memory_Bound,31.72,% Slots,,,0.00,5.09,
112.944391167,S0-C3,Backend_Bound.Core_Bound,55.15,% Slots,,,0.00,5.09,
112.944391167,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
112.944391167,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.95,% Clocks,,,0.00,5.35,<==
112.944391167,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C4,Backend_Bound,66.16,% Slots,,,0.00,5.36,
112.944391167,S0-C4,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S0-C4,Backend_Bound.Memory_Bound,28.67,% Slots,,,0.00,5.09,
112.944391167,S0-C4,Backend_Bound.Core_Bound,37.48,% Slots,,,0.00,5.09,
112.944391167,S0-C4,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.24,% Clocks,,idq.ms_switches,0.00,5.32,
112.944391167,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
112.944391167,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
112.944391167,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.08,% Clocks,,,0.00,5.35,<==
112.944391167,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C5,Frontend_Bound,53.16,% Slots,,,0.00,5.35,
112.944391167,S0-C5,Bad_Speculation,14.94,% Slots,,,0.00,5.35,
112.944391167,S0-C5,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S0-C5,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.35,
112.944391167,S0-C5,Frontend_Bound.Frontend_Bandwidth,38.15,% Slots,,,0.00,5.35,
112.944391167,S0-C5,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
112.944391167,S0-C5,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,0.00,5.36,
112.944391167,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
112.944391167,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.32,
112.944391167,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.58,% Core_Clocks,,,0.00,5.37,<==
112.944391167,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
112.944391167,S0-C6,Frontend_Bound,38.56,% Slots,,,0.00,5.35,
112.944391167,S0-C6,Backend_Bound,37.78,% Slots,,,0.00,5.35,
112.944391167,S0-C6,Retiring,14.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S0-C6,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.35,<==
112.944391167,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.35,
112.944391167,S0-C6,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.1,
112.944391167,S0-C6,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.1,
112.944391167,S0-C6,Retiring.Microcode_Sequencer,10.90,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.36,
112.944391167,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
112.944391167,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.33,
112.944391167,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.78,% Core_Clocks,,,0.00,5.37,
112.944391167,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
112.944391167,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
112.944391167,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.65,% Clocks,,,0.00,5.35,
112.944391167,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C7,Frontend_Bound,37.92,% Slots,,,0.00,5.35,
112.944391167,S0-C7,Bad_Speculation,18.80,% Slots,,,0.00,5.35,
112.944391167,S0-C7,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.35,
112.944391167,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.90,% Slots,,,0.00,5.35,
112.944391167,S0-C7,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.09,
112.944391167,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
112.944391167,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.03,% Core_Clocks,,,0.00,5.37,
112.944391167,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.96,% Core_Clocks,,,0.00,5.37,<==
112.944391167,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C0,Frontend_Bound,32.41,% Slots,,,0.00,5.36,
112.944391167,S1-C0,Backend_Bound,35.78,% Slots,,,0.00,5.36,
112.944391167,S1-C0,Backend_Bound.Core_Bound,103.70,% Slots,,,0.00,5.09,<==
112.944391167,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C1,Frontend_Bound,23.86,% Slots,,,0.00,5.36,
112.944391167,S1-C1,Backend_Bound,57.73,% Slots,,,0.00,5.36,
112.944391167,S1-C1,Retiring,28.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C1,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.36,
112.944391167,S1-C1,Backend_Bound.Memory_Bound,40.41,% Slots,,,0.00,5.1,
112.944391167,S1-C1,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.1,
112.944391167,S1-C1,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.36,
112.944391167,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
112.944391167,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.33,
112.944391167,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
112.944391167,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C2,Frontend_Bound,29.35,% Slots,,,0.00,5.36,
112.944391167,S1-C2,Bad_Speculation,22.33,% Slots,,,0.00,5.36,
112.944391167,S1-C2,Retiring,21.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C2,Frontend_Bound.Frontend_Bandwidth,38.33,% Slots,,,0.00,5.36,
112.944391167,S1-C2,Bad_Speculation.Branch_Mispredicts,20.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
112.944391167,S1-C2,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.34,
112.944391167,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.67,% Core_Clocks,,,0.00,5.37,<==
112.944391167,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C3,Frontend_Bound,35.63,% Slots,,,0.00,5.36,
112.944391167,S1-C3,Backend_Bound,42.25,% Slots,,,0.00,5.36,
112.944391167,S1-C3,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C3,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.36,
112.944391167,S1-C3,Backend_Bound.Memory_Bound,27.05,% Slots,,,0.00,5.1,
112.944391167,S1-C3,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.1,
112.944391167,S1-C3,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.36,
112.944391167,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
112.944391167,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.34,
112.944391167,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
112.944391167,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C4,Frontend_Bound,35.71,% Slots,,,0.00,5.36,
112.944391167,S1-C4,Backend_Bound,40.89,% Slots,,,0.00,5.36,
112.944391167,S1-C4,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C4,Frontend_Bound.Frontend_Latency,15.14,% Slots,,rs_events.empty_end,0.00,5.36,
112.944391167,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.19,% Slots,,,0.00,5.36,
112.944391167,S1-C4,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.09,<==
112.944391167,S1-C4,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.09,
112.944391167,S1-C4,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.37,
112.944391167,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
112.944391167,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.34,
112.944391167,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.77,% Core_Clocks,,,0.00,5.36,
112.944391167,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
112.944391167,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C5,Frontend_Bound,27.98,% Slots,,,0.00,5.36,<==
112.944391167,S1-C5,Bad_Speculation,15.70,% Slots,,,0.00,5.36,
112.944391167,S1-C5,Backend_Bound,20.90,% Slots,,,0.00,5.36,
112.944391167,S1-C5,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C5,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.09,
112.944391167,S1-C5,Backend_Bound.Memory_Bound,45.56,% Slots,,,0.00,5.09,
112.944391167,S1-C5,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.36,% Clocks,,idq.ms_switches,0.00,5.34,
112.944391167,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
112.944391167,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
112.944391167,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C6,Frontend_Bound,37.18,% Slots,,,0.00,5.36,
112.944391167,S1-C6,Backend_Bound,39.45,% Slots,,,0.00,5.36,
112.944391167,S1-C6,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
112.944391167,S1-C6,Frontend_Bound.Frontend_Latency,74.84,% Slots,,rs_events.empty_end,0.00,5.36,
112.944391167,S1-C6,Backend_Bound.Core_Bound,71.77,% Slots,,,0.00,5.09,<==
112.944391167,S1-C6,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.09,
112.944391167,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.37,
112.944391167,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
112.944391167,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.35,
112.944391167,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C7,Backend_Bound,61.62,% Slots,,,0.00,5.36,
112.944391167,S1-C7,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
112.944391167,S1-C7,Backend_Bound.Memory_Bound,36.49,% Slots,,,0.00,5.09,
112.944391167,S1-C7,Backend_Bound.Core_Bound,25.13,% Slots,,,0.00,5.09,
112.944391167,S1-C7,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.22,
112.944391167,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.35,
112.944391167,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
112.944391167,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
112.944391167,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
112.944391167,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
112.944391167,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
112.944391167,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
112.944391167,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
112.944391167,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
112.944391167,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
