# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ALU.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/AND_GATE.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub1b.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub4b.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/Adder1b.v" \
"../../../../ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v" \
"../../../../ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/OR_GATE_3_INPUTS.v" \
"../../../../ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/XOR_GATE_ONEHOT.v" \
"../../../../ALU.srcs/sim_1/new/ALU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
