{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578891391286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578891391296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 11:56:31 2020 " "Processing started: Mon Jan 13 11:56:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578891391296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891391296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_my -c filter_my " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_my -c filter_my" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891391296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578891391973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578891391973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578891405448 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578891405449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_audio/audio_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_audio/audio_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ltc2308_fifo/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_ltc2308_fifo/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_mine.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine " "Found entity 1: FIR_mine" {  } { { "FIR_mine.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891405485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891405485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_mine/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_mine) " "Found design unit 1: dspba_library_package (fir_mine)" {  } { { "FIR_mine/dspba_library_package.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_mine/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FIR_mine/dspba_library.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_mine/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_mine) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_mine)" {  } { { "FIR_mine/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR_mine/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_mine/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_mine) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_mine)" {  } { { "FIR_mine/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406024 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406028 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406032 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR_mine/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406037 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR_mine/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_mine/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR_mine/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002_rtl_core-normal " "Found design unit 1: FIR_mine_0002_rtl_core-normal" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406047 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002_rtl_core " "Found entity 1: FIR_mine_0002_rtl_core" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002_ast-struct " "Found design unit 1: FIR_mine_0002_ast-struct" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406051 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002_ast " "Found entity 1: FIR_mine_0002_ast" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mine/fir_mine_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mine/fir_mine_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_mine_0002-syn " "Found design unit 1: FIR_mine_0002-syn" {  } { { "FIR_mine/FIR_mine_0002.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406055 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_mine_0002 " "Found entity 1: FIR_mine_0002" {  } { { "FIR_mine/FIR_mine_0002.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_my.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_my.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_my " "Found entity 1: filter_my" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_fsm " "Found entity 1: filter_fsm" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891406064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891406064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iclk filter_my.sv(109) " "Verilog HDL Implicit Net warning at filter_my.sv(109): created implicit net for \"iclk\"" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891406074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter_my " "Elaborating entity \"filter_my\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578891406411 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ac_xck filter_my.sv(14) " "Output port \"o_ac_xck\" at filter_my.sv(14) has no driver" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891406421 "|filter_my"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo adc_ltc2308_fifo:ltc_fifo " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\"" {  } { { "filter_my.sv" "ltc_fifo" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891406470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(66) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(66): truncated value with size 16 to match size of target (12)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406484 "|filter_my|adc_ltc2308_fifo:ltc_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(150) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(150): truncated value with size 32 to match size of target (12)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406484 "|filter_my|adc_ltc2308_fifo:ltc_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 adc_ltc2308_fifo:ltc_fifo\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891406485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adc_ltc2308.v(70) " "Verilog HDL assignment warning at adc_ltc2308.v(70): truncated value with size 32 to match size of target (8)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406494 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(109) " "Verilog HDL assignment warning at adc_ltc2308.v(109): truncated value with size 32 to match size of target (4)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406494 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(114) " "Verilog HDL assignment warning at adc_ltc2308.v(114): truncated value with size 32 to match size of target (4)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406494 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(174) " "Verilog HDL assignment warning at adc_ltc2308.v(174): truncated value with size 32 to match size of target (3)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406494 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(179) " "Verilog HDL assignment warning at adc_ltc2308.v(179): truncated value with size 32 to match size of target (3)" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891406494 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891406497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ADC_LTC2308_FIFO/adc_data_fifo.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407046 ""}  } { { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578891407046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_mine FIR_mine:u_FIR_mine " "Elaborating entity \"FIR_mine\" for hierarchy \"FIR_mine:u_FIR_mine\"" {  } { { "filter_my.sv" "u_FIR_mine" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_mine_0002 FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst " "Elaborating entity \"FIR_mine_0002\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\"" {  } { { "FIR_mine.v" "fir_mine_inst" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_mine_0002.vhd(54) " "Verilog HDL or VHDL warning at FIR_mine_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "FIR_mine/FIR_mine_0002.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578891407609 "|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_mine_0002_ast FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst " "Elaborating entity \"FIR_mine_0002_ast\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\"" {  } { { "FIR_mine/FIR_mine_0002.vhd" "FIR_mine_0002_ast_inst" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_mine_0002_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_mine_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578891407625 "|filter_my|FIR_mine:u_FIR_mine|FIR_mine_0002:fir_mine_inst|FIR_mine_0002_ast:FIR_mine_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "sink" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "source" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "intf_ctrl" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_mine_0002_rtl_core FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_mine_0002_rtl_core\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "d_xIn_0_13_mem_dmem" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborated megafunction instantiation \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Instantiated megafunction \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891407801 ""}  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578891407801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_d914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_d914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_d914 " "Found entity 1: altera_syncram_d914" {  } { { "db/altera_syncram_d914.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_d914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_d914 FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d914:auto_generated " "Elaborating entity \"altera_syncram_d914\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emb4 " "Found entity 1: altsyncram_emb4" {  } { { "db/altsyncram_emb4.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_emb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891407940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891407940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emb4 FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d914:auto_generated\|altsyncram_emb4:altsyncram1 " "Elaborating entity \"altsyncram_emb4\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_d914:auto_generated\|altsyncram_emb4:altsyncram1\"" {  } { { "db/altera_syncram_d914.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_d914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891407946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408081 ""}  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578891408081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6cv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6cv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6cv3 " "Found entity 1: altera_syncram_6cv3" {  } { { "db/altera_syncram_6cv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_6cv3.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6cv3 FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_6cv3:auto_generated " "Elaborating entity \"altera_syncram_6cv3\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_6cv3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7p94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7p94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7p94 " "Found entity 1: altsyncram_7p94" {  } { { "db/altsyncram_7p94.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_7p94.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7p94 FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_6cv3:auto_generated\|altsyncram_7p94:altsyncram1 " "Elaborating entity \"altsyncram_7p94\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_6cv3:auto_generated\|altsyncram_7p94:altsyncram1\"" {  } { { "db/altera_syncram_6cv3.tdf" "altsyncram1" { Text "C:/intelFPGA_lite/18.1/DSP/db/altera_syncram_6cv3.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|FIR_mine_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay\"" {  } { { "FIR_mine/FIR_mine_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_cma_delay" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_rtl_core.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FIR_mine:u_FIR_mine\|FIR_mine_0002:fir_mine_inst\|FIR_mine_0002_ast:FIR_mine_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "FIR_mine/FIR_mine_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/intelFPGA_lite/18.1/DSP/FIR_mine/FIR_mine_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:DAC " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:DAC\"" {  } { { "filter_my.sv" "DAC" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578891408284 "|filter_my|AUDIO_DAC:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo AUDIO_DAC:DAC\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\"" {  } { { "TERASIC_AUDIO/AUDIO_DAC.v" "dac_fifo" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "TERASIC_AUDIO/audio_fifo.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578891408614 ""}  } { { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578891408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ebo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ebo1 " "Found entity 1: dcfifo_ebo1" {  } { { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ebo1 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated " "Elaborating entity \"dcfifo_ebo1\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ebo1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_ebo1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891408985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891408985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_ebo1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891408989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_ebo1.tdf" "wraclr" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_ebo1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "C:/intelFPGA_lite/18.1/DSP/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ebo1.tdf" "rdempty_eq_comp1_msb" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578891409365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891409365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ebo1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_fsm filter_fsm:u_filter_fsm " "Elaborating entity \"filter_fsm\" for hierarchy \"filter_fsm:u_filter_fsm\"" {  } { { "filter_my.sv" "u_filter_fsm" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891409401 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_wr_data filter_fsm.sv(14) " "Output port \"adc_slave_wr_data\" at filter_fsm.sv(14) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409401 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_ast_sink_data filter_fsm.sv(17) " "Output port \"filter_ast_sink_data\" at filter_fsm.sv(17) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409401 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_ast_sink_err filter_fsm.sv(19) " "Output port \"filter_ast_sink_err\" at filter_fsm.sv(19) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_write_data filter_fsm.sv(28) " "Output port \"dac_write_data\" at filter_fsm.sv(28) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_clk filter_fsm.sv(7) " "Output port \"adc_slave_clk\" at filter_fsm.sv(7) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_rn filter_fsm.sv(8) " "Output port \"adc_slave_rn\" at filter_fsm.sv(8) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_cs_n filter_fsm.sv(9) " "Output port \"adc_slave_cs_n\" at filter_fsm.sv(9) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_addr filter_fsm.sv(10) " "Output port \"adc_slave_addr\" at filter_fsm.sv(10) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_read_n filter_fsm.sv(11) " "Output port \"adc_slave_read_n\" at filter_fsm.sv(11) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_slave_wr_n filter_fsm.sv(12) " "Output port \"adc_slave_wr_n\" at filter_fsm.sv(12) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_rst_n filter_fsm.sv(16) " "Output port \"filter_rst_n\" at filter_fsm.sv(16) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409402 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "filter_ast_sink_valid filter_fsm.sv(18) " "Output port \"filter_ast_sink_valid\" at filter_fsm.sv(18) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409403 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_rst filter_fsm.sv(26) " "Output port \"dac_rst\" at filter_fsm.sv(26) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409403 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_write filter_fsm.sv(27) " "Output port \"dac_write\" at filter_fsm.sv(27) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409403 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dac_clear filter_fsm.sv(31) " "Output port \"dac_clear\" at filter_fsm.sv(31) has no driver" {  } { { "filter_fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_fsm.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578891409403 "|filter_my|filter_fsm:u_filter_fsm"}
{ "Warning" "WSGN_EMPTY_SHELL" "filter_fsm " "Entity \"filter_fsm\" contains only dangling pins" {  } { { "filter_my.sv" "u_filter_fsm" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 130 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1578891409404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[0\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 40 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[1\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 70 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[2\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 100 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[3\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 130 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[4\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 160 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[5\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 190 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[6\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 220 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[7\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 250 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[8\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 280 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[9\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 310 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 340 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"adc_ltc2308_fifo:ltc_fifo\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_91b1.tdf" 370 2 0 } } { "db/dcfifo_s7q1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_s7q1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "ADC_LTC2308_FIFO/adc_data_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_data_fifo.v" 87 0 0 } } { "ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/ADC_LTC2308_FIFO/adc_ltc2308_fifo.v" 216 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891409769 "|filter_my|adc_ltc2308_fifo:ltc_fifo|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|ram_block11a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578891409769 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578891409769 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578891410399 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ac_daclrck " "bidirectional pin \"io_ac_daclrck\" has no driver" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578891410478 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_ac_adclrck " "bidirectional pin \"io_ac_adclrck\" has no driver" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578891410478 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1578891410478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_convst VCC " "Pin \"o_adc_convst\" is stuck at VCC" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578891410543 "|filter_my|o_adc_convst"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_sck GND " "Pin \"o_adc_sck\" is stuck at GND" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578891410543 "|filter_my|o_adc_sck"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_adc_sdi GND " "Pin \"o_adc_sdi\" is stuck at GND" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578891410543 "|filter_my|o_adc_sdi"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ac_xck GND " "Pin \"o_ac_xck\" is stuck at GND" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578891410543 "|filter_my|o_ac_xck"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578891410543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578891410652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "146 " "146 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578891410923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/DSP/output_files/filter_my.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578891411488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578891411488 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411703 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411704 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411704 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411704 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411705 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a28 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a30 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a27 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411706 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a29 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411707 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411707 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411707 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a31 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411707 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411707 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411708 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411708 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411708 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411708 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411708 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a26 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411709 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"AUDIO_DAC:DAC\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_ebo1:auto_generated\|altsyncram_26d1:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/altsyncram_26d1.tdf" 37 2 0 } } { "db/dcfifo_ebo1.tdf" "" { Text "C:/intelFPGA_lite/18.1/DSP/db/dcfifo_ebo1.tdf" 57 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "TERASIC_AUDIO/audio_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/audio_fifo.v" 91 0 0 } } { "TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/intelFPGA_lite/18.1/DSP/TERASIC_AUDIO/AUDIO_DAC.v" 141 0 0 } } { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 100 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411710 "|filter_my|AUDIO_DAC:DAC|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a25"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk50M " "No output dependent on input pin \"i_clk50M\"" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891411780 "|filter_my|i_clk50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_adc_sdo " "No output dependent on input pin \"i_adc_sdo\"" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891411780 "|filter_my|i_adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ac_adcdat " "No output dependent on input pin \"i_ac_adcdat\"" {  } { { "filter_my.sv" "" { Text "C:/intelFPGA_lite/18.1/DSP/filter_my.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578891411780 "|filter_my|i_ac_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578891411780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578891411783 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578891411783 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578891411783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578891411783 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578891411783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578891411783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578891411874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 11:56:51 2020 " "Processing ended: Mon Jan 13 11:56:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578891411874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578891411874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578891411874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578891411874 ""}
