# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/BBJ_u96_cnvW2A2_0.xci
# IP: The module: 'BBJ_u96_cnvW2A2_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/constraints/BBJ_u96_cnvW2A2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'BBJ_u96_cnvW2A2_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: D:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/BBJ_u96_cnvW2A2_0.xci
# IP: The module: 'BBJ_u96_cnvW2A2_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Adam/Documents/Vivado_Projects/FINN-PreRecon/cnvW2A2-ultra96/cnvW2A2-ultra96.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/constraints/BBJ_u96_cnvW2A2_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'BBJ_u96_cnvW2A2_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
