Classic Timing Analyzer report for Counter_lsl
Fri May 31 12:54:36 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.659 ns                                       ; EN        ; Q[3]~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.788 ns                                       ; Q[0]~reg0 ; Q[0]      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.057 ns                                      ; EN        ; Q[1]~reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[3]~reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; COUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; Q[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[3]~reg0 ; COUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; COUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; COUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.943 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUT~reg0 ; COUT~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[0]~reg0 ; Q[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[2]~reg0 ; Q[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[3]~reg0 ; Q[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Q[1]~reg0 ; Q[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 0.659 ns   ; EN   ; Q[3]~reg0 ; CLK      ;
; N/A   ; None         ; 0.388 ns   ; EN   ; COUT~reg0 ; CLK      ;
; N/A   ; None         ; 0.388 ns   ; EN   ; Q[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.287 ns   ; EN   ; Q[2]~reg0 ; CLK      ;
; N/A   ; None         ; 0.287 ns   ; EN   ; Q[1]~reg0 ; CLK      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.788 ns   ; Q[0]~reg0 ; Q[0] ; CLK        ;
; N/A   ; None         ; 7.010 ns   ; Q[3]~reg0 ; Q[3] ; CLK        ;
; N/A   ; None         ; 6.975 ns   ; COUT~reg0 ; COUT ; CLK        ;
; N/A   ; None         ; 6.748 ns   ; Q[1]~reg0 ; Q[1] ; CLK        ;
; N/A   ; None         ; 6.438 ns   ; Q[2]~reg0 ; Q[2] ; CLK        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -0.057 ns ; EN   ; Q[2]~reg0 ; CLK      ;
; N/A           ; None        ; -0.057 ns ; EN   ; Q[1]~reg0 ; CLK      ;
; N/A           ; None        ; -0.158 ns ; EN   ; COUT~reg0 ; CLK      ;
; N/A           ; None        ; -0.158 ns ; EN   ; Q[0]~reg0 ; CLK      ;
; N/A           ; None        ; -0.429 ns ; EN   ; Q[3]~reg0 ; CLK      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri May 31 12:54:35 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter_lsl -c Counter_lsl --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "Q[1]~reg0" and destination register "Q[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.272 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y33_N13; Fanout = 5; REG Node = 'Q[1]~reg0'
            Info: 2: + IC(0.513 ns) + CELL(0.275 ns) = 0.788 ns; Loc. = LCCOMB_X14_Y33_N28; Fanout = 1; COMB Node = 'Q[3]~2'
            Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LCCOMB_X14_Y33_N24; Fanout = 1; COMB Node = 'Q[3]~3'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.272 ns; Loc. = LCFF_X14_Y33_N25; Fanout = 3; REG Node = 'Q[3]~reg0'
            Info: Total cell delay = 0.509 ns ( 40.02 % )
            Info: Total interconnect delay = 0.763 ns ( 59.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X14_Y33_N25; Fanout = 3; REG Node = 'Q[3]~reg0'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X14_Y33_N13; Fanout = 5; REG Node = 'Q[1]~reg0'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Q[3]~reg0" (data pin = "EN", clock pin = "CLK") is 0.659 ns
    Info: + Longest pin to register delay is 3.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'EN'
        Info: 2: + IC(1.514 ns) + CELL(0.410 ns) = 2.903 ns; Loc. = LCCOMB_X14_Y33_N28; Fanout = 1; COMB Node = 'Q[3]~2'
        Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 3.303 ns; Loc. = LCCOMB_X14_Y33_N24; Fanout = 1; COMB Node = 'Q[3]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.387 ns; Loc. = LCFF_X14_Y33_N25; Fanout = 3; REG Node = 'Q[3]~reg0'
        Info: Total cell delay = 1.623 ns ( 47.92 % )
        Info: Total interconnect delay = 1.764 ns ( 52.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X14_Y33_N25; Fanout = 3; REG Node = 'Q[3]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
Info: tco from clock "CLK" to destination pin "Q[0]" through register "Q[0]~reg0" is 8.788 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X14_Y33_N27; Fanout = 6; REG Node = 'Q[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y33_N27; Fanout = 6; REG Node = 'Q[0]~reg0'
        Info: 2: + IC(3.078 ns) + CELL(2.768 ns) = 5.846 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'Q[0]'
        Info: Total cell delay = 2.768 ns ( 47.35 % )
        Info: Total interconnect delay = 3.078 ns ( 52.65 % )
Info: th for register "Q[2]~reg0" (data pin = "EN", clock pin = "CLK") is -0.057 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X14_Y33_N15; Fanout = 4; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'EN'
        Info: 2: + IC(1.514 ns) + CELL(0.438 ns) = 2.931 ns; Loc. = LCCOMB_X14_Y33_N14; Fanout = 1; COMB Node = 'Q[2]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.015 ns; Loc. = LCFF_X14_Y33_N15; Fanout = 4; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 1.501 ns ( 49.78 % )
        Info: Total interconnect delay = 1.514 ns ( 50.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Fri May 31 12:54:36 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


