#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x128e010 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0x1246328 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0x1246350 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0x1246378 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0x131b0e0_0 .net "PC_plus_1", 15 0, L_0x132cf10; 1 drivers
v0x131b4f0_0 .var "clk", 0 0;
v0x131b570_0 .net "halt", 0 0, L_0x132cf70; 1 drivers
v0x131b5f0_0 .var "rst_n", 0 0;
v0x131b670_0 .var/i "total_cycles", 31 0;
E_0x12ec490 .event posedge, v0x13195c0_0;
S_0x12e0ed0 .scope module, "WISC_F14" "cpu" 2 12, 3 1, S_0x128e010;
 .timescale 0 0;
L_0x132cf10 .functor BUFZ 16, v0x130fda0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x132cf70 .functor AND 1, v0x130de70_0, v0x1310ff0_0, C4<1>, C4<1>;
v0x1318670_0 .net "allow_hlt", 0 0, v0x1310ff0_0; 1 drivers
v0x13189c0_0 .net "alu_func_ID_EX", 2 0, v0x130d200_0; 1 drivers
v0x1318a90_0 .net "br_instr_ID_EX", 0 0, v0x130d160_0; 1 drivers
v0x1318b60_0 .net "byp0_DM", 0 0, v0x130d3c0_0; 1 drivers
v0x1318c30_0 .net "byp0_EX", 0 0, v0x130d4e0_0; 1 drivers
v0x1318d00_0 .net "byp1_DM", 0 0, v0x130d560_0; 1 drivers
v0x1318dd0_0 .net "byp1_EX", 0 0, v0x130d440_0; 1 drivers
v0x1318ea0_0 .net "cc_ID_EX", 2 0, L_0x13203b0; 1 drivers
v0x1318fc0_0 .net "clk", 0 0, v0x131b4f0_0; 1 drivers
v0x1319040_0 .net "clk_nv_ID_EX", 0 0, v0x130d710_0; 1 drivers
v0x13190c0_0 .net "clk_z_ID_EX", 0 0, v0x130d850_0; 1 drivers
v0x1319190_0 .net "d_rdy", 0 0, v0x1311ba0_0; 1 drivers
v0x1319260_0 .net "dm_rd_data_EX_DM", 15 0, v0x13185a0_0; 1 drivers
v0x1319330_0 .net "dm_re_EX_DM", 0 0, v0x130d9a0_0; 1 drivers
v0x13194c0_0 .net "dm_we_EX_DM", 0 0, v0x130dd70_0; 1 drivers
v0x1319540_0 .net "dst_EX_DM", 15 0, v0x1305550_0; 1 drivers
v0x13193b0_0 .net "dst_ID_EX", 15 0, L_0x132cb40; 1 drivers
v0x1319650_0 .net "flow_change_ID_EX", 0 0, v0x12fcd20_0; 1 drivers
v0x13195c0_0 .alias "hlt", 0 0, v0x131b570_0;
v0x1319770_0 .net "hlt_DM_WB", 0 0, v0x130de70_0; 1 drivers
v0x13198a0_0 .net "i_rdy", 0 0, v0x1312150_0; 1 drivers
v0x13199b0_0 .net "iaddr", 15 0, v0x130fda0_0; 1 drivers
v0x13197f0_0 .net "instr", 15 0, v0x1318030_0; 1 drivers
v0x1319af0_0 .net "instr_ID_EX", 11 0, v0x130e3b0_0; 1 drivers
v0x1319a30_0 .net "jmp_imm_EX_DM", 0 0, v0x130e2d0_0; 1 drivers
v0x1319c90_0 .net "jmp_imm_ID_EX", 0 0, v0x130e630_0; 1 drivers
v0x1319bc0_0 .net "jmp_reg_ID_EX", 0 0, v0x130e4b0_0; 1 drivers
v0x1319e40_0 .net "neg", 0 0, L_0x132d3d0; 1 drivers
v0x1319d60_0 .net "ov", 0 0, L_0x1327d20; 1 drivers
v0x131a000_0 .net "p0", 15 0, v0x130b1c0_0; 1 drivers
v0x1319f10_0 .net "p0_EX_DM", 15 0, v0x130a460_0; 1 drivers
v0x131a180_0 .net "p1", 15 0, v0x130b310_0; 1 drivers
v0x131a0d0_0 .net "padd_ID_EX", 0 0, v0x130e950_0; 1 drivers
v0x131a360_0 .alias "pc", 15 0, v0x131b0e0_0;
v0x131a200_0 .net "pc_EX_DM", 15 0, v0x130fe20_0; 1 drivers
v0x131a500_0 .net "pc_ID_EX", 15 0, v0x130fea0_0; 1 drivers
v0x131a430_0 .net "rf_dst_addr_DM_WB", 3 0, v0x130e7b0_0; 1 drivers
v0x131a6b0_0 .net "rf_p0_addr", 3 0, v0x130e9d0_0; 1 drivers
v0x131a5d0_0 .net "rf_p1_addr", 3 0, v0x130ea80_0; 1 drivers
v0x131a870_0 .net "rf_re0", 0 0, v0x130ee70_0; 1 drivers
v0x131a780_0 .net "rf_re1", 0 0, v0x130eef0_0; 1 drivers
v0x131aa40_0 .net "rf_w_data_DM_WB", 15 0, v0x12fdba0_0; 1 drivers
v0x131a8f0_0 .net "rf_we_DM_WB", 0 0, v0x130ed10_0; 1 drivers
v0x131a9c0_0 .net "rst_n", 0 0, v0x131b5f0_0; 1 drivers
v0x1312ae0_0 .net "src0", 15 0, L_0x1322100; 1 drivers
v0x131ad90_0 .net "src0sel_ID_EX", 1 0, v0x130f070_0; 1 drivers
v0x131ab10_0 .net "src1", 15 0, L_0x1322f30; 1 drivers
v0x131af90_0 .net "src1sel_ID_EX", 1 0, v0x130f1f0_0; 1 drivers
v0x131ae10_0 .net "stall_DM_WB", 0 0, L_0x1320200; 1 drivers
v0x131aee0_0 .net "stall_EX_DM", 0 0, L_0x1320160; 1 drivers
v0x131b1b0_0 .net "stall_ID_EX", 0 0, L_0x13200c0; 1 drivers
v0x131b2c0_0 .net "stall_IM_ID", 0 0, L_0x131ff60; 1 drivers
v0x131b010_0 .net "zr", 0 0, L_0x132d2a0; 1 drivers
L_0x132ce70 .part v0x130e3b0_0, 0, 4;
S_0x13102c0 .scope module, "mem_h" "two_way_mem_hierarchy" 3 50, 4 1, S_0x12e0ed0;
 .timescale 0 0;
L_0x131e250 .functor OR 1, v0x1311c40_0, v0x1311e20_0, C4<0>, C4<0>;
v0x1316e10_0 .alias "allow_hlt", 0 0, v0x1318670_0;
v0x1316ee0_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x1316f60_0 .alias "d_addr", 15 0, v0x1319540_0;
v0x1317070_0 .net "d_dirty", 0 0, L_0x131e2b0; 1 drivers
v0x1317120_0 .net "d_dirty_in", 0 0, v0x1311980_0; 1 drivers
v0x13171a0_0 .net "d_hit", 0 0, L_0x131da80; 1 drivers
v0x1317270_0 .net "d_rd_data", 63 0, L_0x131e750; 1 drivers
v0x1317340_0 .alias "d_rdy", 0 0, v0x1319190_0;
v0x1317410_0 .net "d_re", 0 0, v0x1311c40_0; 1 drivers
v0x13174e0_0 .net "d_sel", 1 0, v0x1311ce0_0; 1 drivers
v0x1317560_0 .net "d_tag", 8 0, L_0x131eb20; 1 drivers
v0x13175e0_0 .net "d_toggle", 0 0, L_0x131e250; 1 drivers
v0x1317660_0 .net "d_we", 0 0, v0x1311e20_0; 1 drivers
v0x1317730_0 .net "d_wr_data", 63 0, v0x1311f30_0; 1 drivers
v0x1317880_0 .alias "i_addr", 15 0, v0x13199b0_0;
v0x1317950_0 .net "i_dirty", 0 0, L_0x131c6c0; 1 drivers
v0x13177b0_0 .net "i_hit", 0 0, L_0x131be70; 1 drivers
v0x1317ab0_0 .net "i_rd_data", 63 0, L_0x131cbb0; 1 drivers
v0x13179d0_0 .alias "i_rdy", 0 0, v0x13198a0_0;
v0x1317bd0_0 .net "i_sel", 1 0, v0x1312050_0; 1 drivers
v0x1317b30_0 .net "i_tag", 8 0, L_0x131cfb0; 1 drivers
v0x1317d50_0 .net "i_toggle", 0 0, C4<1>; 1 drivers
v0x1317c50_0 .net "i_we", 0 0, v0x13123a0_0; 1 drivers
v0x1317ee0_0 .net "i_wr_data", 63 0, v0x1312420_0; 1 drivers
v0x1318030_0 .var "instr", 15 0;
v0x13180b0_0 .net "m_addr", 13 0, v0x1312300_0; 1 drivers
v0x1317f60_0 .net "m_rd_data", 63 0, v0x1310c70_0; 1 drivers
v0x1318210_0 .net "m_rdy", 0 0, v0x1310d10_0; 1 drivers
v0x1318180_0 .net "m_re", 0 0, v0x1312690_0; 1 drivers
v0x13183d0_0 .net "m_we", 0 0, v0x1312600_0; 1 drivers
v0x13182e0_0 .net "m_wr_data", 63 0, v0x1312810_0; 1 drivers
v0x13185a0_0 .var "rd_data", 15 0;
v0x1318450_0 .alias "re", 0 0, v0x1319330_0;
v0x13184d0_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x1318740_0 .alias "we", 0 0, v0x13194c0_0;
v0x1318810_0 .alias "wrt_data", 15 0, v0x1319f10_0;
E_0x13103b0 .event negedge, v0x12fcb30_0;
L_0x131d140 .part v0x130fda0_0, 2, 14;
L_0x131ecb0 .part v0x1305550_0, 2, 14;
S_0x1314af0 .scope module, "iCache" "two_way_cache" 4 24, 5 1, S_0x13102c0;
 .timescale 0 0;
L_0x130ce10 .functor AND 1, v0x13123a0_0, v0x1316b90_0, C4<1>, C4<1>;
L_0x131b6f0 .functor XNOR 1, v0x1316400_0, C4<1>, C4<0>, C4<0>;
L_0x131b750 .functor OR 1, C4<1>, v0x13123a0_0, C4<0>, C4<0>;
L_0x131b840 .functor AND 1, L_0x131b6f0, L_0x131b750, C4<1>, C4<1>;
L_0x131b990 .functor XNOR 1, v0x1316620_0, C4<1>, C4<0>, C4<0>;
L_0x131ba40 .functor OR 1, C4<1>, v0x13123a0_0, C4<0>, C4<0>;
L_0x131baf0 .functor AND 1, L_0x131b990, L_0x131ba40, C4<1>, C4<1>;
L_0x131c000 .functor XNOR 1, v0x1316400_0, C4<1>, C4<0>, C4<0>;
L_0x131c320 .functor AND 1, L_0x131c150, L_0x131c1f0, C4<1>, C4<1>;
L_0x131c560 .functor AND 1, L_0x131c3d0, L_0x131c470, C4<1>, C4<1>;
L_0x131c850 .functor XNOR 1, v0x1316400_0, C4<1>, C4<0>, C4<0>;
L_0x131c9a0 .functor XNOR 1, v0x1316400_0, C4<1>, C4<0>, C4<0>;
v0x1314f70_0 .net *"_s11", 0 0, L_0x131b8f0; 1 drivers
v0x1315030_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x13150d0_0 .net *"_s14", 0 0, L_0x131b990; 1 drivers
v0x1315170_0 .net *"_s16", 0 0, L_0x131ba40; 1 drivers
v0x1315220_0 .net *"_s18", 0 0, L_0x131baf0; 1 drivers
v0x13152c0_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x1315360_0 .net *"_s21", 0 0, L_0x131bbf0; 1 drivers
v0x1315400_0 .net *"_s22", 0 0, C4<0>; 1 drivers
v0x13154a0_0 .net *"_s24", 0 0, L_0x131bce0; 1 drivers
v0x1315540_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x13155e0_0 .net *"_s30", 0 0, L_0x131c000; 1 drivers
v0x1315680_0 .net *"_s33", 0 0, L_0x131c150; 1 drivers
v0x1315720_0 .net *"_s35", 0 0, L_0x131c1f0; 1 drivers
v0x13157c0_0 .net *"_s36", 0 0, L_0x131c320; 1 drivers
v0x13158e0_0 .net *"_s39", 0 0, L_0x131c3d0; 1 drivers
v0x1315980_0 .net *"_s4", 0 0, L_0x131b6f0; 1 drivers
v0x1315840_0 .net *"_s41", 0 0, L_0x131c470; 1 drivers
v0x1315ad0_0 .net *"_s42", 0 0, L_0x131c560; 1 drivers
v0x1315bf0_0 .net *"_s46", 0 0, C4<1>; 1 drivers
v0x1315c70_0 .net *"_s48", 0 0, L_0x131c850; 1 drivers
v0x1315b50_0 .net *"_s51", 63 0, L_0x131c900; 1 drivers
v0x1315da0_0 .net *"_s53", 63 0, L_0x131ca00; 1 drivers
v0x1315cf0_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x1315ee0_0 .net *"_s58", 0 0, L_0x131c9a0; 1 drivers
v0x1315e40_0 .net *"_s6", 0 0, L_0x131b750; 1 drivers
v0x1316030_0 .net *"_s61", 8 0, L_0x131cdf0; 1 drivers
v0x1315f80_0 .net *"_s63", 8 0, L_0x131ce90; 1 drivers
v0x1316190_0 .net *"_s8", 0 0, L_0x131b840; 1 drivers
v0x13160d0_0 .net "addr", 13 0, L_0x131d140; 1 drivers
v0x1316300_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x1316210_0 .alias "dirty", 0 0, v0x1317950_0;
v0x1316480_0 .alias "hit", 0 0, v0x13177b0_0;
v0x1316380_0 .var "line", 150 0;
v0x1316400_0 .var "match_hi", 0 0;
v0x1316620_0 .var "match_lo", 0 0;
v0x13166a0 .array "mem", 31 0, 150 0;
v0x1316500_0 .alias "rd_data", 63 0, v0x1317ab0_0;
v0x13165a0_0 .net "re", 0 0, C4<1>; 1 drivers
v0x1316860_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x13168e0_0 .alias "tag_out", 8 0, v0x1317b30_0;
v0x1316750_0 .alias "toggle", 0 0, v0x1317d50_0;
v0x13167d0_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x1316ae0_0 .alias "we", 0 0, v0x1317c50_0;
v0x1316b90_0 .var "we_del", 0 0;
v0x1316960_0 .net "we_filt", 0 0, L_0x130ce10; 1 drivers
v0x1316a00_0 .alias "wr_data", 63 0, v0x1317ee0_0;
v0x1316d90_0 .var "x", 6 0;
E_0x1314e60 .event edge, v0x1316380_0, v0x13160d0_0;
E_0x1314e90 .event edge, v0x13160d0_0, v0x13165a0_0, v0x12fcb30_0;
E_0x1314ec0/0 .event edge, v0x1316960_0, v0x12fcb30_0;
E_0x1314ec0/1 .event negedge, v0x12fd2e0_0;
E_0x1314ec0 .event/or E_0x1314ec0/0, E_0x1314ec0/1;
E_0x1314f10 .event edge, v0x13123a0_0;
L_0x131b8f0 .part v0x1316380_0, 149, 1;
L_0x131bbf0 .part v0x1316380_0, 74, 1;
L_0x131bce0 .functor MUXZ 1, C4<0>, L_0x131bbf0, L_0x131baf0, C4<>;
L_0x131be70 .functor MUXZ 1, L_0x131bce0, L_0x131b8f0, L_0x131b840, C4<>;
L_0x131c150 .part v0x1316380_0, 149, 1;
L_0x131c1f0 .part v0x1316380_0, 148, 1;
L_0x131c3d0 .part v0x1316380_0, 74, 1;
L_0x131c470 .part v0x1316380_0, 73, 1;
L_0x131c6c0 .functor MUXZ 1, L_0x131c560, L_0x131c320, L_0x131c000, C4<>;
L_0x131c900 .part v0x1316380_0, 75, 64;
L_0x131ca00 .part v0x1316380_0, 0, 64;
L_0x131cbb0 .functor MUXZ 64, L_0x131ca00, L_0x131c900, L_0x131c850, C4<>;
L_0x131cdf0 .part v0x1316380_0, 139, 9;
L_0x131ce90 .part v0x1316380_0, 64, 9;
L_0x131cfb0 .functor MUXZ 9, L_0x131ce90, L_0x131cdf0, L_0x131c9a0, C4<>;
S_0x1312bf0 .scope module, "dCache" "two_way_cache" 4 37, 5 1, S_0x13102c0;
 .timescale 0 0;
L_0x131c660 .functor AND 1, v0x1311e20_0, v0x13148d0_0, C4<1>, C4<1>;
L_0x131d270 .functor XNOR 1, v0x1314350_0, C4<1>, C4<0>, C4<0>;
L_0x131d320 .functor OR 1, v0x1311c40_0, v0x1311e20_0, C4<0>, C4<0>;
L_0x131d410 .functor AND 1, L_0x131d270, L_0x131d320, C4<1>, C4<1>;
L_0x131d5c0 .functor XNOR 1, v0x1314570_0, C4<1>, C4<0>, C4<0>;
L_0x131d620 .functor OR 1, v0x1311c40_0, v0x1311e20_0, C4<0>, C4<0>;
L_0x131d710 .functor AND 1, L_0x131d5c0, L_0x131d620, C4<1>, C4<1>;
L_0x131d560 .functor XNOR 1, v0x1314350_0, C4<1>, C4<0>, C4<0>;
L_0x131df10 .functor AND 1, L_0x131dd40, L_0x131dde0, C4<1>, C4<1>;
L_0x131e150 .functor AND 1, L_0x131dfc0, L_0x131e060, C4<1>, C4<1>;
L_0x131e3f0 .functor XNOR 1, v0x1314350_0, C4<1>, C4<0>, C4<0>;
L_0x131e540 .functor XNOR 1, v0x1314350_0, C4<1>, C4<0>, C4<0>;
v0x1312f40_0 .net *"_s11", 0 0, L_0x131d4c0; 1 drivers
v0x1312fc0_0 .net *"_s12", 0 0, C4<1>; 1 drivers
v0x1313040_0 .net *"_s14", 0 0, L_0x131d5c0; 1 drivers
v0x13130c0_0 .net *"_s16", 0 0, L_0x131d620; 1 drivers
v0x1313170_0 .net *"_s18", 0 0, L_0x131d710; 1 drivers
v0x1313210_0 .net *"_s2", 0 0, C4<1>; 1 drivers
v0x13132b0_0 .net *"_s21", 0 0, L_0x131d7c0; 1 drivers
v0x1313350_0 .net *"_s22", 0 0, C4<0>; 1 drivers
v0x13133f0_0 .net *"_s24", 0 0, L_0x131d8f0; 1 drivers
v0x1313490_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x1313530_0 .net *"_s30", 0 0, L_0x131d560; 1 drivers
v0x13135d0_0 .net *"_s33", 0 0, L_0x131dd40; 1 drivers
v0x1313670_0 .net *"_s35", 0 0, L_0x131dde0; 1 drivers
v0x1313710_0 .net *"_s36", 0 0, L_0x131df10; 1 drivers
v0x1313830_0 .net *"_s39", 0 0, L_0x131dfc0; 1 drivers
v0x13138d0_0 .net *"_s4", 0 0, L_0x131d270; 1 drivers
v0x1313790_0 .net *"_s41", 0 0, L_0x131e060; 1 drivers
v0x1313a20_0 .net *"_s42", 0 0, L_0x131e150; 1 drivers
v0x1313b40_0 .net *"_s46", 0 0, C4<1>; 1 drivers
v0x1313bc0_0 .net *"_s48", 0 0, L_0x131e3f0; 1 drivers
v0x1313aa0_0 .net *"_s51", 63 0, L_0x131e4a0; 1 drivers
v0x1313cf0_0 .net *"_s53", 63 0, L_0x131e5a0; 1 drivers
v0x1313c40_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x1313e30_0 .net *"_s58", 0 0, L_0x131e540; 1 drivers
v0x1313d90_0 .net *"_s6", 0 0, L_0x131d320; 1 drivers
v0x1313f80_0 .net *"_s61", 8 0, L_0x131e9e0; 1 drivers
v0x1313ed0_0 .net *"_s63", 8 0, L_0x131ea80; 1 drivers
v0x13140e0_0 .net *"_s8", 0 0, L_0x131d410; 1 drivers
v0x1314020_0 .net "addr", 13 0, L_0x131ecb0; 1 drivers
v0x1314250_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x1314160_0 .alias "dirty", 0 0, v0x1317070_0;
v0x13143d0_0 .alias "hit", 0 0, v0x13171a0_0;
v0x13142d0_0 .var "line", 150 0;
v0x1314350_0 .var "match_hi", 0 0;
v0x1314570_0 .var "match_lo", 0 0;
v0x13145f0 .array "mem", 31 0, 150 0;
v0x1314450_0 .alias "rd_data", 63 0, v0x1317270_0;
v0x13147a0_0 .alias "re", 0 0, v0x1317410_0;
v0x1314670_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x13146f0_0 .alias "tag_out", 8 0, v0x1317560_0;
v0x1314970_0 .alias "toggle", 0 0, v0x13175e0_0;
v0x13149f0_0 .alias "wdirty", 0 0, v0x1317120_0;
v0x1314820_0 .alias "we", 0 0, v0x1317660_0;
v0x13148d0_0 .var "we_del", 0 0;
v0x1314be0_0 .net "we_filt", 0 0, L_0x131c660; 1 drivers
v0x1314c60_0 .alias "wr_data", 63 0, v0x1317730_0;
v0x1314a70_0 .var "x", 6 0;
E_0x1312aa0 .event edge, v0x13142d0_0, v0x1314020_0;
E_0x1312e80 .event edge, v0x1314020_0, v0x1311c40_0, v0x12fcb30_0;
E_0x1312eb0/0 .event edge, v0x1314be0_0, v0x12fcb30_0;
E_0x1312eb0/1 .event negedge, v0x12fd2e0_0;
E_0x1312eb0 .event/or E_0x1312eb0/0, E_0x1312eb0/1;
E_0x1312ee0 .event edge, v0x1311e20_0;
L_0x131d4c0 .part v0x13142d0_0, 149, 1;
L_0x131d7c0 .part v0x13142d0_0, 74, 1;
L_0x131d8f0 .functor MUXZ 1, C4<0>, L_0x131d7c0, L_0x131d710, C4<>;
L_0x131da80 .functor MUXZ 1, L_0x131d8f0, L_0x131d4c0, L_0x131d410, C4<>;
L_0x131dd40 .part v0x13142d0_0, 149, 1;
L_0x131dde0 .part v0x13142d0_0, 148, 1;
L_0x131dfc0 .part v0x13142d0_0, 74, 1;
L_0x131e060 .part v0x13142d0_0, 73, 1;
L_0x131e2b0 .functor MUXZ 1, L_0x131e150, L_0x131df10, L_0x131d560, C4<>;
L_0x131e4a0 .part v0x13142d0_0, 75, 64;
L_0x131e5a0 .part v0x13142d0_0, 0, 64;
L_0x131e750 .functor MUXZ 64, L_0x131e5a0, L_0x131e4a0, L_0x131e3f0, C4<>;
L_0x131e9e0 .part v0x13142d0_0, 139, 9;
L_0x131ea80 .part v0x13142d0_0, 64, 9;
L_0x131eb20 .functor MUXZ 9, L_0x131ea80, L_0x131e9e0, L_0x131e540, C4<>;
S_0x1311260 .scope module, "controller" "two_way_cache_controller" 4 50, 6 1, S_0x13102c0;
 .timescale 0 0;
P_0x1311358 .param/l "DCACHE_TO_MEM" 6 24, C4<010>;
P_0x1311380 .param/l "IDLE" 6 22, C4<000>;
P_0x13113a8 .param/l "MEM_TO_DCACHE" 6 25, C4<011>;
P_0x13113d0 .param/l "MEM_TO_ICACHE" 6 28, C4<110>;
P_0x13113f8 .param/l "READ_DCACHE" 6 26, C4<100>;
P_0x1311420 .param/l "READ_ICACHE" 6 27, C4<101>;
P_0x1311448 .param/l "WRITE_DCACHE" 6 23, C4<001>;
v0x1310ff0_0 .var "allow_hlt", 0 0;
v0x1311740_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x130ae70_0 .alias "d_addr", 15 0, v0x1319540_0;
v0x13118d0_0 .alias "d_dirty_read", 0 0, v0x1317070_0;
v0x1311980_0 .var "d_dirty_write", 0 0;
v0x1311a20_0 .alias "d_hit", 0 0, v0x13171a0_0;
v0x1311b00_0 .alias "d_rd_data", 63 0, v0x1317270_0;
v0x1311ba0_0 .var "d_rdy", 0 0;
v0x1311c40_0 .var "d_re", 0 0;
v0x1311ce0_0 .var "d_sel", 1 0;
v0x1311d80_0 .alias "d_tag", 8 0, v0x1317560_0;
v0x1311e20_0 .var "d_we", 0 0;
v0x1311f30_0 .var "d_wr_data", 63 0;
v0x1311fd0_0 .alias "i_addr", 15 0, v0x13199b0_0;
v0x13120d0_0 .alias "i_hit", 0 0, v0x13177b0_0;
v0x1312150_0 .var "i_rdy", 0 0;
v0x1312050_0 .var "i_sel", 1 0;
v0x1312280_0 .alias "i_tag", 8 0, v0x1317b30_0;
v0x13123a0_0 .var "i_we", 0 0;
v0x1312420_0 .var "i_wr_data", 63 0;
v0x1312300_0 .var "m_addr", 13 0;
v0x1312550_0 .alias "m_rd_data", 63 0, v0x1317f60_0;
v0x13124a0_0 .alias "m_rdy", 0 0, v0x1318210_0;
v0x1312690_0 .var "m_re", 0 0;
v0x1312600_0 .var "m_we", 0 0;
v0x1312810_0 .var "m_wr_data", 63 0;
v0x1312740_0 .var "nextState", 2 0;
v0x1312970_0 .alias "re", 0 0, v0x1319330_0;
v0x13128e0_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x1312b70_0 .var "state", 2 0;
v0x13129f0_0 .alias "we", 0 0, v0x13194c0_0;
v0x1312cf0_0 .alias "wrt_data", 15 0, v0x1319f10_0;
E_0x13109a0/0 .event edge, v0x130fda0_0, v0x1310c70_0, v0x1311b00_0, v0x12fd9b0_0;
E_0x13109a0/1 .event edge, v0x1312b70_0, v0x130dd70_0, v0x1311a20_0, v0x13118d0_0;
E_0x13109a0/2 .event edge, v0x12fd910_0, v0x13120d0_0, v0x130a460_0, v0x1311d80_0;
E_0x13109a0/3 .event edge, v0x1310d10_0;
E_0x13109a0 .event/or E_0x13109a0/0, E_0x13109a0/1, E_0x13109a0/2, E_0x13109a0/3;
S_0x13103e0 .scope module, "memory" "unified_mem" 4 81, 7 2, S_0x13102c0;
 .timescale 0 0;
P_0x13104d8 .param/l "IDLE" 7 21, C4<00>;
P_0x1310500 .param/l "READ" 7 23, C4<10>;
P_0x1310528 .param/l "WRITE" 7 22, C4<01>;
v0x1310740_0 .alias "addr", 13 0, v0x13180b0_0;
v0x1310800_0 .var "addr_capture", 13 0;
v0x13108a0_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x1310920_0 .var "clr_cnt", 0 0;
v0x13109d0_0 .var "int_re", 0 0;
v0x1310a70_0 .var "int_we", 0 0;
v0x1310b50 .array "mem", 65535 0, 15 0;
v0x1310bd0_0 .var "nxt_state", 1 0;
v0x1310c70_0 .var "rd_data", 63 0;
v0x1310d10_0 .var "rdy", 0 0;
v0x1310db0_0 .alias "re", 0 0, v0x1318180_0;
v0x1310e50_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x1310ed0_0 .var "state", 1 0;
v0x1310f70_0 .var "wait_state_cnt", 1 0;
v0x1311090_0 .alias "wdata", 63 0, v0x13182e0_0;
v0x1311130_0 .alias "we", 0 0, v0x13183d0_0;
E_0x1310640 .event edge, v0x1310f70_0, v0x1311130_0, v0x1310db0_0, v0x1310ed0_0;
E_0x13106a0 .event edge, v0x13109d0_0, v0x12fcb30_0;
E_0x13106f0 .event edge, v0x1310a70_0, v0x12fcb30_0;
S_0x130f510 .scope module, "iPC" "pc" 3 57, 8 1, S_0x12e0ed0;
 .timescale 0 0;
v0x130f600_0 .net *"_s0", 31 0, L_0x131ee30; 1 drivers
v0x130f9a0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x130fa20_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x130faa0_0 .net *"_s6", 31 0, L_0x131f030; 1 drivers
v0x130fb20_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x130fba0_0 .alias "dst_ID_EX", 15 0, v0x13193b0_0;
v0x130fc20_0 .alias "flow_change_ID_EX", 0 0, v0x1319650_0;
v0x130fca0_0 .alias "i_rdy", 0 0, v0x13198a0_0;
v0x130fd20_0 .net "nxt_pc", 15 0, L_0x131f1e0; 1 drivers
v0x130fda0_0 .var "pc", 15 0;
v0x130fe20_0 .var "pc_EX_DM", 15 0;
v0x130fea0_0 .var "pc_ID_EX", 15 0;
v0x130ff20_0 .var "pc_IM_ID", 15 0;
v0x130ffa0_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x13100a0_0 .alias "stall_EX_DM", 0 0, v0x131aee0_0;
v0x13101b0_0 .alias "stall_ID_EX", 0 0, v0x131b1b0_0;
v0x1310020_0 .alias "stall_IM_ID", 0 0, v0x131b2c0_0;
L_0x131ee30 .concat [ 16 16 0 0], v0x130fda0_0, C4<0000000000000000>;
L_0x131f030 .arith/sum 32, L_0x131ee30, C4<00000000000000000000000000000001>;
L_0x131f1e0 .part L_0x131f030, 0, 16;
S_0x130b620 .scope module, "iID" "id" 3 78, 9 1, S_0x12e0ed0;
 .timescale 0 0;
P_0x130b718 .param/l "ADD" 10 5, C4<000>;
P_0x130b740 .param/l "ADDi" 10 17, C4<0000>;
P_0x130b768 .param/l "AND" 10 7, C4<010>;
P_0x130b790 .param/l "ANDi" 10 20, C4<0011>;
P_0x130b7b8 .param/l "BRi" 10 29, C4<1100>;
P_0x130b7e0 .param/l "HLTi" 10 32, C4<1111>;
P_0x130b808 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x130b830 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x130b858 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x130b880 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x130b8a8 .param/l "JALi" 10 30, C4<1101>;
P_0x130b8d0 .param/l "JRi" 10 31, C4<1110>;
P_0x130b8f8 .param/l "LHB" 10 12, C4<111>;
P_0x130b920 .param/l "LHBi" 10 27, C4<1010>;
P_0x130b948 .param/l "LLBi" 10 28, C4<1011>;
P_0x130b970 .param/l "LWi" 10 25, C4<1000>;
P_0x130b998 .param/l "NOR" 10 8, C4<011>;
P_0x130b9c0 .param/l "NORi" 10 21, C4<0100>;
P_0x130b9e8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x130ba10 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x130ba38 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x130ba60 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x130ba88 .param/l "SLL" 10 9, C4<100>;
P_0x130bab0 .param/l "SLLi" 10 22, C4<0101>;
P_0x130bad8 .param/l "SRA" 10 11, C4<110>;
P_0x130bb00 .param/l "SRAi" 10 24, C4<0111>;
P_0x130bb28 .param/l "SRL" 10 10, C4<101>;
P_0x130bb50 .param/l "SRLi" 10 23, C4<0110>;
P_0x130bb78 .param/l "SUB" 10 6, C4<001>;
P_0x130bba0 .param/l "SUBi" 10 19, C4<0010>;
P_0x130bbc8 .param/l "SWi" 10 26, C4<1001>;
L_0x131f2d0 .functor OR 1, v0x12fcd20_0, v0x130dcf0_0, C4<0>, C4<0>;
L_0x131f3c0 .functor OR 1, L_0x131f2d0, v0x130e1d0_0, C4<0>, C4<0>;
L_0x131f420 .functor OR 1, L_0x131f3c0, v0x130e150_0, C4<0>, C4<0>;
L_0x131f570 .functor AND 1, L_0x131f4d0, v0x130ee70_0, C4<1>, C4<1>;
L_0x131f710 .functor AND 1, L_0x131f620, v0x130eef0_0, C4<1>, C4<1>;
L_0x131f7c0 .functor OR 1, L_0x131f570, L_0x131f710, C4<0>, C4<0>;
L_0x131fbc0 .functor AND 1, v0x130ddf0_0, L_0x131fad0, C4<1>, C4<1>;
L_0x131fc70 .functor OR 1, L_0x131fbc0, v0x130e1d0_0, C4<0>, C4<0>;
L_0x131fdc0 .functor OR 1, L_0x131fc70, L_0x131f9e0, C4<0>, C4<0>;
L_0x131ff60 .functor OR 1, L_0x131fdc0, L_0x131fec0, C4<0>, C4<0>;
v0x130c730_0 .net *"_s0", 0 0, L_0x131f2d0; 1 drivers
v0x130c7f0_0 .net *"_s10", 0 0, L_0x131f620; 1 drivers
v0x130c890_0 .net *"_s12", 0 0, L_0x131f710; 1 drivers
v0x130c930_0 .net *"_s14", 0 0, L_0x131f7c0; 1 drivers
v0x130c9e0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x130ca80_0 .net *"_s2", 0 0, L_0x131f3c0; 1 drivers
v0x130cb60_0 .net *"_s21", 0 0, L_0x131fad0; 1 drivers
v0x130cc00_0 .net *"_s22", 0 0, L_0x131fbc0; 1 drivers
v0x130ccf0_0 .net *"_s24", 0 0, L_0x131fc70; 1 drivers
v0x130cd90_0 .net *"_s26", 0 0, L_0x131fdc0; 1 drivers
v0x130ce90_0 .net *"_s29", 0 0, L_0x131fec0; 1 drivers
v0x130cf30_0 .net *"_s6", 0 0, L_0x131f4d0; 1 drivers
v0x130d040_0 .net *"_s8", 0 0, L_0x131f570; 1 drivers
v0x130d0e0_0 .var "alu_func", 2 0;
v0x130d200_0 .var "alu_func_ID_EX", 2 0;
v0x130d280_0 .var "br_instr", 0 0;
v0x130d160_0 .var "br_instr_ID_EX", 0 0;
v0x130d3c0_0 .var "byp0_DM", 0 0;
v0x130d4e0_0 .var "byp0_EX", 0 0;
v0x130d560_0 .var "byp1_DM", 0 0;
v0x130d440_0 .var "byp1_EX", 0 0;
v0x130d690_0 .alias "cc_ID_EX", 2 0, v0x1318ea0_0;
v0x130d610_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x130d7d0_0 .var "clk_nv", 0 0;
v0x130d710_0 .var "clk_nv_ID_EX", 0 0;
v0x130d920_0 .var "clk_z", 0 0;
v0x130d850_0 .var "clk_z_ID_EX", 0 0;
v0x130da80_0 .var "dm_re", 0 0;
v0x130d9a0_0 .var "dm_re_EX_DM", 0 0;
v0x130dbf0_0 .var "dm_re_ID_EX", 0 0;
v0x130db00_0 .var "dm_we", 0 0;
v0x130dd70_0 .var "dm_we_EX_DM", 0 0;
v0x130dc70_0 .var "dm_we_ID_EX", 0 0;
v0x130dcf0_0 .var "flow_change_EX_DM", 0 0;
v0x130df10_0 .alias "flow_change_ID_EX", 0 0, v0x1319650_0;
v0x130df90_0 .net "flush", 0 0, L_0x131f420; 1 drivers
v0x130ddf0_0 .var "hlt", 0 0;
v0x130de70_0 .var "hlt_DM_WB", 0 0;
v0x130e150_0 .var "hlt_EX_DM", 0 0;
v0x130e1d0_0 .var "hlt_ID_EX", 0 0;
v0x130e010_0 .alias "i_rdy", 0 0, v0x13198a0_0;
v0x130e090_0 .alias "instr", 15 0, v0x13197f0_0;
v0x130e3b0_0 .var "instr_ID_EX", 11 0;
v0x130e430_0 .var "instr_IM_ID", 15 0;
v0x130e250_0 .var "jmp_imm", 0 0;
v0x130e2d0_0 .var "jmp_imm_EX_DM", 0 0;
v0x130e630_0 .var "jmp_imm_ID_EX", 0 0;
v0x130e6b0_0 .var "jmp_reg", 0 0;
v0x130e4b0_0 .var "jmp_reg_ID_EX", 0 0;
v0x130e560_0 .net "load_use_hazard", 0 0, L_0x131f9e0; 1 drivers
v0x130e8d0_0 .var "padd", 0 0;
v0x130e950_0 .var "padd_ID_EX", 0 0;
v0x130e730_0 .var "rf_dst_addr", 3 0;
v0x130e7b0_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x130eb90_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x130ec10_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x130e9d0_0 .var "rf_p0_addr", 3 0;
v0x130ea80_0 .var "rf_p1_addr", 3 0;
v0x130ee70_0 .var "rf_re0", 0 0;
v0x130eef0_0 .var "rf_re1", 0 0;
v0x130ec90_0 .var "rf_we", 0 0;
v0x130ed10_0 .var "rf_we_DM_WB", 0 0;
v0x130edc0_0 .var "rf_we_EX_DM", 0 0;
v0x130f170_0 .var "rf_we_ID_EX", 0 0;
v0x130ef70_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x130eff0_0 .var "src0sel", 1 0;
v0x130f070_0 .var "src0sel_ID_EX", 1 0;
v0x130f410_0 .var "src1sel", 1 0;
v0x130f1f0_0 .var "src1sel_ID_EX", 1 0;
v0x130f2a0_0 .alias "stall_DM_WB", 0 0, v0x131ae10_0;
v0x130f350_0 .alias "stall_EX_DM", 0 0, v0x131aee0_0;
v0x130f6d0_0 .alias "stall_ID_EX", 0 0, v0x131b1b0_0;
v0x130f490_0 .alias "stall_IM_ID", 0 0, v0x131b2c0_0;
E_0x130c6e0 .event edge, v0x130e430_0;
L_0x131f4d0 .cmp/eq 4, v0x130ec10_0, v0x130e9d0_0;
L_0x131f620 .cmp/eq 4, v0x130ec10_0, v0x130ea80_0;
L_0x131f9e0 .functor MUXZ 1, C4<0>, v0x130dbf0_0, L_0x131f7c0, C4<>;
L_0x131fad0 .reduce/nor L_0x131f420;
L_0x131fec0 .reduce/nor v0x1312150_0;
L_0x13200c0 .reduce/nor v0x1312150_0;
L_0x1320160 .reduce/nor v0x1312150_0;
L_0x1320200 .reduce/nor v0x1312150_0;
L_0x13203b0 .part v0x130e3b0_0, 9, 3;
S_0x130ac00 .scope module, "iRF" "rf" 3 93, 11 1, S_0x12e0ed0;
 .timescale 0 0;
v0x130adf0_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x130af00_0 .alias "dst", 15 0, v0x131aa40_0;
v0x130af80_0 .alias "dst_addr", 3 0, v0x131a430_0;
v0x130b020_0 .alias "hlt", 0 0, v0x1319770_0;
v0x130b0a0_0 .var/i "indx", 31 0;
v0x130b140 .array "mem", 15 0, 15 0;
v0x130b1c0_0 .var "p0", 15 0;
v0x130b240_0 .alias "p0_addr", 3 0, v0x131a6b0_0;
v0x130b310_0 .var "p1", 15 0;
v0x130b3c0_0 .alias "p1_addr", 3 0, v0x131a5d0_0;
v0x130b440_0 .alias "re0", 0 0, v0x131a870_0;
v0x130b4e0_0 .alias "re1", 0 0, v0x131a780_0;
v0x130b580_0 .alias "we", 0 0, v0x131a8f0_0;
E_0x130a8f0 .event posedge, v0x130b020_0;
E_0x130a940 .event edge, v0x130b3c0_0, v0x130b4e0_0, v0x12fcb30_0;
E_0x130ad10 .event edge, v0x130b240_0, v0x130b440_0, v0x12fcb30_0;
E_0x130ad60 .event edge, v0x12fdba0_0, v0x130af80_0, v0x130b580_0, v0x12fcb30_0;
S_0x1306950 .scope module, "ISRCMUX" "src_mux" 3 100, 12 1, S_0x12e0ed0;
 .timescale 0 0;
P_0x1306a48 .param/l "ADD" 10 5, C4<000>;
P_0x1306a70 .param/l "ADDi" 10 17, C4<0000>;
P_0x1306a98 .param/l "AND" 10 7, C4<010>;
P_0x1306ac0 .param/l "ANDi" 10 20, C4<0011>;
P_0x1306ae8 .param/l "BRi" 10 29, C4<1100>;
P_0x1306b10 .param/l "HLTi" 10 32, C4<1111>;
P_0x1306b38 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x1306b60 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x1306b88 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x1306bb0 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x1306bd8 .param/l "JALi" 10 30, C4<1101>;
P_0x1306c00 .param/l "JRi" 10 31, C4<1110>;
P_0x1306c28 .param/l "LHB" 10 12, C4<111>;
P_0x1306c50 .param/l "LHBi" 10 27, C4<1010>;
P_0x1306c78 .param/l "LLBi" 10 28, C4<1011>;
P_0x1306ca0 .param/l "LWi" 10 25, C4<1000>;
P_0x1306cc8 .param/l "NOR" 10 8, C4<011>;
P_0x1306cf0 .param/l "NORi" 10 21, C4<0100>;
P_0x1306d18 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x1306d40 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x1306d68 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x1306d90 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x1306db8 .param/l "SLL" 10 9, C4<100>;
P_0x1306de0 .param/l "SLLi" 10 22, C4<0101>;
P_0x1306e08 .param/l "SRA" 10 11, C4<110>;
P_0x1306e30 .param/l "SRAi" 10 24, C4<0111>;
P_0x1306e58 .param/l "SRL" 10 10, C4<101>;
P_0x1306e80 .param/l "SRLi" 10 23, C4<0110>;
P_0x1306ea8 .param/l "SUB" 10 6, C4<001>;
P_0x1306ed0 .param/l "SUBi" 10 19, C4<0010>;
P_0x1306ef8 .param/l "SWi" 10 26, C4<1001>;
v0x13081a0_0 .net "RF_p0", 15 0, L_0x13204f0; 1 drivers
v0x1308240_0 .net "RF_p1", 15 0, L_0x1320630; 1 drivers
v0x13082e0_0 .net *"_s0", 15 0, L_0x1320450; 1 drivers
v0x1308380_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x1308430_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x13084d0_0 .net *"_s14", 0 0, L_0x131f940; 1 drivers
v0x13085b0_0 .net *"_s16", 2 0, L_0x1320a20; 1 drivers
v0x1308650_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x1308740_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x13087e0_0 .net *"_s22", 0 0, L_0x13208d0; 1 drivers
v0x13088e0_0 .net *"_s25", 0 0, L_0x1320d80; 1 drivers
v0x1308980_0 .net *"_s26", 6 0, L_0x1320eb0; 1 drivers
v0x1308a90_0 .net *"_s29", 8 0, L_0x1321140; 1 drivers
v0x1308b30_0 .net *"_s30", 15 0, L_0x13211e0; 1 drivers
v0x1308c50_0 .net *"_s32", 2 0, L_0x1321280; 1 drivers
v0x1308cf0_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x1308bb0_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x1308e40_0 .net *"_s38", 0 0, L_0x1320bd0; 1 drivers
v0x1308f60_0 .net *"_s4", 15 0, L_0x1320590; 1 drivers
v0x1308fe0_0 .net *"_s41", 0 0, L_0x1321520; 1 drivers
v0x1308ec0_0 .net *"_s42", 3 0, L_0x13215c0; 1 drivers
v0x1309110_0 .net *"_s44", 15 0, L_0x13217d0; 1 drivers
v0x1309060_0 .net *"_s47", 0 0, L_0x1321870; 1 drivers
v0x1309250_0 .net *"_s48", 11 0, L_0x1321ac0; 1 drivers
v0x13091b0_0 .net *"_s51", 3 0, L_0x1321c70; 1 drivers
v0x13093a0_0 .net *"_s52", 15 0, L_0x1321a20; 1 drivers
v0x13092f0_0 .net *"_s54", 15 0, L_0x1321dc0; 1 drivers
v0x1309500_0 .net *"_s56", 15 0, L_0x1321f70; 1 drivers
v0x1309440_0 .net *"_s60", 2 0, L_0x13222c0; 1 drivers
v0x1309670_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x1309580_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x13097f0_0 .net *"_s66", 0 0, L_0x13213b0; 1 drivers
v0x13096f0_0 .net *"_s68", 2 0, L_0x13221a0; 1 drivers
v0x1309980_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x1309870_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x1309b20_0 .net *"_s74", 0 0, L_0x13223b0; 1 drivers
v0x1309a00_0 .net *"_s77", 0 0, L_0x1322530; 1 drivers
v0x1309aa0_0 .net *"_s78", 7 0, L_0x13229a0; 1 drivers
v0x1309ce0_0 .net *"_s8", 2 0, L_0x1320830; 1 drivers
v0x1309d60_0 .net *"_s81", 7 0, L_0x13228b0; 1 drivers
v0x1309ba0_0 .net *"_s82", 15 0, L_0x1322d80; 1 drivers
v0x1309c40_0 .net *"_s84", 15 0, L_0x1322c80; 1 drivers
v0x1309f40_0 .alias "byp0_DM", 0 0, v0x1318b60_0;
v0x1309fc0_0 .alias "byp0_EX", 0 0, v0x1318c30_0;
v0x1309de0_0 .alias "byp1_DM", 0 0, v0x1318d00_0;
v0x1309e80_0 .alias "byp1_EX", 0 0, v0x1318dd0_0;
v0x130a1c0_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x130a240_0 .alias "dst_DM_WB", 15 0, v0x131aa40_0;
v0x130a040_0 .alias "dst_EX_DM", 15 0, v0x1319540_0;
v0x130a0c0_0 .alias "imm_ID_EX", 11 0, v0x1319af0_0;
v0x130a140_0 .alias "p0", 15 0, v0x131a000_0;
v0x130a460_0 .var "p0_EX_DM", 15 0;
v0x130a2e0_0 .var "p0_ID_EX", 15 0;
v0x130a380_0 .alias "p1", 15 0, v0x131a180_0;
v0x130a6a0_0 .var "p1_ID_EX", 15 0;
v0x130a720_0 .alias "pc_ID_EX", 15 0, v0x131a500_0;
v0x130a4e0_0 .alias "src0", 15 0, v0x1312ae0_0;
v0x130a560_0 .alias "src0sel_ID_EX", 1 0, v0x131ad90_0;
v0x130a5e0_0 .alias "src1", 15 0, v0x131ab10_0;
v0x130a980_0 .alias "src1sel_ID_EX", 1 0, v0x131af90_0;
v0x130a7a0_0 .alias "stall_EX_DM", 0 0, v0x131aee0_0;
v0x130a870_0 .alias "stall_ID_EX", 0 0, v0x131b1b0_0;
L_0x1320450 .functor MUXZ 16, v0x130a2e0_0, v0x12fdba0_0, v0x130d3c0_0, C4<>;
L_0x13204f0 .functor MUXZ 16, L_0x1320450, v0x1305550_0, v0x130d4e0_0, C4<>;
L_0x1320590 .functor MUXZ 16, v0x130a6a0_0, v0x12fdba0_0, v0x130d560_0, C4<>;
L_0x1320630 .functor MUXZ 16, L_0x1320590, v0x1305550_0, v0x130d440_0, C4<>;
L_0x1320830 .concat [ 2 1 0 0], v0x130f070_0, C4<0>;
L_0x131f940 .cmp/eq 3, L_0x1320830, C4<000>;
L_0x1320a20 .concat [ 2 1 0 0], v0x130f070_0, C4<0>;
L_0x13208d0 .cmp/eq 3, L_0x1320a20, C4<001>;
L_0x1320d80 .part v0x130e3b0_0, 8, 1;
LS_0x1320eb0_0_0 .concat [ 1 1 1 1], L_0x1320d80, L_0x1320d80, L_0x1320d80, L_0x1320d80;
LS_0x1320eb0_0_4 .concat [ 1 1 1 0], L_0x1320d80, L_0x1320d80, L_0x1320d80;
L_0x1320eb0 .concat [ 4 3 0 0], LS_0x1320eb0_0_0, LS_0x1320eb0_0_4;
L_0x1321140 .part v0x130e3b0_0, 0, 9;
L_0x13211e0 .concat [ 9 7 0 0], L_0x1321140, L_0x1320eb0;
L_0x1321280 .concat [ 2 1 0 0], v0x130f070_0, C4<0>;
L_0x1320bd0 .cmp/eq 3, L_0x1321280, C4<010>;
L_0x1321520 .part v0x130e3b0_0, 11, 1;
L_0x13215c0 .concat [ 1 1 1 1], L_0x1321520, L_0x1321520, L_0x1321520, L_0x1321520;
L_0x13217d0 .concat [ 12 4 0 0], v0x130e3b0_0, L_0x13215c0;
L_0x1321870 .part v0x130e3b0_0, 3, 1;
LS_0x1321ac0_0_0 .concat [ 1 1 1 1], L_0x1321870, L_0x1321870, L_0x1321870, L_0x1321870;
LS_0x1321ac0_0_4 .concat [ 1 1 1 1], L_0x1321870, L_0x1321870, L_0x1321870, L_0x1321870;
LS_0x1321ac0_0_8 .concat [ 1 1 1 1], L_0x1321870, L_0x1321870, L_0x1321870, L_0x1321870;
L_0x1321ac0 .concat [ 4 4 4 0], LS_0x1321ac0_0_0, LS_0x1321ac0_0_4, LS_0x1321ac0_0_8;
L_0x1321c70 .part v0x130e3b0_0, 0, 4;
L_0x1321a20 .concat [ 4 12 0 0], L_0x1321c70, L_0x1321ac0;
L_0x1321dc0 .functor MUXZ 16, L_0x1321a20, L_0x13217d0, L_0x1320bd0, C4<>;
L_0x1321f70 .functor MUXZ 16, L_0x1321dc0, L_0x13211e0, L_0x13208d0, C4<>;
L_0x1322100 .functor MUXZ 16, L_0x1321f70, L_0x13204f0, L_0x131f940, C4<>;
L_0x13222c0 .concat [ 2 1 0 0], v0x130f1f0_0, C4<0>;
L_0x13213b0 .cmp/eq 3, L_0x13222c0, C4<000>;
L_0x13221a0 .concat [ 2 1 0 0], v0x130f1f0_0, C4<0>;
L_0x13223b0 .cmp/eq 3, L_0x13221a0, C4<010>;
L_0x1322530 .part v0x130e3b0_0, 7, 1;
LS_0x13229a0_0_0 .concat [ 1 1 1 1], L_0x1322530, L_0x1322530, L_0x1322530, L_0x1322530;
LS_0x13229a0_0_4 .concat [ 1 1 1 1], L_0x1322530, L_0x1322530, L_0x1322530, L_0x1322530;
L_0x13229a0 .concat [ 4 4 0 0], LS_0x13229a0_0_0, LS_0x13229a0_0_4;
L_0x13228b0 .part v0x130e3b0_0, 0, 8;
L_0x1322d80 .concat [ 8 8 0 0], L_0x13228b0, L_0x13229a0;
L_0x1322c80 .functor MUXZ 16, L_0x1322d80, v0x130fea0_0, L_0x13223b0, C4<>;
L_0x1322f30 .functor MUXZ 16, L_0x1322c80, L_0x1320630, L_0x13213b0, C4<>;
S_0x12fdce0 .scope module, "iALU" "alu" 3 114, 13 1, S_0x12e0ed0;
 .timescale 0 0;
P_0x12fddd8 .param/l "ADD" 10 5, C4<000>;
P_0x12fde00 .param/l "ADDi" 10 17, C4<0000>;
P_0x12fde28 .param/l "AND" 10 7, C4<010>;
P_0x12fde50 .param/l "ANDi" 10 20, C4<0011>;
P_0x12fde78 .param/l "BRi" 10 29, C4<1100>;
P_0x12fdea0 .param/l "HLTi" 10 32, C4<1111>;
P_0x12fdec8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x12fdef0 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x12fdf18 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x12fdf40 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x12fdf68 .param/l "JALi" 10 30, C4<1101>;
P_0x12fdf90 .param/l "JRi" 10 31, C4<1110>;
P_0x12fdfb8 .param/l "LHB" 10 12, C4<111>;
P_0x12fdfe0 .param/l "LHBi" 10 27, C4<1010>;
P_0x12fe008 .param/l "LLBi" 10 28, C4<1011>;
P_0x12fe030 .param/l "LWi" 10 25, C4<1000>;
P_0x12fe058 .param/l "NOR" 10 8, C4<011>;
P_0x12fe080 .param/l "NORi" 10 21, C4<0100>;
P_0x12fe0a8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x12fe0d0 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x12fe0f8 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x12fe120 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x12fe148 .param/l "SLL" 10 9, C4<100>;
P_0x12fe170 .param/l "SLLi" 10 22, C4<0101>;
P_0x12fe198 .param/l "SRA" 10 11, C4<110>;
P_0x12fe1c0 .param/l "SRAi" 10 24, C4<0111>;
P_0x12fe1e8 .param/l "SRL" 10 10, C4<101>;
P_0x12fe210 .param/l "SRLi" 10 23, C4<0110>;
P_0x12fe238 .param/l "SUB" 10 6, C4<001>;
P_0x12fe260 .param/l "SUBi" 10 19, C4<0010>;
P_0x12fe288 .param/l "SWi" 10 26, C4<1001>;
L_0x1323330 .functor NOT 16, L_0x1322100, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1323de0 .functor NOT 1, L_0x1324cf0, C4<0>, C4<0>, C4<0>;
L_0x1324ba0 .functor AND 1, L_0x1323de0, L_0x1324ea0, C4<1>, C4<1>;
L_0x1324de0 .functor AND 1, L_0x1324ba0, L_0x1325020, C4<1>, C4<1>;
L_0x1325590 .functor NOT 1, L_0x13250c0, C4<0>, C4<0>, C4<0>;
L_0x1325640 .functor AND 1, L_0x1325410, L_0x1325590, C4<1>, C4<1>;
L_0x13254b0 .functor NOT 1, L_0x1325780, C4<0>, C4<0>, C4<0>;
L_0x1325910 .functor AND 1, L_0x1325640, L_0x13254b0, C4<1>, C4<1>;
L_0x1325820 .functor NOT 1, L_0x1325c60, C4<0>, C4<0>, C4<0>;
L_0x1325ef0 .functor AND 1, L_0x1325820, L_0x1325e50, C4<1>, C4<1>;
L_0x1323f20 .functor AND 1, L_0x1325ef0, L_0x1326050, C4<1>, C4<1>;
L_0x13262a0 .functor NOT 1, L_0x1326200, C4<0>, C4<0>, C4<0>;
L_0x1325ff0 .functor AND 1, L_0x1326480, L_0x13262a0, C4<1>, C4<1>;
L_0x1326520 .functor NOT 1, L_0x1326730, C4<0>, C4<0>, C4<0>;
L_0x13265d0 .functor AND 1, L_0x1325ff0, L_0x1326520, C4<1>, C4<1>;
L_0x1324f40 .functor AND 1, L_0x13271f0, L_0x13275f0, C4<1>, C4<1>;
L_0x1327480 .functor NOT 1, L_0x13278d0, C4<0>, C4<0>, C4<0>;
L_0x1327530 .functor AND 1, L_0x1324f40, L_0x1327480, C4<1>, C4<1>;
L_0x130e350 .functor NOT 1, L_0x1327de0, C4<0>, C4<0>, C4<0>;
L_0x130da20 .functor AND 1, L_0x130e350, L_0x13279c0, C4<1>, C4<1>;
L_0x13144d0 .functor AND 1, L_0x130da20, L_0x1327b90, C4<1>, C4<1>;
L_0x1327d20 .functor OR 1, L_0x1327c30, L_0x1326fb0, C4<0>, C4<0>;
L_0x1329b30 .functor AND 16, L_0x1322f30, L_0x1322100, C4<1111111111111111>, C4<1111111111111111>;
L_0x132b020 .functor OR 16, L_0x1322f30, L_0x1322100, C4<0000000000000000>, C4<0000000000000000>;
L_0x132b080 .functor NOT 16, L_0x132b020, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x132bb40 .functor OR 1, L_0x132b4e0, L_0x132ba00, C4<0>, C4<0>;
v0x12fed80_0 .net *"_s0", 3 0, L_0x13230f0; 1 drivers
v0x12fee20_0 .net *"_s104", 0 0, L_0x1325c60; 1 drivers
v0x12feec0_0 .net *"_s105", 0 0, L_0x1325820; 1 drivers
v0x12fef60_0 .net *"_s108", 0 0, L_0x1325e50; 1 drivers
v0x12fefe0_0 .net *"_s109", 0 0, L_0x1325ef0; 1 drivers
v0x12ff080_0 .net *"_s112", 0 0, L_0x1326050; 1 drivers
v0x12ff160_0 .net *"_s113", 0 0, L_0x1323f20; 1 drivers
v0x12ff200_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x12ff2f0_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x12ff390_0 .net *"_s12", 3 0, L_0x1323510; 1 drivers
v0x12ff490_0 .net *"_s122", 0 0, L_0x1326480; 1 drivers
v0x12ff530_0 .net *"_s124", 0 0, L_0x1326200; 1 drivers
v0x12ff640_0 .net *"_s125", 0 0, L_0x13262a0; 1 drivers
v0x12ff6e0_0 .net *"_s127", 0 0, L_0x1325ff0; 1 drivers
v0x12ff800_0 .net *"_s130", 0 0, L_0x1326730; 1 drivers
v0x12ff8a0_0 .net *"_s131", 0 0, L_0x1326520; 1 drivers
v0x12ff760_0 .net *"_s133", 0 0, L_0x13265d0; 1 drivers
v0x12ff9f0_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x12ffb10_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x12ffb90_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x12ffa70_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x12ffcc0_0 .net *"_s145", 7 0, L_0x1326a20; 1 drivers
v0x12ffc10_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x12ffe00_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x12ffd60_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x12fff50_0 .net *"_s153", 7 0, L_0x1326c40; 1 drivers
v0x12ffea0_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x13000b0_0 .net *"_s162", 0 0, L_0x13271f0; 1 drivers
v0x12ffff0_0 .net *"_s164", 0 0, L_0x13275f0; 1 drivers
v0x1300220_0 .net *"_s165", 0 0, L_0x1324f40; 1 drivers
v0x1300130_0 .net *"_s168", 0 0, L_0x13278d0; 1 drivers
v0x13003a0_0 .net *"_s169", 0 0, L_0x1327480; 1 drivers
v0x13002a0_0 .net *"_s171", 0 0, L_0x1327530; 1 drivers
v0x1300530_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x1300420_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x13006d0_0 .net *"_s18", 0 0, L_0x13231e0; 1 drivers
v0x13005b0_0 .net *"_s180", 0 0, L_0x1327de0; 1 drivers
v0x1300650_0 .net *"_s181", 0 0, L_0x130e350; 1 drivers
v0x1300890_0 .net *"_s184", 0 0, L_0x130d300; 1 drivers
v0x1300910_0 .net *"_s186", 0 0, L_0x13279c0; 1 drivers
v0x1300750_0 .net *"_s187", 0 0, L_0x130da20; 1 drivers
v0x13007f0_0 .net *"_s190", 0 0, L_0x1327b90; 1 drivers
v0x1300af0_0 .net *"_s191", 0 0, L_0x13144d0; 1 drivers
v0x1300b70_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x1300990_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x1300a30_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x1300d70_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x1300df0_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x1300c10_0 .net *"_s203", 15 0, L_0x1328050; 1 drivers
v0x1300cb0_0 .net *"_s210", 0 0, L_0x13283a0; 1 drivers
v0x1301010_0 .net *"_s212", 14 0, L_0x1328440; 1 drivers
v0x1301090_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x1300e90_0 .net *"_s215", 15 0, L_0x13281e0; 1 drivers
v0x1300f30_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x13012d0_0 .net *"_s220", 0 0, L_0x1327f20; 1 drivers
v0x1301350_0 .net *"_s222", 13 0, L_0x13284e0; 1 drivers
v0x1301110_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x13011b0_0 .net *"_s225", 15 0, L_0x13287b0; 1 drivers
v0x1301250_0 .net *"_s230", 0 0, L_0x13288f0; 1 drivers
v0x13015d0_0 .net *"_s232", 11 0, L_0x1328990; 1 drivers
v0x13013f0_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x1301490_0 .net *"_s235", 15 0, L_0x13285d0; 1 drivers
v0x1301530_0 .net *"_s240", 0 0, L_0x1328c60; 1 drivers
v0x1301870_0 .net *"_s242", 7 0, L_0x1329220; 1 drivers
v0x1301670_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x1301710_0 .net *"_s245", 15 0, L_0x1329000; 1 drivers
v0x13017b0_0 .net *"_s249", 3 0, L_0x13295a0; 1 drivers
v0x1301b10_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x1301910_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x13019b0_0 .net *"_s255", 0 0, L_0x1328e50; 1 drivers
v0x1301a50_0 .net *"_s258", 0 0, L_0x13292c0; 1 drivers
v0x1301dd0_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x1301b90_0 .net *"_s264", 0 0, L_0x1329450; 1 drivers
v0x1301c30_0 .net *"_s266", 14 0, L_0x1329690; 1 drivers
v0x1301cd0_0 .net *"_s267", 15 0, L_0x1329730; 1 drivers
v0x13020b0_0 .net *"_s272", 0 0, L_0x1326140; 1 drivers
v0x1301e50_0 .net *"_s273", 1 0, L_0x1329960; 1 drivers
v0x1301ef0_0 .net *"_s276", 13 0, L_0x1329cf0; 1 drivers
v0x1301f90_0 .net *"_s277", 15 0, L_0x1329d90; 1 drivers
v0x1302030_0 .net *"_s282", 0 0, L_0x132a470; 1 drivers
v0x13023c0_0 .net *"_s283", 3 0, L_0x132a180; 1 drivers
v0x1302440_0 .net *"_s286", 11 0, L_0x132a330; 1 drivers
v0x1302150_0 .net *"_s287", 15 0, L_0x132a7d0; 1 drivers
v0x13021f0_0 .net *"_s292", 0 0, L_0x132a5b0; 1 drivers
v0x1302290_0 .net *"_s293", 7 0, L_0x132ac30; 1 drivers
v0x1302330_0 .net *"_s296", 7 0, L_0x132a220; 1 drivers
v0x13027a0_0 .net *"_s297", 15 0, L_0x132a960; 1 drivers
v0x1302840_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x13024e0_0 .net *"_s30", 7 0, L_0x1323c00; 1 drivers
v0x1302580_0 .net *"_s301", 3 0, L_0x132b1d0; 1 drivers
v0x1302620_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x13026c0_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x1302bb0_0 .net *"_s307", 0 0, L_0x132b100; 1 drivers
v0x1302c30_0 .net *"_s309", 15 0, L_0x1329b30; 1 drivers
v0x13028e0_0 .net *"_s31", 8 0, L_0x1323cf0; 1 drivers
v0x1302980_0 .net *"_s311", 3 0, L_0x1329b90; 1 drivers
v0x1302a20_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x1302ac0_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x1302fd0_0 .net *"_s317", 0 0, L_0x132aee0; 1 drivers
v0x1303050_0 .net *"_s319", 15 0, L_0x132b020; 1 drivers
v0x1302cb0_0 .net *"_s321", 15 0, L_0x132b080; 1 drivers
v0x1302d50_0 .net *"_s323", 3 0, L_0x132b800; 1 drivers
v0x1302df0_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x1302e90_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x1302f30_0 .net *"_s329", 0 0, L_0x132b270; 1 drivers
v0x1303420_0 .net *"_s331", 3 0, L_0x132b3b0; 1 drivers
v0x13030f0_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x1303190_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x1303230_0 .net *"_s337", 0 0, L_0x132b4e0; 1 drivers
v0x13032d0_0 .net *"_s339", 3 0, L_0x132b620; 1 drivers
v0x1303370_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x1303820_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x13034c0_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x1303560_0 .net *"_s345", 0 0, L_0x132ba00; 1 drivers
v0x1303600_0 .net *"_s347", 0 0, L_0x132bb40; 1 drivers
v0x13036a0_0 .net *"_s349", 3 0, L_0x132c270; 1 drivers
v0x1303740_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x1303c50_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x13038a0_0 .net *"_s355", 0 0, L_0x132bc90; 1 drivers
v0x1303920_0 .net *"_s358", 7 0, L_0x132bdd0; 1 drivers
v0x13039c0_0 .net *"_s36", 7 0, L_0x1323e80; 1 drivers
v0x1303a60_0 .net *"_s360", 7 0, L_0x132c670; 1 drivers
v0x1303b00_0 .net *"_s361", 15 0, L_0x132c820; 1 drivers
v0x1303ba0_0 .net *"_s363", 15 0, L_0x132c310; 1 drivers
v0x13040c0_0 .net *"_s365", 15 0, L_0x132c4a0; 1 drivers
v0x1304160_0 .net *"_s367", 15 0, L_0x132cc40; 1 drivers
v0x1303cd0_0 .net *"_s369", 15 0, L_0x132cdd0; 1 drivers
v0x1303d70_0 .net *"_s37", 8 0, L_0x1323fb0; 1 drivers
v0x1303e10_0 .net *"_s371", 15 0, L_0x132c9b0; 1 drivers
v0x1303eb0_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x1303f50_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x1303ff0_0 .net *"_s41", 8 0, L_0x1323860; 1 drivers
v0x1304610_0 .net *"_s43", 8 0, L_0x13242b0; 1 drivers
v0x1304690_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x13041e0_0 .net *"_s47", 8 0, L_0x1324430; 1 drivers
v0x1304260_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x1304300_0 .net *"_s54", 7 0, L_0x1324790; 1 drivers
v0x13043a0_0 .net *"_s56", 7 0, L_0x1324830; 1 drivers
v0x1304440_0 .net *"_s57", 7 0, L_0x1324970; 1 drivers
v0x13044e0_0 .net *"_s59", 7 0, L_0x1324a60; 1 drivers
v0x1304580_0 .net *"_s6", 0 0, L_0x1322720; 1 drivers
v0x1304b80_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x1304710_0 .net *"_s66", 0 0, L_0x1324cf0; 1 drivers
v0x13047b0_0 .net *"_s67", 0 0, L_0x1323de0; 1 drivers
v0x1304850_0 .net *"_s70", 0 0, L_0x1324ea0; 1 drivers
v0x13048f0_0 .net *"_s71", 0 0, L_0x1324ba0; 1 drivers
v0x1304990_0 .net *"_s74", 0 0, L_0x1325020; 1 drivers
v0x1304a30_0 .net *"_s75", 0 0, L_0x1324de0; 1 drivers
v0x1304ad0_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x13050b0_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x1304c00_0 .net *"_s8", 15 0, L_0x1323330; 1 drivers
v0x1304ca0_0 .net *"_s84", 0 0, L_0x1325410; 1 drivers
v0x1304d40_0 .net *"_s86", 0 0, L_0x13250c0; 1 drivers
v0x1304de0_0 .net *"_s87", 0 0, L_0x1325590; 1 drivers
v0x1304e80_0 .net *"_s89", 0 0, L_0x1325640; 1 drivers
v0x1304f20_0 .net *"_s92", 0 0, L_0x1325780; 1 drivers
v0x1304fc0_0 .net *"_s93", 0 0, L_0x13254b0; 1 drivers
v0x1305620_0 .net *"_s95", 0 0, L_0x1325910; 1 drivers
v0x1305130_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x13051b0_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x1305250_0 .net "cin", 0 0, L_0x1323680; 1 drivers
v0x13052f0_0 .net "cin_real_right_to_left", 0 0, L_0x13240e0; 1 drivers
v0x1305390_0 .net "cin_right_to_left", 0 0, L_0x1323a70; 1 drivers
v0x1305430_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x13054b0_0 .alias "dst", 15 0, v0x13193b0_0;
v0x1305550_0 .var "dst_EX_DM", 15 0;
v0x1305be0_0 .alias "func", 2 0, v0x13189c0_0;
v0x1305c60_0 .net "left_sat_neg", 0 0, L_0x13245f0; 1 drivers
v0x13056a0_0 .net "left_sat_pos", 0 0, L_0x1325260; 1 drivers
v0x1305740_0 .net "left_sum", 7 0, L_0x1324c00; 1 drivers
v0x13057e0_0 .net "left_sum_sat", 7 0, L_0x1326860; 1 drivers
v0x1305880_0 .alias "neg", 0 0, v0x1319e40_0;
v0x1305900_0 .alias "ov", 0 0, v0x1319d60_0;
v0x13059b0_0 .alias "padd", 0 0, v0x131a0d0_0;
v0x1305a30_0 .net "right_sat_neg", 0 0, L_0x1325a60; 1 drivers
v0x1305ab0_0 .net "right_sat_pos", 0 0, L_0x1326350; 1 drivers
v0x1305b50_0 .net "right_sum", 7 0, L_0x1323b10; 1 drivers
v0x1306270_0 .net "right_sum_sat", 7 0, L_0x1326dc0; 1 drivers
v0x1305ce0_0 .net "sat_neg", 0 0, L_0x1326fb0; 1 drivers
v0x1305d80_0 .net "sat_pos", 0 0, L_0x1327c30; 1 drivers
v0x1305e20_0 .net "shamt", 3 0, L_0x132ce70; 1 drivers
v0x1305ec0_0 .net "shft_in", 0 0, L_0x1329360; 1 drivers
v0x1305f60_0 .net "shft_l", 15 0, L_0x1329140; 1 drivers
v0x1306000_0 .net "shft_l1", 15 0, L_0x1327e80; 1 drivers
v0x13060a0_0 .net "shft_l2", 15 0, L_0x1328b20; 1 drivers
v0x1306140_0 .net "shft_l4", 15 0, L_0x1328710; 1 drivers
v0x13061e0_0 .net "shft_r", 15 0, L_0x132aaa0; 1 drivers
v0x13068d0_0 .net "shft_r1", 15 0, L_0x1329870; 1 drivers
v0x1306310_0 .net "shft_r2", 15 0, L_0x1329e80; 1 drivers
v0x13063b0_0 .net "shft_r4", 15 0, L_0x132a8c0; 1 drivers
v0x1306450_0 .alias "src0", 15 0, v0x1312ae0_0;
v0x13064f0_0 .net "src0_2s_cmp", 15 0, L_0x1323420; 1 drivers
v0x1306590_0 .alias "src1", 15 0, v0x131ab10_0;
v0x1306630_0 .alias "stall_EX_DM", 0 0, v0x131aee0_0;
v0x13066e0_0 .net "sum", 15 0, L_0x1327150; 1 drivers
v0x1306760_0 .net "sum_padd", 15 0, L_0x1327340; 1 drivers
v0x1306800_0 .net "sum_sat", 15 0, L_0x1328140; 1 drivers
v0x1306f80_0 .alias "zr", 0 0, v0x131b010_0;
L_0x13230f0 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x1322720 .cmp/eq 4, L_0x13230f0, C4<0001>;
L_0x1323420 .functor MUXZ 16, L_0x1322100, L_0x1323330, L_0x1322720, C4<>;
L_0x1323510 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x13231e0 .cmp/eq 4, L_0x1323510, C4<0001>;
L_0x1323680 .functor MUXZ 1, C4<0>, C4<1>, L_0x13231e0, C4<>;
L_0x1323a70 .part L_0x1324430, 8, 1;
L_0x1323b10 .part L_0x1324430, 0, 8;
L_0x1323c00 .part L_0x1323420, 0, 8;
L_0x1323cf0 .concat [ 8 1 0 0], L_0x1323c00, C4<0>;
L_0x1323e80 .part L_0x1322f30, 0, 8;
L_0x1323fb0 .concat [ 8 1 0 0], L_0x1323e80, C4<0>;
L_0x1323860 .arith/sum 9, L_0x1323cf0, L_0x1323fb0;
L_0x13242b0 .concat [ 1 8 0 0], L_0x1323680, C4<00000000>;
L_0x1324430 .arith/sum 9, L_0x1323860, L_0x13242b0;
L_0x13240e0 .functor MUXZ 1, L_0x1323a70, C4<0>, v0x130e950_0, C4<>;
L_0x1324790 .part L_0x1323420, 8, 8;
L_0x1324830 .part L_0x1322f30, 8, 8;
L_0x1324970 .arith/sum 8, L_0x1324790, L_0x1324830;
L_0x1324a60 .concat [ 1 7 0 0], L_0x13240e0, C4<0000000>;
L_0x1324c00 .arith/sum 8, L_0x1324970, L_0x1324a60;
L_0x1324cf0 .part L_0x1324c00, 7, 1;
L_0x1324ea0 .part L_0x1323420, 15, 1;
L_0x1325020 .part L_0x1322f30, 15, 1;
L_0x13245f0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1324de0, C4<>;
L_0x1325410 .part L_0x1324c00, 7, 1;
L_0x13250c0 .part L_0x1323420, 15, 1;
L_0x1325780 .part L_0x1322f30, 15, 1;
L_0x1325260 .functor MUXZ 1, C4<0>, C4<1>, L_0x1325910, C4<>;
L_0x1325c60 .part L_0x1323b10, 7, 1;
L_0x1325e50 .part L_0x1323420, 7, 1;
L_0x1326050 .part L_0x1322f30, 7, 1;
L_0x1325a60 .functor MUXZ 1, C4<0>, C4<1>, L_0x1323f20, C4<>;
L_0x1326480 .part L_0x1323b10, 7, 1;
L_0x1326200 .part L_0x1323420, 7, 1;
L_0x1326730 .part L_0x1322f30, 7, 1;
L_0x1326350 .functor MUXZ 1, C4<0>, C4<1>, L_0x13265d0, C4<>;
L_0x1326a20 .functor MUXZ 8, L_0x1324c00, C4<10000000>, L_0x13245f0, C4<>;
L_0x1326860 .functor MUXZ 8, L_0x1326a20, C4<01111111>, L_0x1325260, C4<>;
L_0x1326c40 .functor MUXZ 8, L_0x1323b10, C4<10000000>, L_0x1325a60, C4<>;
L_0x1326dc0 .functor MUXZ 8, L_0x1326c40, C4<01111111>, L_0x1326350, C4<>;
L_0x1327340 .concat [ 8 8 0 0], L_0x1326dc0, L_0x1326860;
L_0x1327150 .concat [ 8 8 0 0], L_0x1323b10, L_0x1324c00;
L_0x13271f0 .part L_0x1322f30, 15, 1;
L_0x13275f0 .part L_0x1323420, 15, 1;
L_0x13278d0 .part L_0x1327150, 15, 1;
L_0x1326fb0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1327530, C4<>;
L_0x1327de0 .part L_0x1322f30, 15, 1;
L_0x130d300 .part L_0x1323420, 15, 1;
L_0x13279c0 .reduce/nor L_0x130d300;
L_0x1327b90 .part L_0x1327150, 15, 1;
L_0x1327c30 .functor MUXZ 1, C4<0>, C4<1>, L_0x13144d0, C4<>;
L_0x1328050 .functor MUXZ 16, L_0x1327150, C4<1000000000000000>, L_0x1326fb0, C4<>;
L_0x1328140 .functor MUXZ 16, L_0x1328050, C4<0111111111111111>, L_0x1327c30, C4<>;
L_0x13283a0 .part L_0x132ce70, 0, 1;
L_0x1328440 .part L_0x1322f30, 0, 15;
L_0x13281e0 .concat [ 1 15 0 0], C4<0>, L_0x1328440;
L_0x1327e80 .functor MUXZ 16, L_0x1322f30, L_0x13281e0, L_0x13283a0, C4<>;
L_0x1327f20 .part L_0x132ce70, 1, 1;
L_0x13284e0 .part L_0x1327e80, 0, 14;
L_0x13287b0 .concat [ 2 14 0 0], C4<00>, L_0x13284e0;
L_0x1328b20 .functor MUXZ 16, L_0x1327e80, L_0x13287b0, L_0x1327f20, C4<>;
L_0x13288f0 .part L_0x132ce70, 2, 1;
L_0x1328990 .part L_0x1328b20, 0, 12;
L_0x13285d0 .concat [ 4 12 0 0], C4<0000>, L_0x1328990;
L_0x1328710 .functor MUXZ 16, L_0x1328b20, L_0x13285d0, L_0x13288f0, C4<>;
L_0x1328c60 .part L_0x132ce70, 3, 1;
L_0x1329220 .part L_0x1328710, 0, 8;
L_0x1329000 .concat [ 8 8 0 0], C4<00000000>, L_0x1329220;
L_0x1329140 .functor MUXZ 16, L_0x1328710, L_0x1329000, L_0x1328c60, C4<>;
L_0x13295a0 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x1328e50 .cmp/eq 4, L_0x13295a0, C4<0110>;
L_0x13292c0 .part L_0x1322f30, 15, 1;
L_0x1329360 .functor MUXZ 1, C4<0>, L_0x13292c0, L_0x1328e50, C4<>;
L_0x1329450 .part L_0x132ce70, 0, 1;
L_0x1329690 .part L_0x1322f30, 1, 15;
L_0x1329730 .concat [ 15 1 0 0], L_0x1329690, L_0x1329360;
L_0x1329870 .functor MUXZ 16, L_0x1322f30, L_0x1329730, L_0x1329450, C4<>;
L_0x1326140 .part L_0x132ce70, 1, 1;
L_0x1329960 .concat [ 1 1 0 0], L_0x1329360, L_0x1329360;
L_0x1329cf0 .part L_0x1329870, 2, 14;
L_0x1329d90 .concat [ 14 2 0 0], L_0x1329cf0, L_0x1329960;
L_0x1329e80 .functor MUXZ 16, L_0x1329870, L_0x1329d90, L_0x1326140, C4<>;
L_0x132a470 .part L_0x132ce70, 2, 1;
L_0x132a180 .concat [ 1 1 1 1], L_0x1329360, L_0x1329360, L_0x1329360, L_0x1329360;
L_0x132a330 .part L_0x1329e80, 4, 12;
L_0x132a7d0 .concat [ 12 4 0 0], L_0x132a330, L_0x132a180;
L_0x132a8c0 .functor MUXZ 16, L_0x1329e80, L_0x132a7d0, L_0x132a470, C4<>;
L_0x132a5b0 .part L_0x132ce70, 3, 1;
LS_0x132ac30_0_0 .concat [ 1 1 1 1], L_0x1329360, L_0x1329360, L_0x1329360, L_0x1329360;
LS_0x132ac30_0_4 .concat [ 1 1 1 1], L_0x1329360, L_0x1329360, L_0x1329360, L_0x1329360;
L_0x132ac30 .concat [ 4 4 0 0], LS_0x132ac30_0_0, LS_0x132ac30_0_4;
L_0x132a220 .part L_0x132a8c0, 8, 8;
L_0x132a960 .concat [ 8 8 0 0], L_0x132a220, L_0x132ac30;
L_0x132aaa0 .functor MUXZ 16, L_0x132a8c0, L_0x132a960, L_0x132a5b0, C4<>;
L_0x132b1d0 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132b100 .cmp/eq 4, L_0x132b1d0, C4<0010>;
L_0x1329b90 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132aee0 .cmp/eq 4, L_0x1329b90, C4<0011>;
L_0x132b800 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132b270 .cmp/eq 4, L_0x132b800, C4<0100>;
L_0x132b3b0 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132b4e0 .cmp/eq 4, L_0x132b3b0, C4<0101>;
L_0x132b620 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132ba00 .cmp/eq 4, L_0x132b620, C4<0110>;
L_0x132c270 .concat [ 3 1 0 0], v0x130d200_0, C4<0>;
L_0x132bc90 .cmp/eq 4, L_0x132c270, C4<0111>;
L_0x132bdd0 .part L_0x1322f30, 0, 8;
L_0x132c670 .part L_0x1322100, 0, 8;
L_0x132c820 .concat [ 8 8 0 0], L_0x132c670, L_0x132bdd0;
L_0x132c310 .functor MUXZ 16, L_0x1328140, L_0x132c820, L_0x132bc90, C4<>;
L_0x132c4a0 .functor MUXZ 16, L_0x132c310, L_0x132aaa0, L_0x132bb40, C4<>;
L_0x132cc40 .functor MUXZ 16, L_0x132c4a0, L_0x1329140, L_0x132b270, C4<>;
L_0x132cdd0 .functor MUXZ 16, L_0x132cc40, L_0x132b080, L_0x132aee0, C4<>;
L_0x132c9b0 .functor MUXZ 16, L_0x132cdd0, L_0x1329b30, L_0x132b100, C4<>;
L_0x132cb40 .functor MUXZ 16, L_0x132c9b0, L_0x1327340, v0x130e950_0, C4<>;
L_0x132d2a0 .reduce/nor L_0x132cb40;
L_0x132d3d0 .part L_0x132cb40, 15, 1;
S_0x12fd690 .scope module, "iDSTMUX" "dst_mux" 3 122, 14 1, S_0x12e0ed0;
 .timescale 0 0;
v0x12fd7c0_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x12fd890_0 .alias "dm_rd_data_EX_DM", 15 0, v0x1319260_0;
v0x12fd910_0 .alias "dm_re_EX_DM", 0 0, v0x1319330_0;
v0x12fd9b0_0 .alias "dst_EX_DM", 15 0, v0x1319540_0;
v0x12fda60_0 .alias "jmp_imm_EX_DM", 0 0, v0x1319a30_0;
v0x12fdb00_0 .alias "pc_EX_DM", 15 0, v0x131a200_0;
v0x12fdba0_0 .var "rf_w_data_DM_WB", 15 0;
v0x12fdc40_0 .alias "stall_DM_WB", 0 0, v0x131ae10_0;
E_0x12fcc50 .event posedge, v0x12fcb30_0;
S_0x12dfd20 .scope module, "iBRL" "br_bool" 3 129, 15 1, S_0x12e0ed0;
 .timescale 0 0;
v0x125b1b0_0 .alias "br_instr_ID_EX", 0 0, v0x1318a90_0;
v0x12fca90_0 .alias "cc_ID_EX", 2 0, v0x1318ea0_0;
v0x12fcb30_0 .alias "clk", 0 0, v0x1318fc0_0;
v0x12fcbd0_0 .alias "clk_nv_ID_EX", 0 0, v0x1319040_0;
v0x12fcc80_0 .alias "clk_z_ID_EX", 0 0, v0x13190c0_0;
v0x12fcd20_0 .var "flow_change_ID_EX", 0 0;
v0x12fce00_0 .alias "jmp_imm_ID_EX", 0 0, v0x1319c90_0;
v0x12fcea0_0 .alias "jmp_reg_ID_EX", 0 0, v0x1319bc0_0;
v0x12fcf90_0 .alias "neg", 0 0, v0x1319e40_0;
v0x12fd030_0 .var "neg_EX_DM", 0 0;
v0x12fd130_0 .alias "ov", 0 0, v0x1319d60_0;
v0x12fd1d0_0 .var "ov_EX_DM", 0 0;
v0x12fd2e0_0 .alias "rst_n", 0 0, v0x131a9c0_0;
v0x12fd380_0 .alias "stall_EX_DM", 0 0, v0x131aee0_0;
v0x12fd4a0_0 .alias "stall_ID_EX", 0 0, v0x131b1b0_0;
v0x12fd540_0 .alias "zr", 0 0, v0x131b010_0;
v0x12fd400_0 .var "zr_EX_DM", 0 0;
E_0x12ee010/0 .event edge, v0x12fce00_0, v0x12fcea0_0, v0x12fd030_0, v0x12fd1d0_0;
E_0x12ee010/1 .event edge, v0x12fd400_0, v0x12fca90_0, v0x125b1b0_0;
E_0x12ee010 .event/or E_0x12ee010/0, E_0x12ee010/1;
E_0x12a4620/0 .event negedge, v0x12fd2e0_0;
E_0x12a4620/1 .event posedge, v0x12fcb30_0;
E_0x12a4620 .event/or E_0x12a4620/0, E_0x12a4620/1;
    .scope S_0x1314af0;
T_0 ;
    %wait E_0x1314f10;
    %load/v 8, v0x1316ae0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1316b90_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1314af0;
T_1 ;
    %wait E_0x1314ec0;
    %load/v 8, v0x1316860_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x1316d90_0, 0, 7;
T_1.2 ;
    %load/v 8, v0x1316d90_0, 7;
    %mov 15, 0, 1;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %mov 158, 2, 1;
    %ix/getv 3, v0x1316d90_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13166a0, 8, 151;
t_0 ;
    %load/v 159, v0x1316d90_0, 7;
    %mov 166, 0, 25;
    %addi 159, 1, 32;
    %set/v v0x1316d90_0, 159, 7;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1316300_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1316960_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 1, 1;
    %load/av 8, v0x13166a0, 151;
    %cmpi/u 8, 1, 151;
    %jmp/0xz  T_1.6, 4;
    %mov 8, 2, 75;
    %load/v 83, v0x1316a00_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.8, 4;
    %load/x1p 159, v0x13160d0_0, 9;
    %jmp T_1.9;
T_1.8 ;
    %mov 159, 2, 9;
T_1.9 ;
    %mov 147, 159, 9; Move signal select into place
    %load/v 156, v0x13167d0_0, 1;
    %mov 157, 1, 1;
    %load/v 159, v0x1316750_0, 1;
    %jmp/0  T_1.10, 159;
    %mov 160, 0, 1;
    %jmp/1  T_1.12, 159;
T_1.10 ; End of true expr.
    %jmp/0  T_1.11, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_1.12;
T_1.11 ;
    %mov 160, 2, 1; Return false value
T_1.12 ;
    %mov 158, 160, 1;
    %load/v 159, v0x13160d0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13166a0, 8, 151;
t_1 ;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v0x1316a00_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.13, 4;
    %load/x1p 159, v0x13160d0_0, 9;
    %jmp T_1.14;
T_1.13 ;
    %mov 159, 2, 9;
T_1.14 ;
    %mov 72, 159, 9; Move signal select into place
    %load/v 81, v0x13167d0_0, 1;
    %mov 82, 1, 1;
    %mov 83, 2, 75;
    %load/v 159, v0x1316750_0, 1;
    %jmp/0  T_1.15, 159;
    %mov 160, 1, 1;
    %jmp/1  T_1.17, 159;
T_1.15 ; End of true expr.
    %jmp/0  T_1.16, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_1.17;
T_1.16 ;
    %mov 160, 2, 1; Return false value
T_1.17 ;
    %mov 158, 160, 1;
    %load/v 159, v0x13160d0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13166a0, 8, 151;
t_2 ;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1314af0;
T_2 ;
    %wait E_0x1314e90;
    %load/v 8, v0x1316300_0, 1;
    %load/v 9, v0x13165a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 159, v0x13160d0_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
    %load/av 8, v0x13166a0, 151;
    %set/v v0x1316380_0, 8, 151;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1314af0;
T_3 ;
    %wait E_0x1314e60;
    %set/v v0x1316400_0, 0, 1;
    %set/v v0x1316620_0, 0, 1;
    %ix/load 1, 139, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.0, 4;
    %load/x1p 8, v0x1316380_0, 9;
    %jmp T_3.1;
T_3.0 ;
    %mov 8, 2, 9;
T_3.1 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 17, v0x13160d0_0, 9;
    %jmp T_3.3;
T_3.2 ;
    %mov 17, 2, 9;
T_3.3 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_3.4, 4;
    %set/v v0x1316400_0, 1, 1;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x1316380_0, 9;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 9;
T_3.7 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 17, v0x13160d0_0, 9;
    %jmp T_3.9;
T_3.8 ;
    %mov 17, 2, 9;
T_3.9 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_3.10, 4;
    %set/v v0x1316620_0, 1, 1;
T_3.10 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1312bf0;
T_4 ;
    %wait E_0x1312ee0;
    %load/v 8, v0x1314820_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x13148d0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1312bf0;
T_5 ;
    %wait E_0x1312eb0;
    %load/v 8, v0x1314670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x1314a70_0, 0, 7;
T_5.2 ;
    %load/v 8, v0x1314a70_0, 7;
    %mov 15, 0, 1;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_5.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %mov 158, 2, 1;
    %ix/getv 3, v0x1314a70_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13145f0, 8, 151;
t_3 ;
    %load/v 159, v0x1314a70_0, 7;
    %mov 166, 0, 25;
    %addi 159, 1, 32;
    %set/v v0x1314a70_0, 159, 7;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1314250_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1314be0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 3, 0, 0;
    %mov 4, 1, 1;
    %load/av 8, v0x13145f0, 151;
    %cmpi/u 8, 1, 151;
    %jmp/0xz  T_5.6, 4;
    %mov 8, 2, 75;
    %load/v 83, v0x1314c60_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %load/x1p 159, v0x1314020_0, 9;
    %jmp T_5.9;
T_5.8 ;
    %mov 159, 2, 9;
T_5.9 ;
    %mov 147, 159, 9; Move signal select into place
    %load/v 156, v0x13149f0_0, 1;
    %mov 157, 1, 1;
    %load/v 159, v0x1314970_0, 1;
    %jmp/0  T_5.10, 159;
    %mov 160, 0, 1;
    %jmp/1  T_5.12, 159;
T_5.10 ; End of true expr.
    %jmp/0  T_5.11, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_5.12;
T_5.11 ;
    %mov 160, 2, 1; Return false value
T_5.12 ;
    %mov 158, 160, 1;
    %load/v 159, v0x1314020_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13145f0, 8, 151;
t_4 ;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0x1314c60_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.13, 4;
    %load/x1p 159, v0x1314020_0, 9;
    %jmp T_5.14;
T_5.13 ;
    %mov 159, 2, 9;
T_5.14 ;
    %mov 72, 159, 9; Move signal select into place
    %load/v 81, v0x13149f0_0, 1;
    %mov 82, 1, 1;
    %mov 83, 2, 75;
    %load/v 159, v0x1314970_0, 1;
    %jmp/0  T_5.15, 159;
    %mov 160, 1, 1;
    %jmp/1  T_5.17, 159;
T_5.15 ; End of true expr.
    %jmp/0  T_5.16, 159;
 ; End of false expr.
    %blend  160, 2, 1; Condition unknown.
    %jmp  T_5.17;
T_5.16 ;
    %mov 160, 2, 1; Return false value
T_5.17 ;
    %mov 158, 160, 1;
    %load/v 159, v0x1314020_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x13145f0, 8, 151;
t_5 ;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1312bf0;
T_6 ;
    %wait E_0x1312e80;
    %load/v 8, v0x1314250_0, 1;
    %load/v 9, v0x13147a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 159, v0x1314020_0, 5; Only need 5 of 14 bits
; Save base=159 wid=5 in lookaside.
    %ix/get 3, 159, 5;
    %load/av 8, v0x13145f0, 151;
    %set/v v0x13142d0_0, 8, 151;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1312bf0;
T_7 ;
    %wait E_0x1312aa0;
    %set/v v0x1314350_0, 0, 1;
    %set/v v0x1314570_0, 0, 1;
    %ix/load 1, 139, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x13142d0_0, 9;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 9;
T_7.1 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 17, v0x1314020_0, 9;
    %jmp T_7.3;
T_7.2 ;
    %mov 17, 2, 9;
T_7.3 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_7.4, 4;
    %set/v v0x1314350_0, 1, 1;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x13142d0_0, 9;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 9;
T_7.7 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.8, 4;
    %load/x1p 17, v0x1314020_0, 9;
    %jmp T_7.9;
T_7.8 ;
    %mov 17, 2, 9;
T_7.9 ;
; Save base=17 wid=9 in lookaside.
    %cmp/u 8, 17, 9;
    %jmp/0xz  T_7.10, 4;
    %set/v v0x1314570_0, 1, 1;
T_7.10 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1311260;
T_8 ;
    %wait E_0x12a4620;
    %load/v 8, v0x13128e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1312b70_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1312740_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1312b70_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1311260;
T_9 ;
    %wait E_0x13109a0;
    %set/v v0x1312150_0, 0, 1;
    %load/v 8, v0x1311fd0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x1312050_0, 8, 2;
    %set/v v0x13123a0_0, 0, 1;
    %load/v 8, v0x1312550_0, 64;
    %set/v v0x1312420_0, 8, 64;
    %set/v v0x1312600_0, 0, 1;
    %set/v v0x1312690_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x1311fd0_0, 14;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 14;
T_9.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x1312300_0, 8, 14;
    %load/v 8, v0x1311b00_0, 64;
    %set/v v0x1312810_0, 8, 64;
    %set/v v0x1311980_0, 0, 1;
    %set/v v0x1311e20_0, 0, 1;
    %set/v v0x1311c40_0, 0, 1;
    %load/v 8, v0x1311b00_0, 64;
    %set/v v0x1311f30_0, 8, 64;
    %load/v 8, v0x130ae70_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x1311ce0_0, 8, 2;
    %set/v v0x1311ba0_0, 0, 1;
    %set/v v0x1310ff0_0, 0, 1;
    %set/v v0x1312740_0, 0, 3;
    %load/v 8, v0x1312b70_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_9.8, 6;
    %jmp T_9.10;
T_9.2 ;
    %set/v v0x1310ff0_0, 1, 1;
    %set/v v0x1311c40_0, 1, 1;
    %load/v 8, v0x13129f0_0, 1;
    %jmp/0xz  T_9.11, 8;
    %load/v 8, v0x1311a20_0, 1;
    %jmp/0  T_9.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.15, 8;
T_9.13 ; End of true expr.
    %load/v 12, v0x13118d0_0, 1;
    %jmp/0  T_9.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.18, 12;
T_9.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.18;
T_9.17 ;
    %mov 13, 16, 3; Return false value
T_9.18 ;
    %jmp/0  T_9.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.15;
T_9.14 ;
    %mov 9, 13, 3; Return false value
T_9.15 ;
    %set/v v0x1312740_0, 9, 3;
    %jmp T_9.12;
T_9.11 ;
    %load/v 8, v0x1312970_0, 1;
    %jmp/0xz  T_9.19, 8;
    %load/v 8, v0x1311a20_0, 1;
    %jmp/0  T_9.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_9.23, 8;
T_9.21 ; End of true expr.
    %load/v 12, v0x13118d0_0, 1;
    %jmp/0  T_9.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.26, 12;
T_9.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.26;
T_9.25 ;
    %mov 13, 16, 3; Return false value
T_9.26 ;
    %jmp/0  T_9.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.23;
T_9.22 ;
    %mov 9, 13, 3; Return false value
T_9.23 ;
    %set/v v0x1312740_0, 9, 3;
    %jmp T_9.20;
T_9.19 ;
    %load/v 8, v0x13120d0_0, 1;
    %jmp/0  T_9.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.29, 8;
T_9.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.29;
T_9.28 ;
    %mov 9, 12, 3; Return false value
T_9.29 ;
    %set/v v0x1312740_0, 9, 3;
T_9.20 ;
T_9.12 ;
    %jmp T_9.10;
T_9.3 ;
    %set/v v0x1311e20_0, 1, 1;
    %set/v v0x1311980_0, 1, 1;
    %load/v 8, v0x130ae70_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.33, 6;
    %jmp T_9.35;
T_9.30 ;
    %load/v 8, v0x1312cf0_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x1311f30_0, 8, 16;
    %jmp T_9.35;
T_9.31 ;
    %load/v 8, v0x1312cf0_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x1311f30_0, 8, 16;
    %jmp T_9.35;
T_9.32 ;
    %load/v 8, v0x1312cf0_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x1311f30_0, 8, 16;
    %jmp T_9.35;
T_9.33 ;
    %load/v 8, v0x1312cf0_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x1311f30_0, 8, 16;
    %jmp T_9.35;
T_9.35 ;
    %set/v v0x1311ba0_0, 1, 1;
    %load/v 8, v0x13120d0_0, 1;
    %jmp/0  T_9.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.38, 8;
T_9.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.38;
T_9.37 ;
    %mov 9, 12, 3; Return false value
T_9.38 ;
    %set/v v0x1312740_0, 9, 3;
    %jmp T_9.10;
T_9.4 ;
    %set/v v0x1312600_0, 1, 1;
    %set/v v0x1311c40_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.39, 4;
    %load/x1p 23, v0x130ae70_0, 6;
    %jmp T_9.40;
T_9.39 ;
    %mov 23, 2, 6;
T_9.40 ;
    %mov 8, 23, 6; Move signal select into place
    %load/v 14, v0x1311d80_0, 9;
    %set/v v0x1312300_0, 8, 14;
    %load/v 8, v0x13124a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.41, 8;
    %movi 8, 2, 3;
    %set/v v0x1312740_0, 8, 3;
    %jmp T_9.42;
T_9.41 ;
    %movi 8, 3, 3;
    %set/v v0x1312740_0, 8, 3;
T_9.42 ;
    %jmp T_9.10;
T_9.5 ;
    %set/v v0x1312690_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.43, 4;
    %load/x1p 8, v0x130ae70_0, 14;
    %jmp T_9.44;
T_9.43 ;
    %mov 8, 2, 14;
T_9.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x1312300_0, 8, 14;
    %load/v 8, v0x1312550_0, 64;
    %set/v v0x1311f30_0, 8, 64;
    %load/v 8, v0x13124a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.45, 8;
    %movi 8, 3, 3;
    %set/v v0x1312740_0, 8, 3;
    %jmp T_9.46;
T_9.45 ;
    %set/v v0x1311e20_0, 1, 1;
    %load/v 8, v0x13129f0_0, 1;
    %jmp/0  T_9.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.49, 8;
T_9.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_9.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.49;
T_9.48 ;
    %mov 9, 12, 3; Return false value
T_9.49 ;
    %set/v v0x1312740_0, 9, 3;
T_9.46 ;
    %jmp T_9.10;
T_9.6 ;
    %set/v v0x1311c40_0, 1, 1;
    %set/v v0x1311ba0_0, 1, 1;
    %load/v 8, v0x13120d0_0, 1;
    %jmp/0  T_9.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.52, 8;
T_9.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.52;
T_9.51 ;
    %mov 9, 12, 3; Return false value
T_9.52 ;
    %set/v v0x1312740_0, 9, 3;
    %jmp T_9.10;
T_9.7 ;
    %set/v v0x1312150_0, 1, 1;
    %set/v v0x1312740_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %set/v v0x1312690_0, 1, 1;
    %load/v 8, v0x13124a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.53, 8;
    %movi 8, 6, 3;
    %set/v v0x1312740_0, 8, 3;
    %jmp T_9.54;
T_9.53 ;
    %set/v v0x13123a0_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x1312740_0, 8, 3;
T_9.54 ;
    %jmp T_9.10;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13103e0;
T_10 ;
    %vpi_call 7 34 "$readmemh", "instr.hex", v0x1310b50;
    %end;
    .thread T_10;
    .scope S_0x13103e0;
T_11 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x1310db0_0, 1;
    %load/v 9, v0x1311130_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x1310740_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x1310800_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13103e0;
T_12 ;
    %wait E_0x13106f0;
    %load/v 8, v0x13108a0_0, 1;
    %load/v 9, v0x1310a70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1311090_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x1310800_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_6, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1310b50, 0, 8;
t_6 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v0x1311090_0, 16;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 16;
T_12.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x1310800_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1310b50, 0, 8;
t_7 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 8, v0x1311090_0, 16;
    %jmp T_12.5;
T_12.4 ;
    %mov 8, 2, 16;
T_12.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x1310800_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1310b50, 0, 8;
t_8 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.6, 4;
    %load/x1p 8, v0x1311090_0, 16;
    %jmp T_12.7;
T_12.6 ;
    %mov 8, 2, 16;
T_12.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x1310800_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_9, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1310b50, 0, 8;
t_9 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13103e0;
T_13 ;
    %wait E_0x13106a0;
    %load/v 8, v0x13108a0_0, 1;
    %load/v 9, v0x13109d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x1310800_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x1310b50, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x1310800_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x1310b50, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x1310800_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x1310b50, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x1310800_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x1310b50, 16;
    %set/v v0x1310c70_0, 8, 64;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x13103e0;
T_14 ;
    %wait E_0x12a4620;
    %load/v 8, v0x1310e50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1310ed0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1310bd0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1310ed0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13103e0;
T_15 ;
    %wait E_0x12a4620;
    %load/v 8, v0x1310e50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1310f70_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x1310920_0, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1310f70_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x1310f70_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1310f70_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13103e0;
T_16 ;
    %wait E_0x1310640;
    %set/v v0x1310920_0, 1, 1;
    %set/v v0x1310a70_0, 0, 1;
    %set/v v0x13109d0_0, 0, 1;
    %set/v v0x1310bd0_0, 0, 2;
    %load/v 8, v0x1310ed0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %load/v 8, v0x1310f70_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.4, 8;
    %set/v v0x13109d0_0, 1, 1;
    %set/v v0x1310d10_0, 1, 1;
    %jmp T_16.5;
T_16.4 ;
    %set/v v0x1310920_0, 0, 1;
    %set/v v0x1310d10_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1310bd0_0, 8, 2;
T_16.5 ;
    %jmp T_16.3;
T_16.0 ;
    %load/v 8, v0x1311130_0, 1;
    %jmp/0xz  T_16.6, 8;
    %set/v v0x1310920_0, 0, 1;
    %set/v v0x1310d10_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1310bd0_0, 8, 2;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v0x1310db0_0, 1;
    %jmp/0xz  T_16.8, 8;
    %set/v v0x1310920_0, 0, 1;
    %set/v v0x1310d10_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1310bd0_0, 8, 2;
    %jmp T_16.9;
T_16.8 ;
    %set/v v0x1310d10_0, 1, 1;
T_16.9 ;
T_16.7 ;
    %jmp T_16.3;
T_16.1 ;
    %load/v 8, v0x1310f70_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.10, 8;
    %set/v v0x1310a70_0, 1, 1;
    %set/v v0x1310d10_0, 1, 1;
    %jmp T_16.11;
T_16.10 ;
    %set/v v0x1310920_0, 0, 1;
    %set/v v0x1310d10_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1310bd0_0, 8, 2;
T_16.11 ;
    %jmp T_16.3;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x13102c0;
T_17 ;
    %wait E_0x13103b0;
    %load/v 8, v0x1317bd0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x1317ab0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x1318030_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1317bd0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x1317ab0_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x1318030_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x1317bd0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x1317ab0_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x1318030_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x1317ab0_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x1318030_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13102c0;
T_18 ;
    %wait E_0x12fcc50;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13102c0;
T_19 ;
    %wait E_0x13103b0;
    %load/v 8, v0x13174e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x1317270_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x13185a0_0, 8, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x13174e0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.4, 4;
    %load/x1p 8, v0x1317270_0, 16;
    %jmp T_19.5;
T_19.4 ;
    %mov 8, 2, 16;
T_19.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x13185a0_0, 8, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x13174e0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.8, 4;
    %load/x1p 8, v0x1317270_0, 16;
    %jmp T_19.9;
T_19.8 ;
    %mov 8, 2, 16;
T_19.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x13185a0_0, 8, 16;
    %jmp T_19.7;
T_19.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.10, 4;
    %load/x1p 8, v0x1317270_0, 16;
    %jmp T_19.11;
T_19.10 ;
    %mov 8, 2, 16;
T_19.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x13185a0_0, 8, 16;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x130f510;
T_20 ;
    %wait E_0x12a4620;
    %load/v 8, v0x130ffa0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130fda0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1310020_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x130fc20_0, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0x130fba0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130fda0_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x130fd20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130fda0_0, 0, 8;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x130f510;
T_21 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x1310020_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x130fd20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130ff20_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x130f510;
T_22 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x13101b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x130ff20_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130fea0_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x130f510;
T_23 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x13100a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x130fea0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130fe20_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x130b620;
T_24 ;
    %wait E_0x12a4620;
    %load/v 8, v0x130ef70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130e430_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x130f490_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x130e090_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130e430_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x130b620;
T_25 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x130f6d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x130d280_0, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d160_0, 0, 8;
    %load/v 8, v0x130e250_0, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e630_0, 0, 8;
    %load/v 8, v0x130e6b0_0, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e4b0_0, 0, 8;
    %load/v 8, v0x130ec90_0, 1;
    %load/v 9, v0x130e560_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130f170_0, 0, 8;
    %load/v 8, v0x130e730_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x130ec10_0, 0, 8;
    %load/v 8, v0x130d0e0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x130d200_0, 0, 8;
    %load/v 8, v0x130eff0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x130f070_0, 0, 8;
    %load/v 8, v0x130f410_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x130f1f0_0, 0, 8;
    %load/v 8, v0x130da80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130dbf0_0, 0, 8;
    %load/v 8, v0x130db00_0, 1;
    %load/v 9, v0x130e560_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130dc70_0, 0, 8;
    %load/v 8, v0x130d920_0, 1;
    %load/v 9, v0x130e560_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d850_0, 0, 8;
    %load/v 8, v0x130d7d0_0, 1;
    %load/v 9, v0x130e560_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d710_0, 0, 8;
    %load/v 8, v0x130e430_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x130e3b0_0, 0, 8;
    %load/v 8, v0x130e8d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e950_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x130b620;
T_26 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x130f350_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x130f170_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130edc0_0, 0, 8;
    %load/v 8, v0x130ec10_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x130eb90_0, 0, 8;
    %load/v 8, v0x130dbf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d9a0_0, 0, 8;
    %load/v 8, v0x130dc70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130dd70_0, 0, 8;
    %load/v 8, v0x130e630_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e2d0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x130b620;
T_27 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x130f2a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x130edc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130ed10_0, 0, 8;
    %load/v 8, v0x130eb90_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x130e7b0_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x130b620;
T_28 ;
    %wait E_0x12a4620;
    %load/v 8, v0x130ef70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d4e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d3c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d440_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d560_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x130f6d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x130ec10_0, 4;
    %load/v 12, v0x130e9d0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.4, 8;
    %load/v 9, v0x130f170_0, 1;
    %load/v 10, v0x130e9d0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.6, 8;
T_28.4 ; End of true expr.
    %jmp/0  T_28.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.6;
T_28.5 ;
    %mov 9, 0, 1; Return false value
T_28.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d4e0_0, 0, 9;
    %load/v 8, v0x130eb90_0, 4;
    %load/v 12, v0x130e9d0_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.7, 8;
    %load/v 9, v0x130edc0_0, 1;
    %load/v 10, v0x130e9d0_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.9, 8;
T_28.7 ; End of true expr.
    %jmp/0  T_28.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.9;
T_28.8 ;
    %mov 9, 0, 1; Return false value
T_28.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d3c0_0, 0, 9;
    %load/v 8, v0x130ec10_0, 4;
    %load/v 12, v0x130ea80_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.10, 8;
    %load/v 9, v0x130f170_0, 1;
    %load/v 10, v0x130ea80_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.12, 8;
T_28.10 ; End of true expr.
    %jmp/0  T_28.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.12;
T_28.11 ;
    %mov 9, 0, 1; Return false value
T_28.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d440_0, 0, 9;
    %load/v 8, v0x130eb90_0, 4;
    %load/v 12, v0x130ea80_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.13, 8;
    %load/v 9, v0x130edc0_0, 1;
    %load/v 10, v0x130ea80_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.15, 8;
T_28.13 ; End of true expr.
    %jmp/0  T_28.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.15;
T_28.14 ;
    %mov 9, 0, 1; Return false value
T_28.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130d560_0, 0, 9;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x130b620;
T_29 ;
    %wait E_0x12a4620;
    %load/v 8, v0x130ef70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e1d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130de70_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x130f6d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x130ddf0_0, 1;
    %load/v 9, v0x130df90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130e1d0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e1d0_0, 0, 8;
    %load/v 8, v0x130e1d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130e150_0, 0, 8;
    %load/v 8, v0x130e150_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130de70_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x130b620;
T_30 ;
    %wait E_0x12a4620;
    %load/v 8, v0x130ef70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130dcf0_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x130f350_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x130df10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x130dcf0_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x130b620;
T_31 ;
    %wait E_0x130c6e0;
    %set/v v0x130d280_0, 0, 1;
    %set/v v0x130e250_0, 0, 1;
    %set/v v0x130e6b0_0, 0, 1;
    %set/v v0x130ee70_0, 0, 1;
    %set/v v0x130eef0_0, 0, 1;
    %set/v v0x130ec90_0, 0, 1;
    %load/v 8, v0x130e430_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x130e9d0_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.0, 4;
    %load/x1p 8, v0x130e430_0, 4;
    %jmp T_31.1;
T_31.0 ;
    %mov 8, 2, 4;
T_31.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x130ea80_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.2, 4;
    %load/x1p 8, v0x130e430_0, 4;
    %jmp T_31.3;
T_31.2 ;
    %mov 8, 2, 4;
T_31.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x130e730_0, 8, 4;
    %set/v v0x130d0e0_0, 0, 3;
    %set/v v0x130eff0_0, 0, 2;
    %set/v v0x130f410_0, 0, 2;
    %set/v v0x130da80_0, 0, 1;
    %set/v v0x130db00_0, 0, 1;
    %set/v v0x130d920_0, 0, 1;
    %set/v v0x130d7d0_0, 0, 1;
    %set/v v0x130ddf0_0, 0, 1;
    %set/v v0x130e8d0_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.4, 4;
    %load/x1p 8, v0x130e430_0, 4;
    %jmp T_31.5;
T_31.4 ;
    %mov 8, 2, 4;
T_31.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_31.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_31.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_31.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_31.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_31.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_31.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_31.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_31.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_31.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_31.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_31.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_31.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_31.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_31.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_31.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_31.21, 6;
    %jmp T_31.22;
T_31.6 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %set/v v0x130d920_0, 1, 1;
    %set/v v0x130d7d0_0, 1, 1;
    %jmp T_31.22;
T_31.7 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %set/v v0x130e8d0_0, 1, 1;
    %jmp T_31.22;
T_31.8 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %set/v v0x130d7d0_0, 1, 1;
    %jmp T_31.22;
T_31.9 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %jmp T_31.22;
T_31.10 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %jmp T_31.22;
T_31.11 ;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %jmp T_31.22;
T_31.12 ;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %jmp T_31.22;
T_31.13 ;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x130d0e0_0, 8, 3;
    %set/v v0x130d920_0, 1, 1;
    %jmp T_31.22;
T_31.14 ;
    %set/v v0x130eff0_0, 1, 2;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ec90_0, 1, 1;
    %set/v v0x130da80_0, 1, 1;
    %jmp T_31.22;
T_31.15 ;
    %set/v v0x130eff0_0, 1, 2;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130ee70_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.23, 4;
    %load/x1p 8, v0x130e430_0, 4;
    %jmp T_31.24;
T_31.23 ;
    %mov 8, 2, 4;
T_31.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x130e9d0_0, 8, 4;
    %set/v v0x130db00_0, 1, 1;
    %jmp T_31.22;
T_31.16 ;
    %set/v v0x130ee70_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.25, 4;
    %load/x1p 8, v0x130e430_0, 4;
    %jmp T_31.26;
T_31.25 ;
    %mov 8, 2, 4;
T_31.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x130e9d0_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x130f410_0, 8, 2;
    %set/v v0x130ec90_0, 1, 1;
    %set/v v0x130d0e0_0, 1, 3;
    %jmp T_31.22;
T_31.17 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130e9d0_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x130f410_0, 8, 2;
    %set/v v0x130ec90_0, 1, 1;
    %jmp T_31.22;
T_31.18 ;
    %movi 8, 1, 2;
    %set/v v0x130eff0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x130f410_0, 8, 2;
    %set/v v0x130d280_0, 1, 1;
    %jmp T_31.22;
T_31.19 ;
    %movi 8, 2, 2;
    %set/v v0x130eff0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x130f410_0, 8, 2;
    %set/v v0x130ec90_0, 1, 1;
    %set/v v0x130e730_0, 1, 4;
    %set/v v0x130e250_0, 1, 1;
    %jmp T_31.22;
T_31.20 ;
    %set/v v0x130ee70_0, 1, 1;
    %set/v v0x130e9d0_0, 0, 4;
    %set/v v0x130eef0_0, 1, 1;
    %set/v v0x130e6b0_0, 1, 1;
    %jmp T_31.22;
T_31.21 ;
    %set/v v0x130ddf0_0, 1, 1;
    %jmp T_31.22;
T_31.22 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x130ac00;
T_32 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x130b140, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x130ac00;
T_33 ;
    %wait E_0x130ad60;
    %load/v 8, v0x130adf0_0, 1;
    %load/v 9, v0x130b580_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x130af80_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x130af00_0, 16;
    %ix/getv 3, v0x130af80_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x130b140, 0, 8;
t_10 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x130ac00;
T_34 ;
    %wait E_0x130ad10;
    %load/v 8, v0x130adf0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x130b440_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 3, v0x130b240_0;
    %load/av 8, v0x130b140, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130b1c0_0, 0, 8;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x130ac00;
T_35 ;
    %wait E_0x130a940;
    %load/v 8, v0x130adf0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x130b4e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/getv 3, v0x130b3c0_0;
    %load/av 8, v0x130b140, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130b310_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x130ac00;
T_36 ;
    %wait E_0x130a8f0;
    %movi 8, 1, 32;
    %set/v v0x130b0a0_0, 8, 32;
T_36.0 ;
    %load/v 8, v0x130b0a0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 11 79 "//$display", "R%1h = %h", v0x130b0a0_0, &A<v0x130b140, v0x130b0a0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x130b0a0_0, 32;
    %set/v v0x130b0a0_0, 8, 32;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1306950;
T_37 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x130a870_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x130a140_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130a2e0_0, 0, 8;
    %load/v 8, v0x130a380_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130a6a0_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1306950;
T_38 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x130a7a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x13081a0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x130a460_0, 0, 8;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12fdce0;
T_39 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x1306630_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x13054b0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1305550_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x12fd690;
T_40 ;
    %wait E_0x12fcc50;
    %load/v 8, v0x12fdc40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0x12fd910_0, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x12fd890_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x12fdba0_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v0x12fda60_0, 1;
    %jmp/0xz  T_40.4, 8;
    %load/v 8, v0x12fdb00_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x12fdba0_0, 0, 8;
    %jmp T_40.5;
T_40.4 ;
    %load/v 8, v0x12fd9b0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x12fdba0_0, 0, 8;
T_40.5 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12dfd20;
T_41 ;
    %wait E_0x12a4620;
    %load/v 8, v0x12fd2e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd400_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v0x12fcc80_0, 1;
    %load/v 9, v0x12fd380_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.2, 8;
    %load/v 8, v0x12fd540_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd400_0, 0, 8;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x12dfd20;
T_42 ;
    %wait E_0x12a4620;
    %load/v 8, v0x12fd2e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd1d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd030_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x12fcbd0_0, 1;
    %load/v 9, v0x12fd380_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %load/v 8, v0x12fd130_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd1d0_0, 0, 8;
    %load/v 8, v0x12fcf90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x12fd030_0, 0, 8;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x12dfd20;
T_43 ;
    %wait E_0x12ee010;
    %load/v 8, v0x12fce00_0, 1;
    %load/v 9, v0x12fcea0_0, 1;
    %or 8, 9, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %load/v 8, v0x125b1b0_0, 1;
    %jmp/0xz  T_43.0, 8;
    %load/v 8, v0x12fca90_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_43.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_43.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_43.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.2 ;
    %load/v 8, v0x12fd400_0, 1;
    %inv 8, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.3 ;
    %load/v 8, v0x12fd400_0, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.4 ;
    %load/v 8, v0x12fd400_0, 1;
    %inv 8, 1;
    %load/v 9, v0x12fd030_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.5 ;
    %load/v 8, v0x12fd030_0, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.6 ;
    %load/v 8, v0x12fd400_0, 1;
    %load/v 9, v0x12fd400_0, 1;
    %inv 9, 1;
    %load/v 10, v0x12fd030_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.7 ;
    %load/v 8, v0x12fd030_0, 1;
    %load/v 9, v0x12fd400_0, 1;
    %or 8, 9, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.8 ;
    %load/v 8, v0x12fd1d0_0, 1;
    %set/v v0x12fcd20_0, 8, 1;
    %jmp T_43.10;
T_43.9 ;
    %set/v v0x12fcd20_0, 1, 1;
    %jmp T_43.10;
T_43.10 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x128e010;
T_44 ;
    %movi 8, 1, 2;
    %set/v v0x131b4f0_0, 8, 1;
    %end;
    .thread T_44;
    .scope S_0x128e010;
T_45 ;
    %delay 5, 0;
    %load/v 8, v0x131b4f0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x131b4f0_0, 0, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0x128e010;
T_46 ;
    %set/v v0x131b5f0_0, 0, 1;
    %delay 3, 0;
    %set/v v0x131b5f0_0, 1, 1;
    %wait E_0x12ec490;
    %delay 1, 0;
T_46.0 ;
    %load/v 8, v0x131b570_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_46.1, 4;
    %wait E_0x12ec490;
    %delay 1, 0;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0x131b670_0, v0x131b0e0_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_46;
    .scope S_0x128e010;
T_47 ;
    %set/v v0x131b670_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x128e010;
T_48 ;
    %wait E_0x12fcc50;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x131b670_0, 32;
    %set/v v0x131b670_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_48.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0x1246350;
    %force/v v0x131b570_0, 0, 1;
    %force/v v0x131b570_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RR.tar.gz_extracted/clk_and_rst_n.v";
    "RR.tar.gz_extracted/cpu.v";
    "RR.tar.gz_extracted/two_way_mem_hierarchy.v";
    "RR.tar.gz_extracted/two_way_cache.v";
    "RR.tar.gz_extracted/two_way_cache_controller.v";
    "RR.tar.gz_extracted/unified_mem.v";
    "RR.tar.gz_extracted/prgm_cntr.v";
    "RR.tar.gz_extracted/id.v";
    "RR.tar.gz_extracted/common_params.inc";
    "RR.tar.gz_extracted/rf_pipelined.v";
    "RR.tar.gz_extracted/src_mux.v";
    "RR.tar.gz_extracted/alu.v";
    "RR.tar.gz_extracted/dst_mux.v";
    "RR.tar.gz_extracted/br_bool.v";
