// Seed: 670493474
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  wand id_2
);
  assign id_0 = 1'b0;
  module_2(
      id_2, id_1, id_1, id_1, id_0, id_0, id_2, id_2, id_2, id_0, id_1, id_2, id_0, id_2
  );
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri1 id_9,
    output supply1 id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_8
  );
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    output wire id_4,
    output tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input uwire id_11,
    output tri0 id_12,
    input supply1 id_13
);
  wire id_15;
  always @(1'h0 or 1) id_4 = id_3 - 1;
endmodule
