// Seed: 1238212716
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
module module_1 (
    inout tri id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wire id_7,
    output wor id_8,
    input tri1 id_9,
    input wor id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    input wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri1 id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19
  );
endmodule
