<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.13.2" xml:lang="en-US">
  <compounddef id="hpm__mipi__dsi__phy__regs_8h" kind="file" language="C++">
    <compoundname>hpm_mipi_dsi_phy_regs.h</compoundname>
    <includedby refid="hpm__mipi__dsi__phy__drv_8h" local="yes">drivers/inc/hpm_mipi_dsi_phy_drv.h</includedby>
    <includedby refid="HPM6800_2HPM6850_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6850/hpm_soc.h</includedby>
    <includedby refid="HPM6800_2HPM6880_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6880/hpm_soc.h</includedby>
    <invincdepgraph>
      <node id="3">
        <label>components/panel/panels/mc10128007_31b.c</label>
        <link refid="mc10128007__31b_8c"/>
      </node>
      <node id="2">
        <label>drivers/inc/hpm_mipi_dsi_phy_drv.h</label>
        <link refid="hpm__mipi__dsi__phy__drv_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>drivers/src/hpm_mipi_dsi_phy_drv.c</label>
        <link refid="hpm__mipi__dsi__phy__drv_8c"/>
      </node>
      <node id="5">
        <label>soc/HPM6800/HPM6850/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6850_2hpm__soc_8h"/>
      </node>
      <node id="7">
        <label>soc/HPM6800/HPM6880/hpm_clock_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__clock__drv_8c"/>
      </node>
      <node id="8">
        <label>soc/HPM6800/HPM6880/hpm_enet_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__enet__soc__drv_8h"/>
      </node>
      <node id="9">
        <label>soc/HPM6800/HPM6880/hpm_mcan_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__mcan__soc_8h"/>
      </node>
      <node id="10">
        <label>soc/HPM6800/HPM6880/hpm_otp_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__otp__drv_8c"/>
      </node>
      <node id="11">
        <label>soc/HPM6800/HPM6880/hpm_sdxc_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__sdxc__soc__drv_8h"/>
      </node>
      <node id="6">
        <label>soc/HPM6800/HPM6880/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc_8h"/>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
        <childnode refid="11" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
      </node>
      <node id="12">
        <label>soc/HPM6800/HPM6880/hpm_soc_feature.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc__feature_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
      </node>
      <node id="13">
        <label>soc/HPM6800/HPM6880/hpm_sysctl_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__sysctl__drv_8c"/>
      </node>
      <node id="14">
        <label>soc/HPM6800/HPM6880/system.c</label>
        <link refid="HPM6800_2HPM6880_2system_8c"/>
      </node>
      <node id="1">
        <label>soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h</label>
        <link refid="hpm__mipi__dsi__phy__regs_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structMIPI__DSI__PHY__Type" prot="public">MIPI_DSI_PHY_Type</innerclass>
    <sectiondef kind="define">
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a63c6d5f9f3461405f7af4fefcd7eb686" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="58" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a27e863290790ded1a7b0f7c6633cedf5" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="59" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac2aa9cb4a0216ca56c240e3e2e347705" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a27e863290790ded1a7b0f7c6633cedf5" kindref="member">MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a63c6d5f9f3461405f7af4fefcd7eb686" kindref="member">MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="60" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac3498a4a0cd35ecaab33215e849b5024" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a63c6d5f9f3461405f7af4fefcd7eb686" kindref="member">MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a27e863290790ded1a7b0f7c6633cedf5" kindref="member">MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="61" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9991d5034135af49c89fcb9c59286665" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="69" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aed45a2d2f36a93da675f0dd03c538aa9" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="70" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0bd768677565b05f42e77e5c70f3020e" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aed45a2d2f36a93da675f0dd03c538aa9" kindref="member">MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9991d5034135af49c89fcb9c59286665" kindref="member">MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="71" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a28bb4a4df67d2d90987ce03251629843" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9991d5034135af49c89fcb9c59286665" kindref="member">MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aed45a2d2f36a93da675f0dd03c538aa9" kindref="member">MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="72" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab3a053aa78bde3e38a319ed7d4624d92" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="80" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab8fb20e2f26110a59c3ab0461ee1ac88" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="81" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afb4a23eca4d9097a3cdcee072b52791b" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab8fb20e2f26110a59c3ab0461ee1ac88" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab3a053aa78bde3e38a319ed7d4624d92" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="82" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a07417051b012b92042cc2c0fcf63110d" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab3a053aa78bde3e38a319ed7d4624d92" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab8fb20e2f26110a59c3ab0461ee1ac88" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="83" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af2fa48936e9b3eccf76bad667f6a2d43" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="90" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab4d5902b9a24de4a562cbf72b5d9dd2a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="91" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9de2c82c2b3eeb0d6826d33c21faeec6" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab4d5902b9a24de4a562cbf72b5d9dd2a" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af2fa48936e9b3eccf76bad667f6a2d43" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="92" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2e95b477030a805944a0a042446189e5" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af2fa48936e9b3eccf76bad667f6a2d43" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab4d5902b9a24de4a562cbf72b5d9dd2a" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="93" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4a132cc99ce8574e855d3bcabbbe8df6" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="100" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a14338d4c229d43608e8d9b8ee69ea93a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="101" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0934139c67478fec6be368a3382c5efb" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a14338d4c229d43608e8d9b8ee69ea93a" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4a132cc99ce8574e855d3bcabbbe8df6" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="102" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aba59530cd496fc2d677fd01ef5218b33" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4a132cc99ce8574e855d3bcabbbe8df6" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a14338d4c229d43608e8d9b8ee69ea93a" kindref="member">MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="103" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4ffb7e5b1d51d788a5c692a1e6d23eb6" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="111" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5d901a544b13b5620c6d2aefe7748fbc" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="112" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af4a7ce9c0ae830d49ed7d69c95ca2ec0" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5d901a544b13b5620c6d2aefe7748fbc" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4ffb7e5b1d51d788a5c692a1e6d23eb6" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="113" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac4eb80d4c235b5e5ad92203bfcacf0e0" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4ffb7e5b1d51d788a5c692a1e6d23eb6" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5d901a544b13b5620c6d2aefe7748fbc" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="114" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abf99c7ce0fdebfadfd3efd01cdeeb2cf" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="121" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a68a7983f898bdf446830eaf012242c28" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="122" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9a6a6f60c34b8a3e1667be1fb28f332a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a68a7983f898bdf446830eaf012242c28" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abf99c7ce0fdebfadfd3efd01cdeeb2cf" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="123" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aef9a9b759ea32ab4d9249f90fae47c98" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abf99c7ce0fdebfadfd3efd01cdeeb2cf" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a68a7983f898bdf446830eaf012242c28" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="124" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acec6c5fc5a590efdd41bae69f507c1a9" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="131" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9904d71108867d18b29829fb3a2f5dd5" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="132" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a146986eebd6333ec9e4d9812945daf97" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9904d71108867d18b29829fb3a2f5dd5" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acec6c5fc5a590efdd41bae69f507c1a9" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="133" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad95b8345b2723947832c4150264dddeb" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acec6c5fc5a590efdd41bae69f507c1a9" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9904d71108867d18b29829fb3a2f5dd5" kindref="member">MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="134" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afbce9f6fa6f66d6f378d81c61bfae5e0" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="142" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a85e64843f81f326bc4fbd77aa943a78b" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="143" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a14267c40b449f53c972214e9128e09ab" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a85e64843f81f326bc4fbd77aa943a78b" kindref="member">MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afbce9f6fa6f66d6f378d81c61bfae5e0" kindref="member">MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="144" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a12e30df9767fa02a619d0f9171378ea0" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afbce9f6fa6f66d6f378d81c61bfae5e0" kindref="member">MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a85e64843f81f326bc4fbd77aa943a78b" kindref="member">MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="145" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a02b7cbb64e7781fbb12a57293d1d63e2" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="153" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae7d87cd5a49b0cf863f4b135b11441c6" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="154" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a111587e4db06b519d0dcbeaac3fac397" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae7d87cd5a49b0cf863f4b135b11441c6" kindref="member">MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a02b7cbb64e7781fbb12a57293d1d63e2" kindref="member">MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="155" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="155" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a73724f2209111b01a8f287089ed6a9bf" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a02b7cbb64e7781fbb12a57293d1d63e2" kindref="member">MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae7d87cd5a49b0cf863f4b135b11441c6" kindref="member">MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="156" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6e98c109d27b4629503f0b4cb9cb6542" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="164" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acb630e748243812a27f1537470e7cc15" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="165" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa879195abbafa7ca687c7be23b59db1a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acb630e748243812a27f1537470e7cc15" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6e98c109d27b4629503f0b4cb9cb6542" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="166" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="166" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7faf869169c8e827c7d87fd281539199" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6e98c109d27b4629503f0b4cb9cb6542" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acb630e748243812a27f1537470e7cc15" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="167" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7bd08213074afe6760c3212960c79d6d" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="174" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a94adfa3c18fbdddf2a1663360d12f921" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="175" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="175" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abd36083b54617cee5f40fb04c2904b03" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a94adfa3c18fbdddf2a1663360d12f921" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7bd08213074afe6760c3212960c79d6d" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="176" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0cb0ff2819fdffa13e60f97610dadd23" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7bd08213074afe6760c3212960c79d6d" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a94adfa3c18fbdddf2a1663360d12f921" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="177" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a248cb56ed498be34405ced835e50d862" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="184" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="184" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afedfc026252f19ffa0c43dac1bd7e933" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="185" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="185" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a517a4009073c96e6915c3ae0bb4b7e80" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afedfc026252f19ffa0c43dac1bd7e933" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a248cb56ed498be34405ced835e50d862" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="186" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="186" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1affe00828b62378b3d1e01d4262f14bd2" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a248cb56ed498be34405ced835e50d862" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afedfc026252f19ffa0c43dac1bd7e933" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="187" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a62ce11b9534f48bb1f10af038c05cf29" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="194" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2502226618fef4962a0543e29a594a2c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="195" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="195" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6b50110e5d2ad3be66e911af933b3018" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2502226618fef4962a0543e29a594a2c" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a62ce11b9534f48bb1f10af038c05cf29" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="196" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="196" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac47a416149225494fd1e854bee054508" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a62ce11b9534f48bb1f10af038c05cf29" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2502226618fef4962a0543e29a594a2c" kindref="member">MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="197" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="197" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4b5fa9b0fea6d3b15ad7e0fb81a1a18b" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="205" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac2d2b64d807bfd67e7bf1d2b821180a8" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="206" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="206" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8f45e10ccc5d9288f65e1b53aae82e46" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac2d2b64d807bfd67e7bf1d2b821180a8" kindref="member">MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4b5fa9b0fea6d3b15ad7e0fb81a1a18b" kindref="member">MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="207" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3bc819bbdf1d83aaace1604e056308bc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4b5fa9b0fea6d3b15ad7e0fb81a1a18b" kindref="member">MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac2d2b64d807bfd67e7bf1d2b821180a8" kindref="member">MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="208" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3e0941c6bcffd642e66667de5c26f070" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="216" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="216" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abeabd3c2f06b62bdea071ddf7d76269d" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="217" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="217" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1348547b54ad3d2bfc51c15938e01567" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abeabd3c2f06b62bdea071ddf7d76269d" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3e0941c6bcffd642e66667de5c26f070" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="218" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="218" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa0fda9a2e8c5c8b109647c485d61d1cc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3e0941c6bcffd642e66667de5c26f070" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abeabd3c2f06b62bdea071ddf7d76269d" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="219" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="219" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9d0bebf15b0244273217da8e1ae6a7fc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="226" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae0758fb058e87685b3a70582416f1de4" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="227" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a03cbad7698883ffd1c5834ccd2ada566" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae0758fb058e87685b3a70582416f1de4" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9d0bebf15b0244273217da8e1ae6a7fc" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="228" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a728d86c6706fe8ad1ce576846f5f680a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9d0bebf15b0244273217da8e1ae6a7fc" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae0758fb058e87685b3a70582416f1de4" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="229" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2a4198834b4b03931804f2d23a271bab" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="236" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac9b1538cb7e4ff2df85f0383ddb59c24" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="237" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8216e351907620b70b79db565752d96a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac9b1538cb7e4ff2df85f0383ddb59c24" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2a4198834b4b03931804f2d23a271bab" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="238" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a05634667c8677f7961100c17bdb484cd" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2a4198834b4b03931804f2d23a271bab" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac9b1538cb7e4ff2df85f0383ddb59c24" kindref="member">MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="239" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a72a6a825f591a793b0c6abf8a3713bfd" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="247" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af9c6a7f0dceee32fc9e90eb1df225e5c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="248" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab22c0f7d44602b7b850750c14e42c9e5" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af9c6a7f0dceee32fc9e90eb1df225e5c" kindref="member">MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a72a6a825f591a793b0c6abf8a3713bfd" kindref="member">MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="249" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="249" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab7eab0fb4f670458037b5e6f957728fd" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a72a6a825f591a793b0c6abf8a3713bfd" kindref="member">MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af9c6a7f0dceee32fc9e90eb1df225e5c" kindref="member">MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="250" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afc547dc42f5581ee3a05b55bfba855cb" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="258" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="258" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aec184710429997314c0ea2a1b5e18105" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="259" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a23f8d451f35e840751e93c896c2b37b9" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aec184710429997314c0ea2a1b5e18105" kindref="member">MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afc547dc42f5581ee3a05b55bfba855cb" kindref="member">MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="260" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af2aab895a212d34a13cfdaba4ac7f418" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afc547dc42f5581ee3a05b55bfba855cb" kindref="member">MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aec184710429997314c0ea2a1b5e18105" kindref="member">MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="261" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="261" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1487f326fb361293cb10e60ace1645df" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="269" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4a7945c410a034a011193b7eb4a6f8a3" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="270" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5eda6f984d311959e70cc9fa9cf03b3e" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4a7945c410a034a011193b7eb4a6f8a3" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1487f326fb361293cb10e60ace1645df" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="271" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="271" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af453a3c534b34bed43ddc48c14b7c478" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1487f326fb361293cb10e60ace1645df" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4a7945c410a034a011193b7eb4a6f8a3" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="272" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a47e4922f3c0ca7ef13a2ddc3a0de001a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="279" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="279" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a39c25fd6671739bc4783ad5e557c6d7c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="280" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="280" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac4ea99840ae30ff97a2e52e06c63f3ca" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a39c25fd6671739bc4783ad5e557c6d7c" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a47e4922f3c0ca7ef13a2ddc3a0de001a" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="281" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="281" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9e66d69c5a3f8dfa25fd40f3d1713064" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a47e4922f3c0ca7ef13a2ddc3a0de001a" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a39c25fd6671739bc4783ad5e557c6d7c" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="282" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a59e7d7116ccb66126f8bd4da96cd40bc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="289" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="289" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ade94c41154e11086b9bd64925d3e8f91" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="290" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ace9cc68bb42e104cd0be076d51c30738" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ade94c41154e11086b9bd64925d3e8f91" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a59e7d7116ccb66126f8bd4da96cd40bc" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="291" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="291" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa48adaaf83ed439dec9919be88afa9bb" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a59e7d7116ccb66126f8bd4da96cd40bc" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ade94c41154e11086b9bd64925d3e8f91" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="292" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="292" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac90cd3427a670e1fa6d315d8908b89da" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="299" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="299" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3f5f04f3acde4d709b91aa9130e81e68" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="300" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="300" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab3e36e165c7c16f5dc1cd90c6f78b030" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3f5f04f3acde4d709b91aa9130e81e68" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac90cd3427a670e1fa6d315d8908b89da" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="301" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="301" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3e0bd8f9954976001326a12e52ec2a15" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac90cd3427a670e1fa6d315d8908b89da" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3f5f04f3acde4d709b91aa9130e81e68" kindref="member">MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="302" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="302" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a333dcf0116fdeb6b4f66e1bffd56da2b" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="310" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="310" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9f76f7179b0b94ecd3855225443c376f" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="311" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a82d3779b89014803363fae022a70f326" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9f76f7179b0b94ecd3855225443c376f" kindref="member">MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a333dcf0116fdeb6b4f66e1bffd56da2b" kindref="member">MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="312" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="312" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af6a8408a2f241e1f714099ed8287856c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a333dcf0116fdeb6b4f66e1bffd56da2b" kindref="member">MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9f76f7179b0b94ecd3855225443c376f" kindref="member">MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="313" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="313" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac3ecf8563c2c67706d7e5a26b255d7e2" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="321" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a76a07626bd11a98587b8a3d233959e58" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="322" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="322" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9630f90e87e0e29170cf10d75b99e86f" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a76a07626bd11a98587b8a3d233959e58" kindref="member">MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac3ecf8563c2c67706d7e5a26b255d7e2" kindref="member">MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="323" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab65e7884269393867cd37fa5ebdb22ed" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac3ecf8563c2c67706d7e5a26b255d7e2" kindref="member">MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a76a07626bd11a98587b8a3d233959e58" kindref="member">MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="324" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="324" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1add1a49eceabcab41b3634436f68cd66c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="332" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="332" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0f613ffeea6fc9e4bc8016f1d0ed0793" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="333" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="333" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afc3a454e189e24be880a40efbf403d7e" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0f613ffeea6fc9e4bc8016f1d0ed0793" kindref="member">MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1add1a49eceabcab41b3634436f68cd66c" kindref="member">MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="334" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4414108daeda2e13ba9fa17154904926" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1add1a49eceabcab41b3634436f68cd66c" kindref="member">MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0f613ffeea6fc9e4bc8016f1d0ed0793" kindref="member">MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="335" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ade027e0d2fab1f8f62a96ff8a127fe38" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="343" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af0d5b2fc3608b11639a4007138d8f3dd" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="344" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a60ff909071aea1e8e0e41ecb5fbce60b" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af0d5b2fc3608b11639a4007138d8f3dd" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ade027e0d2fab1f8f62a96ff8a127fe38" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="345" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a54de2e7615fcf72b096d5ac8af8f9b76" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ade027e0d2fab1f8f62a96ff8a127fe38" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af0d5b2fc3608b11639a4007138d8f3dd" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="346" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1adc9bb4289c8d11b05265d10a4cff52be" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="353" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="353" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a271d9cf270fc3b3964e1935b7c37ff27" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="354" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="354" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab0fd481fe03be145cc31d3ac2b70d65e" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a271d9cf270fc3b3964e1935b7c37ff27" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adc9bb4289c8d11b05265d10a4cff52be" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="355" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="355" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ada1480dddf00fa2ee463ae4752406623" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adc9bb4289c8d11b05265d10a4cff52be" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a271d9cf270fc3b3964e1935b7c37ff27" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="356" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6bd08728c32b767ee93b6eab11c6ecc3" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="363" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="363" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae64d3e4875ffe088df795bd157103454" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="364" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a604a3d7a7355124670952c532e8458ea" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae64d3e4875ffe088df795bd157103454" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6bd08728c32b767ee93b6eab11c6ecc3" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="365" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="365" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abf1cb731436f9bd562d16f5f1ed0405a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6bd08728c32b767ee93b6eab11c6ecc3" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae64d3e4875ffe088df795bd157103454" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="366" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="366" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9a9032c4e6e4247e9b138f522add75b5" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="373" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="373" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad82fb32c5ba2e1353ce5cbf6611cb3b4" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="374" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0614cef7fd2b05ce2806db6e0f831c4c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad82fb32c5ba2e1353ce5cbf6611cb3b4" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9a9032c4e6e4247e9b138f522add75b5" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="375" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afb4d1b91c342f070708acedfc0b0f8df" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9a9032c4e6e4247e9b138f522add75b5" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad82fb32c5ba2e1353ce5cbf6611cb3b4" kindref="member">MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="376" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9269c499f36d2e6873575f4bfc5a7c77" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="384" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="384" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab1bcae72ccc49dddcafc5569543613c3" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="385" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="385" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1adaf3eb3f0edc134d47878948806a991f" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab1bcae72ccc49dddcafc5569543613c3" kindref="member">MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9269c499f36d2e6873575f4bfc5a7c77" kindref="member">MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="386" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="386" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af77d73f4f688636eaeba41ce9bec9e06" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9269c499f36d2e6873575f4bfc5a7c77" kindref="member">MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab1bcae72ccc49dddcafc5569543613c3" kindref="member">MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="387" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="387" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae2b6632bbdfd5f85aa21cd3ea299db31" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK</name>
        <initializer>(0xFFFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="395" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a11352e46459419ca3ce0ac6b70ef38e8" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="396" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="396" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a96ae992452b1e0fb15a20982ee1e1eb2" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a11352e46459419ca3ce0ac6b70ef38e8" kindref="member">MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae2b6632bbdfd5f85aa21cd3ea299db31" kindref="member">MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="397" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="397" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a15e4f4253323755ff6f40da922e1f507" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae2b6632bbdfd5f85aa21cd3ea299db31" kindref="member">MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a11352e46459419ca3ce0ac6b70ef38e8" kindref="member">MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="398" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="398" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a607acee55a4f20d810e37cece15cf289" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="406" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="406" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7d4224f37c81db36461062e79557c5d1" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="407" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="407" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abf9e83eb7f94d0bb10c65ff149221b9a" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7d4224f37c81db36461062e79557c5d1" kindref="member">MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a607acee55a4f20d810e37cece15cf289" kindref="member">MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="408" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="408" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abcc0edd69ba76a2406ad837fa7227746" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a607acee55a4f20d810e37cece15cf289" kindref="member">MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7d4224f37c81db36461062e79557c5d1" kindref="member">MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="409" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="409" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2cde77a5f0af10eca5926beae929f399" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK</name>
        <initializer>(0xFF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="417" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="417" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a123736289e4b1648d7f460fa69ffedc1" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="418" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="418" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1adfcd7269b4c6a0ee2aea64dc4a9b1ada" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a123736289e4b1648d7f460fa69ffedc1" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2cde77a5f0af10eca5926beae929f399" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="419" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="419" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af2038617473c17485050f62627488dbc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2cde77a5f0af10eca5926beae929f399" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a123736289e4b1648d7f460fa69ffedc1" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="420" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="420" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a995a966d37e604d40efba653f781ed21" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK</name>
        <initializer>(0xFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="427" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="427" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0df31a7648a9c2cce58ea8d69141d3fe" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="428" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="428" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a560d2e70e19de3b380c8c5b662a156fb" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0df31a7648a9c2cce58ea8d69141d3fe" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a995a966d37e604d40efba653f781ed21" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="429" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="429" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a61c5a7d50302370d222c5f568de639ec" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a995a966d37e604d40efba653f781ed21" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0df31a7648a9c2cce58ea8d69141d3fe" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="430" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="430" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af70b6ebfaa7fd1d8d656e4007842e8ae" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="437" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="437" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab768814fc106e725fe451874915d5597" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="438" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="438" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afdb174e2c163c2cf726db1d9c8e9ca81" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab768814fc106e725fe451874915d5597" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af70b6ebfaa7fd1d8d656e4007842e8ae" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="439" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="439" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7aab58c616cd88cc033dff7f658de98e" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af70b6ebfaa7fd1d8d656e4007842e8ae" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab768814fc106e725fe451874915d5597" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="440" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="440" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0f80deeb1aabf5acd927c7f0a06bdce2" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="447" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="447" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aeba18775dca6530965bf1a4b2a1a5632" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="448" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="448" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab40fa34467874e7530bff49b5a7ede4c" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aeba18775dca6530965bf1a4b2a1a5632" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0f80deeb1aabf5acd927c7f0a06bdce2" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="449" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="449" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a76e8194fc8aebe82cedb66713b19fa44" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0f80deeb1aabf5acd927c7f0a06bdce2" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aeba18775dca6530965bf1a4b2a1a5632" kindref="member">MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="450" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="450" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a136e7a07a919ff04dad3259d323b9231" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="458" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="458" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa964037cca321c51a4493be0a4d9f5a9" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="459" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="459" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a98de32321cf99c69adb75a930582bf65" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa964037cca321c51a4493be0a4d9f5a9" kindref="member">MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a136e7a07a919ff04dad3259d323b9231" kindref="member">MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="460" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="460" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad6a0d52ab84e9781b895daba860ff4dc" prot="public" static="no">
        <name>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a136e7a07a919ff04dad3259d323b9231" kindref="member">MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa964037cca321c51a4493be0a4d9f5a9" kindref="member">MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="461" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="461" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acca5e6bb69826d92152c0233a030d0a0" prot="public" static="no">
        <name>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="469" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af68dd901ebbfb9c3f92de0de16bd178a" prot="public" static="no">
        <name>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="470" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="470" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6f177b212d0a9cc798c4dfb754f75820" prot="public" static="no">
        <name>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af68dd901ebbfb9c3f92de0de16bd178a" kindref="member">MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acca5e6bb69826d92152c0233a030d0a0" kindref="member">MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="471" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a706c6af446c382d1c5e740aad5d79ebc" prot="public" static="no">
        <name>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acca5e6bb69826d92152c0233a030d0a0" kindref="member">MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af68dd901ebbfb9c3f92de0de16bd178a" kindref="member">MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="472" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="472" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9786554d4477aab8d3f075d304acaa27" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK</name>
        <initializer>(0x80U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="480" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="480" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0eaa2716ab21367ca4d9c08a07aeebfc" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT</name>
        <initializer>(7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="481" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="481" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a96c00058aac3f76fa7c68a8dada8577d" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9786554d4477aab8d3f075d304acaa27" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0eaa2716ab21367ca4d9c08a07aeebfc" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="482" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="482" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a014aad72e853fcf8c72930d17586c693" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK</name>
        <initializer>(0x40U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="489" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="489" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4bdcf198230e9f5078d348a5a6764a32" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT</name>
        <initializer>(6U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="490" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="490" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4aaa8f0f7a51e4638bf1f6fac050d155" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4bdcf198230e9f5078d348a5a6764a32" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a014aad72e853fcf8c72930d17586c693" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="491" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="491" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a560fee793fb944b73b80f05c090a3b96" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a014aad72e853fcf8c72930d17586c693" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4bdcf198230e9f5078d348a5a6764a32" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="492" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af08a895fe0e860a42bb5fe72502d6e25" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="499" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="499" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2698ecf0d86ba008a172838bd5ef996a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="500" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="500" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab9753bfa854d41bedf506fccaf9e5f89" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2698ecf0d86ba008a172838bd5ef996a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af08a895fe0e860a42bb5fe72502d6e25" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="501" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="501" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af90af6d32c6f6fc373eecf23e50da825" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af08a895fe0e860a42bb5fe72502d6e25" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2698ecf0d86ba008a172838bd5ef996a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="502" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="502" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a88134706a5e3f3fba9ddb590af57f0fa" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="509" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="509" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3b54e3a5a39c00472b50682769b78502" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="510" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8b9621f7951f7f4f3db722414dc09941" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3b54e3a5a39c00472b50682769b78502" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a88134706a5e3f3fba9ddb590af57f0fa" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="511" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2edb2b3a2bfbceb9d757f97a56a01555" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a88134706a5e3f3fba9ddb590af57f0fa" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3b54e3a5a39c00472b50682769b78502" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="512" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab3ddaeb8c30d417eda8260e92904518c" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="519" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1adc732a089ff972ea2a6ce2f186239616" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="520" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7b5a4f0c5b1bde26b9d977dfd1e5e062" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adc732a089ff972ea2a6ce2f186239616" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab3ddaeb8c30d417eda8260e92904518c" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="521" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="521" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abcfbba08720daa10185bd8857684f433" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab3ddaeb8c30d417eda8260e92904518c" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adc732a089ff972ea2a6ce2f186239616" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="522" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="522" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afbe15dbaa8c2403c7f9b220d4a966c38" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="529" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a703f67d17d7ae64e2cd31516ff8fbc7e" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="530" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="530" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa0ef43ccb6cf2ebb1a1b73993ec96d95" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a703f67d17d7ae64e2cd31516ff8fbc7e" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afbe15dbaa8c2403c7f9b220d4a966c38" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="531" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="531" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a44596e1e1faa426175720de2b35351c8" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afbe15dbaa8c2403c7f9b220d4a966c38" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a703f67d17d7ae64e2cd31516ff8fbc7e" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="532" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="532" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a978223b2967e713e29aceaf0ff3eb13a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="539" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="539" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1affa76fc1bb76dd7af2aedf51d8d0d052" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="540" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="540" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6112c136843e8befb67586d02b2f6731" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1affa76fc1bb76dd7af2aedf51d8d0d052" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a978223b2967e713e29aceaf0ff3eb13a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="541" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a474192fcc286c8dfa5693890ed84d4ab" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a978223b2967e713e29aceaf0ff3eb13a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1affa76fc1bb76dd7af2aedf51d8d0d052" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="542" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a69928d032211e981f4c65a2c1b184d8a" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="549" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="549" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a26168fed927889b973812681aa7eddc0" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="550" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aea35e9398445cde1eb436784777d7874" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a26168fed927889b973812681aa7eddc0" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a69928d032211e981f4c65a2c1b184d8a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="551" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac44a42d734882965445f0933b1d9cdb7" prot="public" static="no">
        <name>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a69928d032211e981f4c65a2c1b184d8a" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a26168fed927889b973812681aa7eddc0" kindref="member">MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="552" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9448752008cc84e32570fba873f93523" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK</name>
        <initializer>(0x8000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="560" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="560" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a88d1e7f312ba9ad3cf5cb253e136484f" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT</name>
        <initializer>(27U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="561" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="561" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7baf62e70a047fd2b4deb921bf12b88d" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9448752008cc84e32570fba873f93523" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a88d1e7f312ba9ad3cf5cb253e136484f" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="562" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="562" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5c8cb8c5e13daeac4645e3aff5d2dcab" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK</name>
        <initializer>(0x7000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="569" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9185d60b4169b27190cb3ca818db9aa6" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="570" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1a46ad522c397dd992ff943c210fa6b1" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9185d60b4169b27190cb3ca818db9aa6" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5c8cb8c5e13daeac4645e3aff5d2dcab" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="571" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abd8066311856f12e16eb5c807ba9620a" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5c8cb8c5e13daeac4645e3aff5d2dcab" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9185d60b4169b27190cb3ca818db9aa6" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="572" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afd17a9013add629cacd07fea7903caa3" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK</name>
        <initializer>(0xF80000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="579" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="579" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3902d4e20e00c9975858419f5ccf246b" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT</name>
        <initializer>(19U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="580" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4ba9573477bd6996d5c20cb4db526cd6" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3902d4e20e00c9975858419f5ccf246b" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afd17a9013add629cacd07fea7903caa3" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="581" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad6eb832cef4377c4a37de5a289effed6" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afd17a9013add629cacd07fea7903caa3" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3902d4e20e00c9975858419f5ccf246b" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="582" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="582" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9e3f43a0417e9851b34ffd1078ec620f" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK</name>
        <initializer>(0x7FFF0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="589" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="589" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aaf443050732bd0fd442c0d9a911d49fe" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="590" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="590" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4fce3b0f6ba53bd36db1f4b527d9eece" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aaf443050732bd0fd442c0d9a911d49fe" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9e3f43a0417e9851b34ffd1078ec620f" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="591" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="591" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2db8d83121e38d1367198f76a60a4da5" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9e3f43a0417e9851b34ffd1078ec620f" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aaf443050732bd0fd442c0d9a911d49fe" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="592" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="592" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1adca61e59bf24cc01ae7080dcba5f3bcb" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="599" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5c95c89ff9d2cb40894f1d792a02c238" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="600" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9572c464a73baea3d91d786099afb92e" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5c95c89ff9d2cb40894f1d792a02c238" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adca61e59bf24cc01ae7080dcba5f3bcb" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="601" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3d15ad17d97c9179f15fa1d30106c82e" prot="public" static="no">
        <name>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1adca61e59bf24cc01ae7080dcba5f3bcb" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5c95c89ff9d2cb40894f1d792a02c238" kindref="member">MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="602" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac23e6734625ec882e90fe67278d1fce7" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK</name>
        <initializer>(0x2000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="610" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="610" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abd397ac942e6a7297bde7812614e2393" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT</name>
        <initializer>(13U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="611" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="611" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad23378e9f2927b2f1149f87fe08ccccd" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abd397ac942e6a7297bde7812614e2393" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac23e6734625ec882e90fe67278d1fce7" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="612" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a53a0d7ed3c795af0c54608e89f4d7614" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac23e6734625ec882e90fe67278d1fce7" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1abd397ac942e6a7297bde7812614e2393" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="613" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a41dc3cd32311ca16fe42eddf374c401e" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK</name>
        <initializer>(0x1E00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="620" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="620" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aca71186d998db23ab8ad8985c02e8242" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="621" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="621" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a91970cca325bb83c58ea3b8389f23a6c" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aca71186d998db23ab8ad8985c02e8242" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a41dc3cd32311ca16fe42eddf374c401e" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="622" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8161419af3c93a3937adcfab4e4a5e44" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a41dc3cd32311ca16fe42eddf374c401e" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aca71186d998db23ab8ad8985c02e8242" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="623" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a07be4363e7c983694f5225830ecc2af7" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK</name>
        <initializer>(0x1FEU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="630" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a49d1a7dbcfb2063f7ba08562fc31ce26" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="631" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab1327bf9ee51e4ff024b8822edb8b8ea" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a49d1a7dbcfb2063f7ba08562fc31ce26" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a07be4363e7c983694f5225830ecc2af7" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="632" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5b504927206c3674c153ef0bd4141fc9" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a07be4363e7c983694f5225830ecc2af7" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a49d1a7dbcfb2063f7ba08562fc31ce26" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="633" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="633" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a24d8d5c68372407b23b212433f406a6a" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="640" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="640" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a54b2399d68f62294e5c298cf561b49f3" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="641" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="641" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afa7d970a15b7c2f121d9b88b2a75f0fc" prot="public" static="no">
        <name>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a24d8d5c68372407b23b212433f406a6a" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a54b2399d68f62294e5c298cf561b49f3" kindref="member">MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="642" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="642" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9909fab55e32587292c29147e91a4156" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK</name>
        <initializer>(0x3800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="650" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="650" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab60cece7e7041c6ec6e82dcee6486aa5" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="651" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="651" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aaa5f584335c327a2d4e4fa4ba45b51bc" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab60cece7e7041c6ec6e82dcee6486aa5" kindref="member">MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9909fab55e32587292c29147e91a4156" kindref="member">MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="652" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="652" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1bd24f15268466b327f79a942a5949a0" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9909fab55e32587292c29147e91a4156" kindref="member">MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab60cece7e7041c6ec6e82dcee6486aa5" kindref="member">MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="653" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6ffadf1aceedddd70430f3f7d2ec1ece" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK</name>
        <initializer>(0x700U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="660" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aab0511e788cad9933a8611dd7143197d" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="661" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="661" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab95c37263e953b5bcffa0e186a609fa1" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aab0511e788cad9933a8611dd7143197d" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6ffadf1aceedddd70430f3f7d2ec1ece" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="662" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="662" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5719b1efb6a3ae3f4d476524a9dd80f1" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6ffadf1aceedddd70430f3f7d2ec1ece" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aab0511e788cad9933a8611dd7143197d" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="663" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="663" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5222d83615faf605cfad037225b1e7a3" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="670" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="670" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab743b51066110e8ee24313577744f529" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="671" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="671" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0536879304161c53a118d9ae14c6eb5d" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab743b51066110e8ee24313577744f529" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5222d83615faf605cfad037225b1e7a3" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="672" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="672" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5a56e3516b04308ea69ef390373e3c27" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5222d83615faf605cfad037225b1e7a3" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab743b51066110e8ee24313577744f529" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="673" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="673" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3a0908b8e89f5228ab242d9009f38b09" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="680" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af309389ab33ab6d5b3f584838d79e6a7" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="681" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="681" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a83dd86b29c50510e9bef3a8a548f82f4" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af309389ab33ab6d5b3f584838d79e6a7" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3a0908b8e89f5228ab242d9009f38b09" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="682" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5cd9203f74f3d6cdd43c3d6a73e0dd8e" prot="public" static="no">
        <name>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3a0908b8e89f5228ab242d9009f38b09" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af309389ab33ab6d5b3f584838d79e6a7" kindref="member">MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="683" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af57de5ba4cd399463cedc4ee1cf5d376" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK</name>
        <initializer>(0x7E0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="691" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a354f40cda40d3df2260ace9cef46146b" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT</name>
        <initializer>(17U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="692" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aff39e10780789734f95afadb8a973803" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af57de5ba4cd399463cedc4ee1cf5d376" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a354f40cda40d3df2260ace9cef46146b" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="693" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="693" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7f769a6ccf16e2db4db2deaf35e6f86f" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK</name>
        <initializer>(0x1F000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="700" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="700" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a32cf118ae4871cc28d9d7efee3a84461" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="701" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="701" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4d57d19b3dc17b422e628aeee459e69e" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7f769a6ccf16e2db4db2deaf35e6f86f" kindref="member">MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a32cf118ae4871cc28d9d7efee3a84461" kindref="member">MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="702" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="702" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acfe6893dc9bf9ba0eef9e012fff419d2" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK</name>
        <initializer>(0xF80U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="709" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a05dd4c0c95ee9cf856ddf8762333f16a" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT</name>
        <initializer>(7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="710" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="710" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acbbaa4165c8a0912af5ce1a02854d451" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acfe6893dc9bf9ba0eef9e012fff419d2" kindref="member">MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a05dd4c0c95ee9cf856ddf8762333f16a" kindref="member">MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="711" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="711" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae93672d3ac2276acae9c2cb8f786f06a" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK</name>
        <initializer>(0x40U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="718" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="718" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1464c1a2fcadb9c212d86707724e8d04" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT</name>
        <initializer>(6U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="719" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="719" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1abf8482dd00668c71134d30044f538771" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1464c1a2fcadb9c212d86707724e8d04" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae93672d3ac2276acae9c2cb8f786f06a" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="720" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="720" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a482ef6a03dcef94a40f46c20a7502778" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ae93672d3ac2276acae9c2cb8f786f06a" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1464c1a2fcadb9c212d86707724e8d04" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="721" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="721" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aff1d8983a71e0cf22a9852a2de6977a0" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK</name>
        <initializer>(0x30U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="728" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="728" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9e8b5d67f9f308c7f703421e031cf507" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="729" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="729" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa5b11678d29af588d4fb62158ebfe104" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9e8b5d67f9f308c7f703421e031cf507" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aff1d8983a71e0cf22a9852a2de6977a0" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="730" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="730" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac7b7ebc2d1766c319ba184d1524cc9d8" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aff1d8983a71e0cf22a9852a2de6977a0" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9e8b5d67f9f308c7f703421e031cf507" kindref="member">MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="731" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="731" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a128beb6adb86fd3826f9a0ada1a62b98" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="738" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="738" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1cd6782d396486843f53eb6c02ca0ef5" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="739" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="739" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8aa7f0b1ec3f3c7f797f4ac0b5538835" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1cd6782d396486843f53eb6c02ca0ef5" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a128beb6adb86fd3826f9a0ada1a62b98" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="740" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="740" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac90eb28c077b321c4dbde497c7596592" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a128beb6adb86fd3826f9a0ada1a62b98" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1cd6782d396486843f53eb6c02ca0ef5" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="741" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="741" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1add68e1a5896adb5ebec9edae1974f06d" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK</name>
        <initializer>(0x7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="748" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="748" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2e88e571a95c4a0fbf0a9604b6ef84a5" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="749" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="749" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aff55b04d64eb626cc622abc235a5310c" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2e88e571a95c4a0fbf0a9604b6ef84a5" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1add68e1a5896adb5ebec9edae1974f06d" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="750" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="750" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a26496b4becdb0aac9c63f3ad3ab30d89" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1add68e1a5896adb5ebec9edae1974f06d" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a2e88e571a95c4a0fbf0a9604b6ef84a5" kindref="member">MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="751" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="751" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aca81cc624fa6de8248129c5234ab4ca8" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK</name>
        <initializer>(0xFFFFFC00UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="759" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="759" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a91297f37b6b37a78821f25ebeefa7329" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT</name>
        <initializer>(10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="760" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="760" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a298a397a0ff4a02e316a56c9f25a29d5" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a91297f37b6b37a78821f25ebeefa7329" kindref="member">MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aca81cc624fa6de8248129c5234ab4ca8" kindref="member">MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="761" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="761" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afe6e3a2d165374a0d00134a5bb8ae04f" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aca81cc624fa6de8248129c5234ab4ca8" kindref="member">MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a91297f37b6b37a78821f25ebeefa7329" kindref="member">MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="762" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="762" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6cb834978766605525caacf53abe451e" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK</name>
        <initializer>(0x3C0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="769" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="769" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5e733deae8fe0b2cbe52e4fa73a2195f" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT</name>
        <initializer>(6U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="770" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a664dc8a7309d322d6723f2865b7b5986" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5e733deae8fe0b2cbe52e4fa73a2195f" kindref="member">MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6cb834978766605525caacf53abe451e" kindref="member">MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="771" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a305bf74ce94e682c4f2bdb71bff9af09" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6cb834978766605525caacf53abe451e" kindref="member">MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a5e733deae8fe0b2cbe52e4fa73a2195f" kindref="member">MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="772" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="772" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab181b768c961f585a7cd5ad84b0d6c34" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="779" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa1323a41ee6fe634e62299bc0235451b" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="780" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="780" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5e9dd822da40e6863440d722c4026115" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa1323a41ee6fe634e62299bc0235451b" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab181b768c961f585a7cd5ad84b0d6c34" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="781" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="781" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a628e1e276a18afbe426a3dc7bd867daf" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab181b768c961f585a7cd5ad84b0d6c34" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa1323a41ee6fe634e62299bc0235451b" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="782" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a46178d00bcde23ea6cd1782d9551e0e7" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK</name>
        <initializer>(0x18U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="789" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="789" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a055ebb3ab49b139a8d6613a5535057d0" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="790" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="790" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a638f3884b25a847f99b6b91ed85cdb3d" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a055ebb3ab49b139a8d6613a5535057d0" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a46178d00bcde23ea6cd1782d9551e0e7" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="791" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="791" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad1986e467fa62f0bd85a95866bc93172" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a46178d00bcde23ea6cd1782d9551e0e7" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a055ebb3ab49b139a8d6613a5535057d0" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="792" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="792" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acea8b5b5c5a5507c6e5cb8f430e0b103" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="799" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="799" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af49cd17ab4db2eff0c9c95e5d4afb634" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="800" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="800" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0333d5f9f739839b398902fd79ef5376" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af49cd17ab4db2eff0c9c95e5d4afb634" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acea8b5b5c5a5507c6e5cb8f430e0b103" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="801" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="801" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae07f829190a49c4a640262d944026347" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acea8b5b5c5a5507c6e5cb8f430e0b103" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af49cd17ab4db2eff0c9c95e5d4afb634" kindref="member">MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="802" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="802" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1a5f793b5aa4728cb5c654f33a93530d" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK</name>
        <initializer>(0x3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="809" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="809" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6b1edaf8fb6861af028abc5611cf4843" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="810" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="810" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aedc2790312ecc774343d7dadc5e7951a" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6b1edaf8fb6861af028abc5611cf4843" kindref="member">MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1a5f793b5aa4728cb5c654f33a93530d" kindref="member">MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="811" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="811" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac27bc9cd86193943f339518e783600ad" prot="public" static="no">
        <name>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1a5f793b5aa4728cb5c654f33a93530d" kindref="member">MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a6b1edaf8fb6861af028abc5611cf4843" kindref="member">MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="812" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="812" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0e110802b165621cdbcf8cecf0262924" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK</name>
        <initializer>(0x780U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="820" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="820" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a82e2c1b5eb3ec92f0e65f5f823ecc11f" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT</name>
        <initializer>(7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="821" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="821" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a6ac9faec9ae534d85565a10934a868d2" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a82e2c1b5eb3ec92f0e65f5f823ecc11f" kindref="member">MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0e110802b165621cdbcf8cecf0262924" kindref="member">MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="822" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="822" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af29c922812f6517f2a4bc51c2404f0d3" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0e110802b165621cdbcf8cecf0262924" kindref="member">MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a82e2c1b5eb3ec92f0e65f5f823ecc11f" kindref="member">MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="823" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="823" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3c25fdd7a20befa7fd41c4c4da6d301a" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK</name>
        <initializer>(0x60U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="830" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="830" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad0d66cf488f0244495b651dd721f713e" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="831" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="831" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7f996058b16a648679049c30c7a4146e" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad0d66cf488f0244495b651dd721f713e" kindref="member">MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3c25fdd7a20befa7fd41c4c4da6d301a" kindref="member">MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="832" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="832" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af638b5829e8dd1e6f6ac75b3413dfaf6" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3c25fdd7a20befa7fd41c4c4da6d301a" kindref="member">MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad0d66cf488f0244495b651dd721f713e" kindref="member">MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="833" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="833" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af7044f38cbcf73617631678ca8ac41cd" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK</name>
        <initializer>(0x1FU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="840" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="840" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad0d9ef38554d71a9fe640aec6413497e" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="841" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="841" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4f824489bd8e08a47caa5e2f75a69fb3" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad0d9ef38554d71a9fe640aec6413497e" kindref="member">MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af7044f38cbcf73617631678ca8ac41cd" kindref="member">MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="842" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="842" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a69d7a68f3b8a815972e12c45512693f1" prot="public" static="no">
        <name>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af7044f38cbcf73617631678ca8ac41cd" kindref="member">MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ad0d9ef38554d71a9fe640aec6413497e" kindref="member">MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="843" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="843" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac8865170e42c49720a11b596b76ffb5f" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="851" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="851" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1812b5c86dbc017d65522ffb1ab7591d" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="852" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="852" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a46a713b2df6e6fdf273c8376fb786397" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1812b5c86dbc017d65522ffb1ab7591d" kindref="member">MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac8865170e42c49720a11b596b76ffb5f" kindref="member">MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="853" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="853" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab4fb3749584a48fedd48b56427687eae" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac8865170e42c49720a11b596b76ffb5f" kindref="member">MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a1812b5c86dbc017d65522ffb1ab7591d" kindref="member">MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="854" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="854" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7b6b74ff152a6bd06642e05452f8e105" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="862" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="862" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac7054e4ab4de88f47a397c77134000ef" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="863" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="863" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac23282de28c6a145e50a5e02b09d1335" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac7054e4ab4de88f47a397c77134000ef" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7b6b74ff152a6bd06642e05452f8e105" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="864" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="864" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ad7778c7867fad835548b09ee5c55ab97" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a7b6b74ff152a6bd06642e05452f8e105" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ac7054e4ab4de88f47a397c77134000ef" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="865" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="865" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1acd6661138832d3bc17273c49e3ce2b97" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="872" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="872" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4c919fa9699d40804e709704d0ed1ef0" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="873" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="873" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aff7101246290522f596b5c83ceb6de06" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4c919fa9699d40804e709704d0ed1ef0" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acd6661138832d3bc17273c49e3ce2b97" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="874" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a1bcc090470d0612ff9d1f1972f23f17a" prot="public" static="no">
        <name>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1acd6661138832d3bc17273c49e3ce2b97" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a4c919fa9699d40804e709704d0ed1ef0" kindref="member">MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="875" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="875" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aba0360ac023ac3bc8c42ea889893b970" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="883" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="883" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab0ce6badc589dc202fc0e633beff9e57" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="884" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="884" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a127c924fd2e85dcab92cd32258ec45b2" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab0ce6badc589dc202fc0e633beff9e57" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aba0360ac023ac3bc8c42ea889893b970" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="885" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="885" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ac3e10fd54f8f22a78e933bc2bd115102" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aba0360ac023ac3bc8c42ea889893b970" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab0ce6badc589dc202fc0e633beff9e57" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="886" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="886" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ace53c103173ea4625aa2ca5585efc796" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="893" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="893" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a93a52a736bd70f63254ee159ed2c6a57" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="894" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="894" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0c7eed7ca84a45e8151288cb51e9671a" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a93a52a736bd70f63254ee159ed2c6a57" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ace53c103173ea4625aa2ca5585efc796" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="895" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="895" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab1cc8263cca628de37a731e8ae70f220" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ace53c103173ea4625aa2ca5585efc796" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a93a52a736bd70f63254ee159ed2c6a57" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="896" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="896" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afad2d7686683e6bdf55434b93142a7b1" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="903" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="903" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a928047635120a0db463d61502d1858d2" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="904" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="904" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a4a87971c818caf83d9647cfdaabd184f" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a928047635120a0db463d61502d1858d2" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afad2d7686683e6bdf55434b93142a7b1" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="905" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="905" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2ad9fdfb4548f664f330afab297026c4" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1afad2d7686683e6bdf55434b93142a7b1" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a928047635120a0db463d61502d1858d2" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="906" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="906" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9715311da67a1bc23c8a9c6880463fef" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="913" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="913" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0a92723094b538d21ce45ab94e462cf3" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="914" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="914" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0768b2ea8946fb0433f64bf88feeea47" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0a92723094b538d21ce45ab94e462cf3" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9715311da67a1bc23c8a9c6880463fef" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="915" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="915" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a156c45769213c1dc1cc1e3994e04eb98" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a9715311da67a1bc23c8a9c6880463fef" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0a92723094b538d21ce45ab94e462cf3" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="916" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="916" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8e39a8d7a8b7f409b030cfc400d89c59" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="923" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="923" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a96431080ab0a5ad4bc9aabcadaa6f51f" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="924" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="924" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a364eeebe516dd92f7e7dcae8d039ce0d" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a96431080ab0a5ad4bc9aabcadaa6f51f" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8e39a8d7a8b7f409b030cfc400d89c59" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="925" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="925" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a2d31cfb282cc75ba6ed6de01d31647e0" prot="public" static="no">
        <name>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8e39a8d7a8b7f409b030cfc400d89c59" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a96431080ab0a5ad4bc9aabcadaa6f51f" kindref="member">MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="926" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="926" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a0fab29ea1c6817324905e396d9a93c8f" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="934" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="934" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab8fe6c45b7bc4ebaef06083b45b539c8" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="935" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="935" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8ba09080867389eb6c4fe40af2fe0d69" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab8fe6c45b7bc4ebaef06083b45b539c8" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0fab29ea1c6817324905e396d9a93c8f" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="936" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="936" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a75f764fd4b8af72d08f64b49cd131676" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a0fab29ea1c6817324905e396d9a93c8f" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab8fe6c45b7bc4ebaef06083b45b539c8" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="937" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="937" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab21ff00f2cd861935d7cc0b8a45f19ce" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="944" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="944" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aab88e01b7998f90135b792c733ee8f95" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="945" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="945" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a5283c97542687ad739858f9a8f997808" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aab88e01b7998f90135b792c733ee8f95" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab21ff00f2cd861935d7cc0b8a45f19ce" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="946" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="946" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1afe91f45600c7bf95f2c848372464acb9" prot="public" static="no">
        <name>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1ab21ff00f2cd861935d7cc0b8a45f19ce" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aab88e01b7998f90135b792c733ee8f95" kindref="member">MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="947" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="947" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a3595d402ee63a66113480035997df764" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="955" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="955" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a76ee0a55e985d529b6f05a587fc2fe43" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="956" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9c07a535e30b1dd7c79d4cbed7310a6f" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a76ee0a55e985d529b6f05a587fc2fe43" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3595d402ee63a66113480035997df764" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="957" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="957" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ab4c4560f2997d3962882763078aec4d2" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a3595d402ee63a66113480035997df764" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a76ee0a55e985d529b6f05a587fc2fe43" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="958" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="958" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1af316dc59be83af98797c75d4757e0b51" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="965" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="965" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1aa705f9b093fca668a9984a5c2eb00aed" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="966" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="966" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a7944292c69be4f6f110e3b50c5191236" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa705f9b093fca668a9984a5c2eb00aed" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af316dc59be83af98797c75d4757e0b51" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="967" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="967" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ace78490d3fa4ef645521a46f843f6339" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1af316dc59be83af98797c75d4757e0b51" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1aa705f9b093fca668a9984a5c2eb00aed" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="968" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="968" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8d4c4c7d265289a71014b66a2f31f98d" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="975" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="975" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a621d2aa9a08b5b75017e123bc5dfffdb" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="976" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="976" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a105284c186317c1497ab4c7bffd99da1" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a621d2aa9a08b5b75017e123bc5dfffdb" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8d4c4c7d265289a71014b66a2f31f98d" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="977" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="977" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a9786e17d2d0849d295c6c49fe7c9e920" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8d4c4c7d265289a71014b66a2f31f98d" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a621d2aa9a08b5b75017e123bc5dfffdb" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="978" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="978" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a8ccc4008637c5543de67cc5161288d34" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="985" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="985" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a84c48c945f37f811e626295acf7c5e92" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="986" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="986" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1ae43e4dad84e9b8d0ebc17773eec9d64b" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a84c48c945f37f811e626295acf7c5e92" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT</ref>) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8ccc4008637c5543de67cc5161288d34" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="987" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="987" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__mipi__dsi__phy__regs_8h_1a32faffedb2766d4fd3596619e50a1ad9" prot="public" static="no">
        <name>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a8ccc4008637c5543de67cc5161288d34" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK</ref>) &gt;&gt; <ref refid="hpm__mipi__dsi__phy__regs_8h_1a84c48c945f37f811e626295acf7c5e92" kindref="member">MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" line="988" column="9" bodyfile="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h" bodystart="988" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2021-2025<sp/>HPMicro</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>BSD-3-Clause</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>HPM_MIPI_DSI_PHY_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HPM_MIPI_DSI_PHY_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="structMIPI__DSI__PHY__Type" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="13" refid="structMIPI__DSI__PHY__Type_1a46d0968349cbfb4c07ed83bdda8cc2e6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a46d0968349cbfb4c07ed83bdda8cc2e6" kindref="member">CLANE_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x0:<sp/>timer<sp/>counter<sp/>about<sp/>clock<sp/>lane<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="structMIPI__DSI__PHY__Type_1a0d244987e9be8485b862a7080f6cb6a4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a0d244987e9be8485b862a7080f6cb6a4" kindref="member">CLANE_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4:<sp/>timer<sp/>counter<sp/>about<sp/>clock<sp/>lane<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="structMIPI__DSI__PHY__Type_1a6f06d5d49f8208f91befb4ef316001c0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a6f06d5d49f8208f91befb4ef316001c0" kindref="member">CLANE_PARA2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x8:<sp/>timer<sp/>counter<sp/>about<sp/>clock<sp/>lane<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="structMIPI__DSI__PHY__Type_1a6db84626596a79eb82618e7492ca2a23" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a6db84626596a79eb82618e7492ca2a23" kindref="member">CLANE_PARA3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xC:<sp/>timer<sp/>counter<sp/>about<sp/>clock<sp/>lane<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="structMIPI__DSI__PHY__Type_1a30a34cadee763b87f0b69e73806dfdf5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a30a34cadee763b87f0b69e73806dfdf5" kindref="member">DLANE0_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x10:<sp/>timer<sp/>counter<sp/>about<sp/>datalane0<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="structMIPI__DSI__PHY__Type_1a1081affc584481e0f9a2ce2dcb2455df" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a1081affc584481e0f9a2ce2dcb2455df" kindref="member">DLANE0_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x14:<sp/>timer<sp/>counter<sp/>about<sp/>datalane0<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="structMIPI__DSI__PHY__Type_1aa174748a782a0067b9511654a0abbe17" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aa174748a782a0067b9511654a0abbe17" kindref="member">DLANE0_PARA2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x18:<sp/>timer<sp/>counter<sp/>about<sp/>datalane0<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="structMIPI__DSI__PHY__Type_1ad2727135b385443c12b4ce16d25fd510" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ad2727135b385443c12b4ce16d25fd510" kindref="member">DLANE0_PARA3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x1C:<sp/>timer<sp/>counter<sp/>about<sp/>datalane0<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="structMIPI__DSI__PHY__Type_1a049f84e39d0bc8991686c1c8303f8ab1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a049f84e39d0bc8991686c1c8303f8ab1" kindref="member">DLANE0_PARA4</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x20:<sp/>timer<sp/>counter<sp/>about<sp/>datalane0<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="structMIPI__DSI__PHY__Type_1a2b0ce2a7d646d969d304ff73dcb81d24" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a2b0ce2a7d646d969d304ff73dcb81d24" kindref="member">DLANE1_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x24:<sp/>timer<sp/>counter<sp/>about<sp/>datalane1<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="structMIPI__DSI__PHY__Type_1a0f2ad0adf25ba3bd33bf66b7e7e04634" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a0f2ad0adf25ba3bd33bf66b7e7e04634" kindref="member">DLANE1_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x28:<sp/>timer<sp/>counter<sp/>about<sp/>datalane1<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="structMIPI__DSI__PHY__Type_1aa2babfee9e034ff476d8544fb9e42e19" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aa2babfee9e034ff476d8544fb9e42e19" kindref="member">DLANE1_PARA2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x2C:<sp/>timer<sp/>counter<sp/>about<sp/>datalane1<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="structMIPI__DSI__PHY__Type_1aa7319aee5e2e5aeb9b4d3ba2bc78cbf2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aa7319aee5e2e5aeb9b4d3ba2bc78cbf2" kindref="member">DLANE1_PARA3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x30:<sp/>timer<sp/>counter<sp/>about<sp/>datalane1<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="structMIPI__DSI__PHY__Type_1a15ba2085ea892d32c273ddb4a5f32d87" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a15ba2085ea892d32c273ddb4a5f32d87" kindref="member">DLANE2_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x34:<sp/>timer<sp/>counter<sp/>about<sp/>datalane2<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="structMIPI__DSI__PHY__Type_1ad4ee8353bbac8bb33c5a17647c278fc4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ad4ee8353bbac8bb33c5a17647c278fc4" kindref="member">DLANE2_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x38:<sp/>timer<sp/>counter<sp/>about<sp/>datalane2<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="structMIPI__DSI__PHY__Type_1a1a54017764014b85edb872c91535e8e3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a1a54017764014b85edb872c91535e8e3" kindref="member">DLANE2_PARA2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x3C:<sp/>timer<sp/>counter<sp/>about<sp/>datalane2<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="structMIPI__DSI__PHY__Type_1aa97e70f9ba5abe9a608da5b3304165af" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aa97e70f9ba5abe9a608da5b3304165af" kindref="member">DLANE2_PARA3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x40:<sp/>timer<sp/>counter<sp/>about<sp/>datalane2<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="structMIPI__DSI__PHY__Type_1a9af800168bdafa768dc7521358f964d7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a9af800168bdafa768dc7521358f964d7" kindref="member">DLANE3_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x44:<sp/>timer<sp/>counter<sp/>about<sp/>datalane3<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="structMIPI__DSI__PHY__Type_1ae891dc50fc0832d2bb5de0fea958719b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ae891dc50fc0832d2bb5de0fea958719b" kindref="member">DLANE3_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x48:<sp/>timer<sp/>counter<sp/>about<sp/>datalane3<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="structMIPI__DSI__PHY__Type_1acc004c5f527e15f24dcf6801e5d5cbc4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1acc004c5f527e15f24dcf6801e5d5cbc4" kindref="member">DLANE3_PARA2</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4C:<sp/>timer<sp/>counter<sp/>about<sp/>datalane3<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="structMIPI__DSI__PHY__Type_1ab3282ec859da000b80ac3909f4d01c60" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ab3282ec859da000b80ac3909f4d01c60" kindref="member">DLANE3_PARA3</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x50:<sp/>timer<sp/>counter<sp/>about<sp/>datalane3<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="structMIPI__DSI__PHY__Type_1aabd1c359f47ee768c88f3c943c4d8395" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aabd1c359f47ee768c88f3c943c4d8395" kindref="member">COMMON_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x54:<sp/>timing<sp/>parameter<sp/>for<sp/>all<sp/>lanes<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="structMIPI__DSI__PHY__Type_1ad38db135481bcc81b7fe148fe2121f0a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ad38db135481bcc81b7fe148fe2121f0a" kindref="member">CTRL_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x58:<sp/>dphy<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="structMIPI__DSI__PHY__Type_1abf63483e8bfd700ddcb3f47e921e9f2f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1abf63483e8bfd700ddcb3f47e921e9f2f" kindref="member">PLL_CTRL_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x5C:<sp/>dphy<sp/>pll<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="structMIPI__DSI__PHY__Type_1ad535f8eccffa2b85696f3277d33d90c5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structMIPI__DSI__PHY__Type_1ad535f8eccffa2b85696f3277d33d90c5" kindref="member">RESERVED0</ref>[4];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x60<sp/>-<sp/>0x63:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="structMIPI__DSI__PHY__Type_1a7de2357365f230b65810dfe76cea1118" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a7de2357365f230b65810dfe76cea1118" kindref="member">RCAL_CTRL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x64:<sp/>dphy<sp/>calibration<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="structMIPI__DSI__PHY__Type_1a7c9a8bb2df895fd6390dda39b9ed1ab5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a7c9a8bb2df895fd6390dda39b9ed1ab5" kindref="member">TRIM_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x68:<sp/>dphy<sp/>trimming<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="structMIPI__DSI__PHY__Type_1a4db78c0885571b25d9d4d94e49fc3d71" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a4db78c0885571b25d9d4d94e49fc3d71" kindref="member">TEST_PARA0</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x6C:<sp/>dphy<sp/>test<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41" refid="structMIPI__DSI__PHY__Type_1a46e83d3ec57dd91fa9b63926e8327ca5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a46e83d3ec57dd91fa9b63926e8327ca5" kindref="member">TEST_PARA1</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x70:<sp/>dphy<sp/>bist<sp/>test<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="structMIPI__DSI__PHY__Type_1a6fe62cc7cb44b5aaa0410c338bf359ea" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a6fe62cc7cb44b5aaa0410c338bf359ea" kindref="member">MISC_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x74:<sp/>dphy<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="structMIPI__DSI__PHY__Type_1a8b9b469c3a60dacfd872d9fff95c8984" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1a8b9b469c3a60dacfd872d9fff95c8984" kindref="member">CLANE_PARA4</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x78:<sp/>dphy<sp/>clock<sp/>lane<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="structMIPI__DSI__PHY__Type_1acc08d344ff38eafe7ac51ece34a47a67" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1acc08d344ff38eafe7ac51ece34a47a67" kindref="member">INTERFACE_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x7C:<sp/>dphy<sp/>clock<sp/>lane<sp/>control<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45" refid="structMIPI__DSI__PHY__Type_1abe37758fd93659fa8fe6e5a5beff0f8a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1abe37758fd93659fa8fe6e5a5beff0f8a" kindref="member">PCS_RESERVED_PIN_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x80:<sp/>reserved<sp/>the<sp/>pins<sp/>for<sp/>pcs<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="structMIPI__DSI__PHY__Type_1a6168fc685a8fac186d82b5074fa91caa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structMIPI__DSI__PHY__Type_1a6168fc685a8fac186d82b5074fa91caa" kindref="member">RESERVED1</ref>[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x84<sp/>-<sp/>0x8B:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47" refid="structMIPI__DSI__PHY__Type_1ad7db6be16f8089bea0f806d7e681902d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1ad7db6be16f8089bea0f806d7e681902d" kindref="member">CLANE_DATA_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x8C:<sp/>parallel<sp/>data<sp/>about<sp/>clock<sp/>lane<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="structMIPI__DSI__PHY__Type_1aa22c4f134219abd4dd3986e8bfb78bef" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structMIPI__DSI__PHY__Type_1aa22c4f134219abd4dd3986e8bfb78bef" kindref="member">PMA_LANE_SEL_PARA</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x90:<sp/>pma<sp/>about<sp/>clock<sp/>lane<sp/>select<sp/>parameter<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal">}<sp/><ref refid="structMIPI__DSI__PHY__Type" kindref="compound">MIPI_DSI_PHY_Type</ref>;</highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="54"><highlight class="comment"><sp/>*<sp/>T_RST2ENLPTX_C<sp/>(RW)</highlight></codeline>
<codeline lineno="55"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="56"><highlight class="comment"><sp/>*<sp/>the<sp/>soft<sp/>reset<sp/>of<sp/>clk_cfg<sp/>domain</highlight></codeline>
<codeline lineno="57"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="hpm__mipi__dsi__phy__regs_8h_1a63c6d5f9f3461405f7af4fefcd7eb686" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="hpm__mipi__dsi__phy__regs_8h_1a27e863290790ded1a7b0f7c6633cedf5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="hpm__mipi__dsi__phy__regs_8h_1ac2aa9cb4a0216ca56c240e3e2e347705" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61" refid="hpm__mipi__dsi__phy__regs_8h_1ac3498a4a0cd35ecaab33215e849b5024" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA0_T_RST2ENLPTX_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="65"><highlight class="comment"><sp/>*<sp/>T_INITTIME_C<sp/>(RW)</highlight></codeline>
<codeline lineno="66"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="67"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>clklane<sp/>drive<sp/>LP-11<sp/>during<sp/>initialization<sp/>period</highlight></codeline>
<codeline lineno="68"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="hpm__mipi__dsi__phy__regs_8h_1a9991d5034135af49c89fcb9c59286665" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="hpm__mipi__dsi__phy__regs_8h_1aed45a2d2f36a93da675f0dd03c538aa9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71" refid="hpm__mipi__dsi__phy__regs_8h_1a0bd768677565b05f42e77e5c70f3020e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="hpm__mipi__dsi__phy__regs_8h_1a28bb4a4df67d2d90987ce03251629843" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA1_T_INITTIME_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_PARA2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="76"><highlight class="comment"><sp/>*<sp/>T_CLKPREPARE_C<sp/>(RW)</highlight></codeline>
<codeline lineno="77"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="78"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>clock<sp/>lane<sp/>clkp/n<sp/>lines<sp/>are<sp/>at<sp/>the<sp/>hs<sp/>prepare<sp/>state<sp/>lp-00<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="79"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80" refid="hpm__mipi__dsi__phy__regs_8h_1ab3a053aa78bde3e38a319ed7d4624d92" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="hpm__mipi__dsi__phy__regs_8h_1ab8fb20e2f26110a59c3ab0461ee1ac88" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82" refid="hpm__mipi__dsi__phy__regs_8h_1afb4a23eca4d9097a3cdcee072b52791b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="hpm__mipi__dsi__phy__regs_8h_1a07417051b012b92042cc2c0fcf63110d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPREPARE_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="86"><highlight class="comment"><sp/>*<sp/>T_CLKZERO_C<sp/>(RW)</highlight></codeline>
<codeline lineno="87"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="88"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>clock<sp/>lane<sp/>clkp/n<sp/>lines<sp/>are<sp/>at<sp/>the<sp/>hs-zero<sp/>state<sp/>hs-0<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="89"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90" refid="hpm__mipi__dsi__phy__regs_8h_1af2fa48936e9b3eccf76bad667f6a2d43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="hpm__mipi__dsi__phy__regs_8h_1ab4d5902b9a24de4a562cbf72b5d9dd2a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92" refid="hpm__mipi__dsi__phy__regs_8h_1a9de2c82c2b3eeb0d6826d33c21faeec6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="hpm__mipi__dsi__phy__regs_8h_1a2e95b477030a805944a0a042446189e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKZERO_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="96"><highlight class="comment"><sp/>*<sp/>T_CLKPRE_C<sp/>(RW)</highlight></codeline>
<codeline lineno="97"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="98"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>hs<sp/>clock<sp/>shall<sp/>be<sp/>driven<sp/>prior<sp/>to<sp/>data<sp/>lane<sp/>beginning<sp/>the<sp/>transition<sp/>from<sp/>lp<sp/>to<sp/>hs<sp/>mode</highlight></codeline>
<codeline lineno="99"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="hpm__mipi__dsi__phy__regs_8h_1a4a132cc99ce8574e855d3bcabbbe8df6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="hpm__mipi__dsi__phy__regs_8h_1a14338d4c229d43608e8d9b8ee69ea93a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="hpm__mipi__dsi__phy__regs_8h_1a0934139c67478fec6be368a3382c5efb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103" refid="hpm__mipi__dsi__phy__regs_8h_1aba59530cd496fc2d677fd01ef5218b33" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA2_T_CLKPRE_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_PARA3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="107"><highlight class="comment"><sp/>*<sp/>T_CLKPOST_C<sp/>(RW)</highlight></codeline>
<codeline lineno="108"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="109"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>clock<sp/>lane<sp/>should<sp/>keep<sp/>sending<sp/>the<sp/>hs-clock<sp/>after<sp/>the<sp/>last<sp/>associated<sp/>data<sp/>lane<sp/>has<sp/>transitioned<sp/>to<sp/>LP<sp/>mode.</highlight></codeline>
<codeline lineno="110"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="hpm__mipi__dsi__phy__regs_8h_1a4ffb7e5b1d51d788a5c692a1e6d23eb6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="hpm__mipi__dsi__phy__regs_8h_1a5d901a544b13b5620c6d2aefe7748fbc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="hpm__mipi__dsi__phy__regs_8h_1af4a7ce9c0ae830d49ed7d69c95ca2ec0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114" refid="hpm__mipi__dsi__phy__regs_8h_1ac4eb80d4c235b5e5ad92203bfcacf0e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKPOST_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="117"><highlight class="comment"><sp/>*<sp/>T_CLKTRIAL_C<sp/>(RW)</highlight></codeline>
<codeline lineno="118"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>clock<sp/>lane<sp/>clkp/n<sp/>lines<sp/>are<sp/>at<sp/>state<sp/>hs-tail<sp/>sate<sp/>hs-0<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="120"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="hpm__mipi__dsi__phy__regs_8h_1abf99c7ce0fdebfadfd3efd01cdeeb2cf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="hpm__mipi__dsi__phy__regs_8h_1a68a7983f898bdf446830eaf012242c28" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123" refid="hpm__mipi__dsi__phy__regs_8h_1a9a6a6f60c34b8a3e1667be1fb28f332a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124" refid="hpm__mipi__dsi__phy__regs_8h_1aef9a9b759ea32ab4d9249f90fae47c98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_CLKTRIAL_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="127"><highlight class="comment"><sp/>*<sp/>T_HSEXIT_C<sp/>(RW)</highlight></codeline>
<codeline lineno="128"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="129"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>clock<sp/>lane<sp/>clkp/n<sp/>lines<sp/>are<sp/>at<sp/>hs-exit<sp/>state<sp/>after<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="130"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="hpm__mipi__dsi__phy__regs_8h_1acec6c5fc5a590efdd41bae69f507c1a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132" refid="hpm__mipi__dsi__phy__regs_8h_1a9904d71108867d18b29829fb3a2f5dd5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133" refid="hpm__mipi__dsi__phy__regs_8h_1a146986eebd6333ec9e4d9812945daf97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134" refid="hpm__mipi__dsi__phy__regs_8h_1ad95b8345b2723947832c4150264dddeb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA3_T_HSEXIT_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135"><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE0_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="138"><highlight class="comment"><sp/>*<sp/>T_RST2ENLPTX_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="139"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="140"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane0<sp/>wait<sp/>to<sp/>enable<sp/>lptx_en<sp/>after<sp/>reset<sp/>release</highlight></codeline>
<codeline lineno="141"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142" refid="hpm__mipi__dsi__phy__regs_8h_1afbce9f6fa6f66d6f378d81c61bfae5e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143" refid="hpm__mipi__dsi__phy__regs_8h_1a85e64843f81f326bc4fbd77aa943a78b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144" refid="hpm__mipi__dsi__phy__regs_8h_1a14267c40b449f53c972214e9128e09ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145" refid="hpm__mipi__dsi__phy__regs_8h_1a12e30df9767fa02a619d0f9171378ea0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA0_T_RST2ENLPTX_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE0_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="149"><highlight class="comment"><sp/>*<sp/>T_INITTIME_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="150"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="151"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane0<sp/>drive<sp/>lp-11<sp/>during<sp/>initiaalization<sp/>period</highlight></codeline>
<codeline lineno="152"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153" refid="hpm__mipi__dsi__phy__regs_8h_1a02b7cbb64e7781fbb12a57293d1d63e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154" refid="hpm__mipi__dsi__phy__regs_8h_1ae7d87cd5a49b0cf863f4b135b11441c6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155" refid="hpm__mipi__dsi__phy__regs_8h_1a111587e4db06b519d0dcbeaac3fac397" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156" refid="hpm__mipi__dsi__phy__regs_8h_1a73724f2209111b01a8f287089ed6a9bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA1_T_INITTIME_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE0_PARA2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="160"><highlight class="comment"><sp/>*<sp/>T_HSPREPARE_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="161"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="162"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane0<sp/>stay<sp/>at<sp/>hs<sp/>prepare<sp/>state<sp/>lp-00<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="163"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164" refid="hpm__mipi__dsi__phy__regs_8h_1a6e98c109d27b4629503f0b4cb9cb6542" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="hpm__mipi__dsi__phy__regs_8h_1acb630e748243812a27f1537470e7cc15" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166" refid="hpm__mipi__dsi__phy__regs_8h_1aa879195abbafa7ca687c7be23b59db1a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="hpm__mipi__dsi__phy__regs_8h_1a7faf869169c8e827c7d87fd281539199" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSPREPARE_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="170"><highlight class="comment"><sp/>*<sp/>T_HSZERO_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="171"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="172"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane0<sp/>stay<sp/>at<sp/>hs-zero<sp/>sate<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174" refid="hpm__mipi__dsi__phy__regs_8h_1a7bd08213074afe6760c3212960c79d6d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175" refid="hpm__mipi__dsi__phy__regs_8h_1a94adfa3c18fbdddf2a1663360d12f921" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="hpm__mipi__dsi__phy__regs_8h_1abd36083b54617cee5f40fb04c2904b03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="hpm__mipi__dsi__phy__regs_8h_1a0cb0ff2819fdffa13e60f97610dadd23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSZERO_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight></codeline>
<codeline lineno="179"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="180"><highlight class="comment"><sp/>*<sp/>T_HSTRAIL_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="181"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="182"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane0<sp/>stay<sp/>at<sp/>hs-trail<sp/>state<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="183"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184" refid="hpm__mipi__dsi__phy__regs_8h_1a248cb56ed498be34405ced835e50d862" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185" refid="hpm__mipi__dsi__phy__regs_8h_1afedfc026252f19ffa0c43dac1bd7e933" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186" refid="hpm__mipi__dsi__phy__regs_8h_1a517a4009073c96e6915c3ae0bb4b7e80" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="187" refid="hpm__mipi__dsi__phy__regs_8h_1affe00828b62378b3d1e01d4262f14bd2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSTRAIL_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="190"><highlight class="comment"><sp/>*<sp/>T_HSEXIT_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="191"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="192"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane0<sp/>stay<sp/>at<sp/>state<sp/>hs-exit<sp/>sate<sp/>after<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="193"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194" refid="hpm__mipi__dsi__phy__regs_8h_1a62ce11b9534f48bb1f10af038c05cf29" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195" refid="hpm__mipi__dsi__phy__regs_8h_1a2502226618fef4962a0543e29a594a2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196" refid="hpm__mipi__dsi__phy__regs_8h_1a6b50110e5d2ad3be66e911af933b3018" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197" refid="hpm__mipi__dsi__phy__regs_8h_1ac47a416149225494fd1e854bee054508" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA2_T_HSEXIT_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE0_PARA3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="201"><highlight class="comment"><sp/>*<sp/>T_WAKEUP_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="202"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="203"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>from<sp/>exiting<sp/>ultra<sp/>low<sp/>power<sp/>sate<sp/>to<sp/>enabling<sp/>the<sp/>low-power<sp/>driver</highlight></codeline>
<codeline lineno="204"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205" refid="hpm__mipi__dsi__phy__regs_8h_1a4b5fa9b0fea6d3b15ad7e0fb81a1a18b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="206" refid="hpm__mipi__dsi__phy__regs_8h_1ac2d2b64d807bfd67e7bf1d2b821180a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207" refid="hpm__mipi__dsi__phy__regs_8h_1a8f45e10ccc5d9288f65e1b53aae82e46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208" refid="hpm__mipi__dsi__phy__regs_8h_1a3bc819bbdf1d83aaace1604e056308bc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA3_T_WAKEUP_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE0_PARA4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="212"><highlight class="comment"><sp/>*<sp/>T_TAGO_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="213"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="214"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>tx<sp/>drives<sp/>the<sp/>bridge<sp/>state<sp/>during<sp/>a<sp/>turnaroud<sp/>procedure</highlight></codeline>
<codeline lineno="215"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="216" refid="hpm__mipi__dsi__phy__regs_8h_1a3e0941c6bcffd642e66667de5c26f070" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="217" refid="hpm__mipi__dsi__phy__regs_8h_1abeabd3c2f06b62bdea071ddf7d76269d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="218" refid="hpm__mipi__dsi__phy__regs_8h_1a1348547b54ad3d2bfc51c15938e01567" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219" refid="hpm__mipi__dsi__phy__regs_8h_1aa0fda9a2e8c5c8b109647c485d61d1cc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGO_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220"><highlight class="normal"></highlight></codeline>
<codeline lineno="221"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="222"><highlight class="comment"><sp/>*<sp/>T_TASURE_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="223"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="224"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>rx<sp/>waits<sp/>after<sp/>a<sp/>bridge<sp/>state<sp/>has<sp/>been<sp/>detected<sp/>during<sp/>a<sp/>turnaround<sp/>procedure</highlight></codeline>
<codeline lineno="225"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226" refid="hpm__mipi__dsi__phy__regs_8h_1a9d0bebf15b0244273217da8e1ae6a7fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="227" refid="hpm__mipi__dsi__phy__regs_8h_1ae0758fb058e87685b3a70582416f1de4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228" refid="hpm__mipi__dsi__phy__regs_8h_1a03cbad7698883ffd1c5834ccd2ada566" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229" refid="hpm__mipi__dsi__phy__regs_8h_1a728d86c6706fe8ad1ce576846f5f680a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TASURE_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230"><highlight class="normal"></highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="232"><highlight class="comment"><sp/>*<sp/>T_TAGET_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="233"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="234"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>new<sp/>transmitter<sp/>drivers<sp/>the<sp/>bridge<sp/>state<sp/>after<sp/>accepting<sp/>control<sp/>during<sp/>bta</highlight></codeline>
<codeline lineno="235"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="hpm__mipi__dsi__phy__regs_8h_1a2a4198834b4b03931804f2d23a271bab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="hpm__mipi__dsi__phy__regs_8h_1ac9b1538cb7e4ff2df85f0383ddb59c24" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238" refid="hpm__mipi__dsi__phy__regs_8h_1a8216e351907620b70b79db565752d96a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239" refid="hpm__mipi__dsi__phy__regs_8h_1a05634667c8677f7961100c17bdb484cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE0_PARA4_T_TAGET_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE1_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="243"><highlight class="comment"><sp/>*<sp/>T_RST2ENLPTX_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="244"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="245"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane1<sp/>wait<sp/>to<sp/>enable<sp/>lptx_en<sp/>after<sp/>reset<sp/>release</highlight></codeline>
<codeline lineno="246"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247" refid="hpm__mipi__dsi__phy__regs_8h_1a72a6a825f591a793b0c6abf8a3713bfd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="hpm__mipi__dsi__phy__regs_8h_1af9c6a7f0dceee32fc9e90eb1df225e5c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="249" refid="hpm__mipi__dsi__phy__regs_8h_1ab22c0f7d44602b7b850750c14e42c9e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250" refid="hpm__mipi__dsi__phy__regs_8h_1ab7eab0fb4f670458037b5e6f957728fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA0_T_RST2ENLPTX_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE1_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="254"><highlight class="comment"><sp/>*<sp/>T_INITTIME_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="255"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="256"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane1<sp/>drive<sp/>lp-11<sp/>during<sp/>initiaalization<sp/>period</highlight></codeline>
<codeline lineno="257"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258" refid="hpm__mipi__dsi__phy__regs_8h_1afc547dc42f5581ee3a05b55bfba855cb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259" refid="hpm__mipi__dsi__phy__regs_8h_1aec184710429997314c0ea2a1b5e18105" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260" refid="hpm__mipi__dsi__phy__regs_8h_1a23f8d451f35e840751e93c896c2b37b9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="261" refid="hpm__mipi__dsi__phy__regs_8h_1af2aab895a212d34a13cfdaba4ac7f418" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA1_T_INITTIME_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262"><highlight class="normal"></highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE1_PARA2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="265"><highlight class="comment"><sp/>*<sp/>T_HSPREPARE_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="266"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="267"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane1<sp/>stay<sp/>at<sp/>hs<sp/>prepare<sp/>state<sp/>lp-00<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="268"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="269" refid="hpm__mipi__dsi__phy__regs_8h_1a1487f326fb361293cb10e60ace1645df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="270" refid="hpm__mipi__dsi__phy__regs_8h_1a4a7945c410a034a011193b7eb4a6f8a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271" refid="hpm__mipi__dsi__phy__regs_8h_1a5eda6f984d311959e70cc9fa9cf03b3e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="272" refid="hpm__mipi__dsi__phy__regs_8h_1af453a3c534b34bed43ddc48c14b7c478" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSPREPARE_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="273"><highlight class="normal"></highlight></codeline>
<codeline lineno="274"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="275"><highlight class="comment"><sp/>*<sp/>T_HSZERO_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="276"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="277"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane1<sp/>stay<sp/>at<sp/>hs-zero<sp/>sate<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="278"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="279" refid="hpm__mipi__dsi__phy__regs_8h_1a47e4922f3c0ca7ef13a2ddc3a0de001a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="280" refid="hpm__mipi__dsi__phy__regs_8h_1a39c25fd6671739bc4783ad5e557c6d7c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="281" refid="hpm__mipi__dsi__phy__regs_8h_1ac4ea99840ae30ff97a2e52e06c63f3ca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="282" refid="hpm__mipi__dsi__phy__regs_8h_1a9e66d69c5a3f8dfa25fd40f3d1713064" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSZERO_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="283"><highlight class="normal"></highlight></codeline>
<codeline lineno="284"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="285"><highlight class="comment"><sp/>*<sp/>T_HSTRAIL_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="286"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="287"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane1<sp/>stay<sp/>at<sp/>hs-trail<sp/>state<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="288"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="289" refid="hpm__mipi__dsi__phy__regs_8h_1a59e7d7116ccb66126f8bd4da96cd40bc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="290" refid="hpm__mipi__dsi__phy__regs_8h_1ade94c41154e11086b9bd64925d3e8f91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="291" refid="hpm__mipi__dsi__phy__regs_8h_1ace9cc68bb42e104cd0be076d51c30738" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="292" refid="hpm__mipi__dsi__phy__regs_8h_1aa48adaaf83ed439dec9919be88afa9bb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSTRAIL_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293"><highlight class="normal"></highlight></codeline>
<codeline lineno="294"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="295"><highlight class="comment"><sp/>*<sp/>T_HSEXIT_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="296"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="297"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane1<sp/>stay<sp/>at<sp/>state<sp/>hs-exit<sp/>sate<sp/>after<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="298"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299" refid="hpm__mipi__dsi__phy__regs_8h_1ac90cd3427a670e1fa6d315d8908b89da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="300" refid="hpm__mipi__dsi__phy__regs_8h_1a3f5f04f3acde4d709b91aa9130e81e68" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="301" refid="hpm__mipi__dsi__phy__regs_8h_1ab3e36e165c7c16f5dc1cd90c6f78b030" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="302" refid="hpm__mipi__dsi__phy__regs_8h_1a3e0bd8f9954976001326a12e52ec2a15" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA2_T_HSEXIT_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="303"><highlight class="normal"></highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE1_PARA3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="306"><highlight class="comment"><sp/>*<sp/>T_WAKEUP_D1<sp/>(RW)</highlight></codeline>
<codeline lineno="307"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="308"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>from<sp/>exiting<sp/>ultra<sp/>low<sp/>power<sp/>sate<sp/>to<sp/>enabling<sp/>the<sp/>low-power<sp/>driver</highlight></codeline>
<codeline lineno="309"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310" refid="hpm__mipi__dsi__phy__regs_8h_1a333dcf0116fdeb6b4f66e1bffd56da2b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311" refid="hpm__mipi__dsi__phy__regs_8h_1a9f76f7179b0b94ecd3855225443c376f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="312" refid="hpm__mipi__dsi__phy__regs_8h_1a82d3779b89014803363fae022a70f326" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="313" refid="hpm__mipi__dsi__phy__regs_8h_1af6a8408a2f241e1f714099ed8287856c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE1_PARA3_T_WAKEUP_D1_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="314"><highlight class="normal"></highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE2_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="316"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="317"><highlight class="comment"><sp/>*<sp/>T_RST2ENLPTX_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="318"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="319"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane2<sp/>wait<sp/>to<sp/>enable<sp/>lptx_en<sp/>after<sp/>reset<sp/>release</highlight></codeline>
<codeline lineno="320"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="321" refid="hpm__mipi__dsi__phy__regs_8h_1ac3ecf8563c2c67706d7e5a26b255d7e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="322" refid="hpm__mipi__dsi__phy__regs_8h_1a76a07626bd11a98587b8a3d233959e58" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="323" refid="hpm__mipi__dsi__phy__regs_8h_1a9630f90e87e0e29170cf10d75b99e86f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324" refid="hpm__mipi__dsi__phy__regs_8h_1ab65e7884269393867cd37fa5ebdb22ed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA0_T_RST2ENLPTX_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="325"><highlight class="normal"></highlight></codeline>
<codeline lineno="326"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE2_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="328"><highlight class="comment"><sp/>*<sp/>T_INITTIME_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="329"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="330"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane2<sp/>drive<sp/>lp-11<sp/>during<sp/>initiaalization<sp/>period</highlight></codeline>
<codeline lineno="331"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332" refid="hpm__mipi__dsi__phy__regs_8h_1add1a49eceabcab41b3634436f68cd66c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="333" refid="hpm__mipi__dsi__phy__regs_8h_1a0f613ffeea6fc9e4bc8016f1d0ed0793" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="334" refid="hpm__mipi__dsi__phy__regs_8h_1afc3a454e189e24be880a40efbf403d7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="335" refid="hpm__mipi__dsi__phy__regs_8h_1a4414108daeda2e13ba9fa17154904926" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA1_T_INITTIME_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336"><highlight class="normal"></highlight></codeline>
<codeline lineno="337"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE2_PARA2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="339"><highlight class="comment"><sp/>*<sp/>T_HSPREPARE_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="340"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="341"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane2<sp/>stay<sp/>at<sp/>hs<sp/>prepare<sp/>state<sp/>lp-00<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="342"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="343" refid="hpm__mipi__dsi__phy__regs_8h_1ade027e0d2fab1f8f62a96ff8a127fe38" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344" refid="hpm__mipi__dsi__phy__regs_8h_1af0d5b2fc3608b11639a4007138d8f3dd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="345" refid="hpm__mipi__dsi__phy__regs_8h_1a60ff909071aea1e8e0e41ecb5fbce60b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346" refid="hpm__mipi__dsi__phy__regs_8h_1a54de2e7615fcf72b096d5ac8af8f9b76" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSPREPARE_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight></codeline>
<codeline lineno="348"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="349"><highlight class="comment"><sp/>*<sp/>T_HSZERO_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="350"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="351"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane2<sp/>stay<sp/>at<sp/>hs-zero<sp/>sate<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="352"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="353" refid="hpm__mipi__dsi__phy__regs_8h_1adc9bb4289c8d11b05265d10a4cff52be" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="354" refid="hpm__mipi__dsi__phy__regs_8h_1a271d9cf270fc3b3964e1935b7c37ff27" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="355" refid="hpm__mipi__dsi__phy__regs_8h_1ab0fd481fe03be145cc31d3ac2b70d65e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="356" refid="hpm__mipi__dsi__phy__regs_8h_1ada1480dddf00fa2ee463ae4752406623" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSZERO_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight></codeline>
<codeline lineno="358"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="359"><highlight class="comment"><sp/>*<sp/>T_HSTRAIL_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="360"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="361"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane2<sp/>stay<sp/>at<sp/>hs-trail<sp/>state<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="362"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="363" refid="hpm__mipi__dsi__phy__regs_8h_1a6bd08728c32b767ee93b6eab11c6ecc3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="364" refid="hpm__mipi__dsi__phy__regs_8h_1ae64d3e4875ffe088df795bd157103454" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="365" refid="hpm__mipi__dsi__phy__regs_8h_1a604a3d7a7355124670952c532e8458ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366" refid="hpm__mipi__dsi__phy__regs_8h_1abf1cb731436f9bd562d16f5f1ed0405a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSTRAIL_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="367"><highlight class="normal"></highlight></codeline>
<codeline lineno="368"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="369"><highlight class="comment"><sp/>*<sp/>T_HSEXIT_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="370"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="371"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane2<sp/>stay<sp/>at<sp/>state<sp/>hs-exit<sp/>sate<sp/>after<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="372"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373" refid="hpm__mipi__dsi__phy__regs_8h_1a9a9032c4e6e4247e9b138f522add75b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374" refid="hpm__mipi__dsi__phy__regs_8h_1ad82fb32c5ba2e1353ce5cbf6611cb3b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375" refid="hpm__mipi__dsi__phy__regs_8h_1a0614cef7fd2b05ce2806db6e0f831c4c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="376" refid="hpm__mipi__dsi__phy__regs_8h_1afb4d1b91c342f070708acedfc0b0f8df" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA2_T_HSEXIT_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight></codeline>
<codeline lineno="378"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE2_PARA3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="379"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="380"><highlight class="comment"><sp/>*<sp/>T_WAKEUP_D2<sp/>(RW)</highlight></codeline>
<codeline lineno="381"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="382"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>from<sp/>exiting<sp/>ultra<sp/>low<sp/>power<sp/>sate<sp/>to<sp/>enabling<sp/>the<sp/>low-power<sp/>driver</highlight></codeline>
<codeline lineno="383"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="384" refid="hpm__mipi__dsi__phy__regs_8h_1a9269c499f36d2e6873575f4bfc5a7c77" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="385" refid="hpm__mipi__dsi__phy__regs_8h_1ab1bcae72ccc49dddcafc5569543613c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="386" refid="hpm__mipi__dsi__phy__regs_8h_1adaf3eb3f0edc134d47878948806a991f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="387" refid="hpm__mipi__dsi__phy__regs_8h_1af77d73f4f688636eaeba41ce9bec9e06" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE2_PARA3_T_WAKEUP_D2_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="388"><highlight class="normal"></highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE3_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="390"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="391"><highlight class="comment"><sp/>*<sp/>T_RST2ENLPTX_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="392"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="393"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane3<sp/>wait<sp/>to<sp/>enable<sp/>lptx_en<sp/>after<sp/>reset<sp/>release</highlight></codeline>
<codeline lineno="394"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395" refid="hpm__mipi__dsi__phy__regs_8h_1ae2b6632bbdfd5f85aa21cd3ea299db31" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK<sp/>(0xFFFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="396" refid="hpm__mipi__dsi__phy__regs_8h_1a11352e46459419ca3ce0ac6b70ef38e8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="397" refid="hpm__mipi__dsi__phy__regs_8h_1a96ae992452b1e0fb15a20982ee1e1eb2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="398" refid="hpm__mipi__dsi__phy__regs_8h_1a15e4f4253323755ff6f40da922e1f507" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA0_T_RST2ENLPTX_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="399"><highlight class="normal"></highlight></codeline>
<codeline lineno="400"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE3_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="401"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="402"><highlight class="comment"><sp/>*<sp/>T_INITTIME_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="403"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="404"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>datalane3<sp/>drive<sp/>lp-11<sp/>during<sp/>initiaalization<sp/>period</highlight></codeline>
<codeline lineno="405"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406" refid="hpm__mipi__dsi__phy__regs_8h_1a607acee55a4f20d810e37cece15cf289" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="407" refid="hpm__mipi__dsi__phy__regs_8h_1a7d4224f37c81db36461062e79557c5d1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="408" refid="hpm__mipi__dsi__phy__regs_8h_1abf9e83eb7f94d0bb10c65ff149221b9a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="409" refid="hpm__mipi__dsi__phy__regs_8h_1abcc0edd69ba76a2406ad837fa7227746" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA1_T_INITTIME_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="normal"></highlight></codeline>
<codeline lineno="411"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE3_PARA2<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="412"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="413"><highlight class="comment"><sp/>*<sp/>T_HSPREPARE_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="414"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="415"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane3<sp/>stay<sp/>at<sp/>hs<sp/>prepare<sp/>state<sp/>lp-00<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="416"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="417" refid="hpm__mipi__dsi__phy__regs_8h_1a2cde77a5f0af10eca5926beae929f399" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK<sp/>(0xFF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="418" refid="hpm__mipi__dsi__phy__regs_8h_1a123736289e4b1648d7f460fa69ffedc1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="419" refid="hpm__mipi__dsi__phy__regs_8h_1adfcd7269b4c6a0ee2aea64dc4a9b1ada" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="420" refid="hpm__mipi__dsi__phy__regs_8h_1af2038617473c17485050f62627488dbc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSPREPARE_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="421"><highlight class="normal"></highlight></codeline>
<codeline lineno="422"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="423"><highlight class="comment"><sp/>*<sp/>T_HSZERO_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="424"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="425"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane3<sp/>stay<sp/>at<sp/>hs-zero<sp/>sate<sp/>during<sp/>a<sp/>hs<sp/>transmission</highlight></codeline>
<codeline lineno="426"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427" refid="hpm__mipi__dsi__phy__regs_8h_1a995a966d37e604d40efba653f781ed21" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK<sp/>(0xFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="428" refid="hpm__mipi__dsi__phy__regs_8h_1a0df31a7648a9c2cce58ea8d69141d3fe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="429" refid="hpm__mipi__dsi__phy__regs_8h_1a560d2e70e19de3b380c8c5b662a156fb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="430" refid="hpm__mipi__dsi__phy__regs_8h_1a61c5a7d50302370d222c5f568de639ec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSZERO_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="431"><highlight class="normal"></highlight></codeline>
<codeline lineno="432"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="433"><highlight class="comment"><sp/>*<sp/>T_HSTRAIL_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="434"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="435"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane3<sp/>stay<sp/>at<sp/>hs-trail<sp/>state<sp/>during<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="436"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="437" refid="hpm__mipi__dsi__phy__regs_8h_1af70b6ebfaa7fd1d8d656e4007842e8ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="438" refid="hpm__mipi__dsi__phy__regs_8h_1ab768814fc106e725fe451874915d5597" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="439" refid="hpm__mipi__dsi__phy__regs_8h_1afdb174e2c163c2cf726db1d9c8e9ca81" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="440" refid="hpm__mipi__dsi__phy__regs_8h_1a7aab58c616cd88cc033dff7f658de98e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSTRAIL_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="441"><highlight class="normal"></highlight></codeline>
<codeline lineno="442"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="443"><highlight class="comment"><sp/>*<sp/>T_HSEXIT_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="444"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="445"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>that<sp/>the<sp/>datalane3<sp/>stay<sp/>at<sp/>state<sp/>hs-exit<sp/>sate<sp/>after<sp/>a<sp/>hs<sp/>clock<sp/>transmission</highlight></codeline>
<codeline lineno="446"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="447" refid="hpm__mipi__dsi__phy__regs_8h_1a0f80deeb1aabf5acd927c7f0a06bdce2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="448" refid="hpm__mipi__dsi__phy__regs_8h_1aeba18775dca6530965bf1a4b2a1a5632" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="449" refid="hpm__mipi__dsi__phy__regs_8h_1ab40fa34467874e7530bff49b5a7ede4c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="450" refid="hpm__mipi__dsi__phy__regs_8h_1a76e8194fc8aebe82cedb66713b19fa44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA2_T_HSEXIT_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="451"><highlight class="normal"></highlight></codeline>
<codeline lineno="452"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>DLANE3_PARA3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="453"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="454"><highlight class="comment"><sp/>*<sp/>T_WAKEUP_D3<sp/>(RW)</highlight></codeline>
<codeline lineno="455"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="456"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>from<sp/>exiting<sp/>ultra<sp/>low<sp/>power<sp/>sate<sp/>to<sp/>enabling<sp/>the<sp/>low-power<sp/>driver</highlight></codeline>
<codeline lineno="457"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="458" refid="hpm__mipi__dsi__phy__regs_8h_1a136e7a07a919ff04dad3259d323b9231" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="459" refid="hpm__mipi__dsi__phy__regs_8h_1aa964037cca321c51a4493be0a4d9f5a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460" refid="hpm__mipi__dsi__phy__regs_8h_1a98de32321cf99c69adb75a930582bf65" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="461" refid="hpm__mipi__dsi__phy__regs_8h_1ad6a0d52ab84e9781b895daba860ff4dc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_DLANE3_PARA3_T_WAKEUP_D3_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="462"><highlight class="normal"></highlight></codeline>
<codeline lineno="463"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>COMMON_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="464"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="465"><highlight class="comment"><sp/>*<sp/>T_LPX<sp/>(RW)</highlight></codeline>
<codeline lineno="466"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="467"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>of<sp/>transmitted<sp/>length<sp/>of<sp/>any<sp/>low-power<sp/>state<sp/>period</highlight></codeline>
<codeline lineno="468"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="469" refid="hpm__mipi__dsi__phy__regs_8h_1acca5e6bb69826d92152c0233a030d0a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="470" refid="hpm__mipi__dsi__phy__regs_8h_1af68dd901ebbfb9c3f92de0de16bd178a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="471" refid="hpm__mipi__dsi__phy__regs_8h_1a6f177b212d0a9cc798c4dfb754f75820" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="472" refid="hpm__mipi__dsi__phy__regs_8h_1a706c6af446c382d1c5e740aad5d79ebc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_COMMON_PARA0_T_LPX_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="473"><highlight class="normal"></highlight></codeline>
<codeline lineno="474"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CTRL_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="475"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="476"><highlight class="comment"><sp/>*<sp/>VBG_RDY<sp/>(RO)</highlight></codeline>
<codeline lineno="477"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="478"><highlight class="comment"><sp/>*<sp/>the<sp/>indicator<sp/>signal<sp/>of<sp/>reference<sp/>generator<sp/>is<sp/>ready</highlight></codeline>
<codeline lineno="479"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="480" refid="hpm__mipi__dsi__phy__regs_8h_1a9786554d4477aab8d3f075d304acaa27" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK<sp/>(0x80U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="481" refid="hpm__mipi__dsi__phy__regs_8h_1a0eaa2716ab21367ca4d9c08a07aeebfc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT<sp/>(7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="482" refid="hpm__mipi__dsi__phy__regs_8h_1a96c00058aac3f76fa7c68a8dada8577d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_VBG_RDY_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483"><highlight class="normal"></highlight></codeline>
<codeline lineno="484"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="485"><highlight class="comment"><sp/>*<sp/>EN_ULPRX_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="486"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="487"><highlight class="comment"><sp/>*<sp/>ulp-rx<sp/>enable<sp/>for<sp/>lane0</highlight></codeline>
<codeline lineno="488"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="489" refid="hpm__mipi__dsi__phy__regs_8h_1a014aad72e853fcf8c72930d17586c693" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK<sp/>(0x40U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="490" refid="hpm__mipi__dsi__phy__regs_8h_1a4bdcf198230e9f5078d348a5a6764a32" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT<sp/>(6U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="491" refid="hpm__mipi__dsi__phy__regs_8h_1a4aaa8f0f7a51e4638bf1f6fac050d155" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="492" refid="hpm__mipi__dsi__phy__regs_8h_1a560fee793fb944b73b80f05c090a3b96" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_ULPRX_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493"><highlight class="normal"></highlight></codeline>
<codeline lineno="494"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="495"><highlight class="comment"><sp/>*<sp/>EN_LPRX_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="496"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="497"><highlight class="comment"><sp/>*<sp/>lp-rx<sp/>enable<sp/>for<sp/>lane0</highlight></codeline>
<codeline lineno="498"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="499" refid="hpm__mipi__dsi__phy__regs_8h_1af08a895fe0e860a42bb5fe72502d6e25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="500" refid="hpm__mipi__dsi__phy__regs_8h_1a2698ecf0d86ba008a172838bd5ef996a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="501" refid="hpm__mipi__dsi__phy__regs_8h_1ab9753bfa854d41bedf506fccaf9e5f89" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="502" refid="hpm__mipi__dsi__phy__regs_8h_1af90af6d32c6f6fc373eecf23e50da825" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPRX_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="503"><highlight class="normal"></highlight></codeline>
<codeline lineno="504"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="505"><highlight class="comment"><sp/>*<sp/>EN_LPCD_D0<sp/>(RW)</highlight></codeline>
<codeline lineno="506"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="507"><highlight class="comment"><sp/>*<sp/>lp-cd<sp/>enable<sp/>for<sp/>lane0</highlight></codeline>
<codeline lineno="508"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="509" refid="hpm__mipi__dsi__phy__regs_8h_1a88134706a5e3f3fba9ddb590af57f0fa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="510" refid="hpm__mipi__dsi__phy__regs_8h_1a3b54e3a5a39c00472b50682769b78502" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="511" refid="hpm__mipi__dsi__phy__regs_8h_1a8b9621f7951f7f4f3db722414dc09941" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512" refid="hpm__mipi__dsi__phy__regs_8h_1a2edb2b3a2bfbceb9d757f97a56a01555" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_EN_LPCD_D0_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="513"><highlight class="normal"></highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="515"><highlight class="comment"><sp/>*<sp/>PWON_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="516"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="517"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>cource<sp/>of<sp/>PMA<sp/>power<sp/>on<sp/>control<sp/>signals</highlight></codeline>
<codeline lineno="518"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="519" refid="hpm__mipi__dsi__phy__regs_8h_1ab3ddaeb8c30d417eda8260e92904518c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="520" refid="hpm__mipi__dsi__phy__regs_8h_1adc732a089ff972ea2a6ce2f186239616" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="521" refid="hpm__mipi__dsi__phy__regs_8h_1a7b5a4f0c5b1bde26b9d977dfd1e5e062" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="522" refid="hpm__mipi__dsi__phy__regs_8h_1abcfbba08720daa10185bd8857684f433" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="523"><highlight class="normal"></highlight></codeline>
<codeline lineno="524"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="525"><highlight class="comment"><sp/>*<sp/>PWON_PLL<sp/>(RW)</highlight></codeline>
<codeline lineno="526"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="527"><highlight class="comment"><sp/>*<sp/>power<sp/>on<sp/>pll<sp/>high<sp/>active</highlight></codeline>
<codeline lineno="528"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="529" refid="hpm__mipi__dsi__phy__regs_8h_1afbe15dbaa8c2403c7f9b220d4a966c38" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="530" refid="hpm__mipi__dsi__phy__regs_8h_1a703f67d17d7ae64e2cd31516ff8fbc7e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="531" refid="hpm__mipi__dsi__phy__regs_8h_1aa0ef43ccb6cf2ebb1a1b73993ec96d95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="532" refid="hpm__mipi__dsi__phy__regs_8h_1a44596e1e1faa426175720de2b35351c8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_PLL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="533"><highlight class="normal"></highlight></codeline>
<codeline lineno="534"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="535"><highlight class="comment"><sp/>*<sp/>PWON_DSI<sp/>(RW)</highlight></codeline>
<codeline lineno="536"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="537"><highlight class="comment"><sp/>*<sp/>power<sp/>on<sp/>all<sp/>dsi<sp/>lane</highlight></codeline>
<codeline lineno="538"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="539" refid="hpm__mipi__dsi__phy__regs_8h_1a978223b2967e713e29aceaf0ff3eb13a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="540" refid="hpm__mipi__dsi__phy__regs_8h_1affa76fc1bb76dd7af2aedf51d8d0d052" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="541" refid="hpm__mipi__dsi__phy__regs_8h_1a6112c136843e8befb67586d02b2f6731" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="542" refid="hpm__mipi__dsi__phy__regs_8h_1a474192fcc286c8dfa5693890ed84d4ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_PWON_DSI_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="543"><highlight class="normal"></highlight></codeline>
<codeline lineno="544"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="545"><highlight class="comment"><sp/>*<sp/>SU_IDDQ_EN<sp/>(RW)</highlight></codeline>
<codeline lineno="546"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="547"><highlight class="comment"><sp/>*<sp/>power<sp/>down<sp/>all<sp/>modules<sp/>inside<sp/>su<sp/>includes<sp/>ivref,<sp/>r-calibration<sp/>and<sp/>pll,<sp/>high<sp/>effective</highlight></codeline>
<codeline lineno="548"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="549" refid="hpm__mipi__dsi__phy__regs_8h_1a69928d032211e981f4c65a2c1b184d8a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550" refid="hpm__mipi__dsi__phy__regs_8h_1a26168fed927889b973812681aa7eddc0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551" refid="hpm__mipi__dsi__phy__regs_8h_1aea35e9398445cde1eb436784777d7874" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="552" refid="hpm__mipi__dsi__phy__regs_8h_1ac44a42d734882965445f0933b1d9cdb7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CTRL_PARA0_SU_IDDQ_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553"><highlight class="normal"></highlight></codeline>
<codeline lineno="554"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PLL_CTRL_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="555"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="556"><highlight class="comment"><sp/>*<sp/>PLL_LOCK<sp/>(RO)</highlight></codeline>
<codeline lineno="557"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="558"><highlight class="comment"><sp/>*<sp/>pll<sp/>lock<sp/>indication</highlight></codeline>
<codeline lineno="559"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="560" refid="hpm__mipi__dsi__phy__regs_8h_1a9448752008cc84e32570fba873f93523" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK<sp/>(0x8000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="561" refid="hpm__mipi__dsi__phy__regs_8h_1a88d1e7f312ba9ad3cf5cb253e136484f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT<sp/>(27U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="562" refid="hpm__mipi__dsi__phy__regs_8h_1a7baf62e70a047fd2b4deb921bf12b88d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_LOCK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="563"><highlight class="normal"></highlight></codeline>
<codeline lineno="564"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="565"><highlight class="comment"><sp/>*<sp/>RATE<sp/>(RW)</highlight></codeline>
<codeline lineno="566"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="567"><highlight class="comment"><sp/>*<sp/>data<sp/>reate<sp/>control<sp/>signal</highlight></codeline>
<codeline lineno="568"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="569" refid="hpm__mipi__dsi__phy__regs_8h_1a5c8cb8c5e13daeac4645e3aff5d2dcab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK<sp/>(0x7000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="570" refid="hpm__mipi__dsi__phy__regs_8h_1a9185d60b4169b27190cb3ca818db9aa6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="571" refid="hpm__mipi__dsi__phy__regs_8h_1a1a46ad522c397dd992ff943c210fa6b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="572" refid="hpm__mipi__dsi__phy__regs_8h_1abd8066311856f12e16eb5c807ba9620a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_RATE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573"><highlight class="normal"></highlight></codeline>
<codeline lineno="574"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="575"><highlight class="comment"><sp/>*<sp/>REFCLK_DIV<sp/>(RW)</highlight></codeline>
<codeline lineno="576"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="577"><highlight class="comment"><sp/>*<sp/>input<sp/>reference<sp/>clock<sp/>divider<sp/>ratio<sp/>control</highlight></codeline>
<codeline lineno="578"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="579" refid="hpm__mipi__dsi__phy__regs_8h_1afd17a9013add629cacd07fea7903caa3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK<sp/>(0xF80000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="580" refid="hpm__mipi__dsi__phy__regs_8h_1a3902d4e20e00c9975858419f5ccf246b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT<sp/>(19U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581" refid="hpm__mipi__dsi__phy__regs_8h_1a4ba9573477bd6996d5c20cb4db526cd6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="582" refid="hpm__mipi__dsi__phy__regs_8h_1ad6eb832cef4377c4a37de5a289effed6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_REFCLK_DIV_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="583"><highlight class="normal"></highlight></codeline>
<codeline lineno="584"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="585"><highlight class="comment"><sp/>*<sp/>PLL_DIV<sp/>(RW)</highlight></codeline>
<codeline lineno="586"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="587"><highlight class="comment"><sp/>*<sp/>pll<sp/>loop<sp/>divider<sp/>ratio<sp/>control</highlight></codeline>
<codeline lineno="588"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="589" refid="hpm__mipi__dsi__phy__regs_8h_1a9e3f43a0417e9851b34ffd1078ec620f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK<sp/>(0x7FFF0UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="590" refid="hpm__mipi__dsi__phy__regs_8h_1aaf443050732bd0fd442c0d9a911d49fe" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="591" refid="hpm__mipi__dsi__phy__regs_8h_1a4fce3b0f6ba53bd36db1f4b527d9eece" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592" refid="hpm__mipi__dsi__phy__regs_8h_1a2db8d83121e38d1367198f76a60a4da5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_PLL_DIV_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593"><highlight class="normal"></highlight></codeline>
<codeline lineno="594"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="595"><highlight class="comment"><sp/>*<sp/>DSI_PIXELCLK_DIV<sp/>(RW)</highlight></codeline>
<codeline lineno="596"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="597"><highlight class="comment"><sp/>*<sp/>pixell<sp/>clock<sp/>divided<sp/>from<sp/>pll<sp/>output</highlight></codeline>
<codeline lineno="598"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="599" refid="hpm__mipi__dsi__phy__regs_8h_1adca61e59bf24cc01ae7080dcba5f3bcb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="600" refid="hpm__mipi__dsi__phy__regs_8h_1a5c95c89ff9d2cb40894f1d792a02c238" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601" refid="hpm__mipi__dsi__phy__regs_8h_1a9572c464a73baea3d91d786099afb92e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602" refid="hpm__mipi__dsi__phy__regs_8h_1a3d15ad17d97c9179f15fa1d30106c82e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PLL_CTRL_PARA0_DSI_PIXELCLK_DIV_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="603"><highlight class="normal"></highlight></codeline>
<codeline lineno="604"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>RCAL_CTRL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="605"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="606"><highlight class="comment"><sp/>*<sp/>RCAL_EN<sp/>(RW)</highlight></codeline>
<codeline lineno="607"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="608"><highlight class="comment"><sp/>*<sp/>enable<sp/>hs-tx<sp/>output<sp/>impedance<sp/>trimming</highlight></codeline>
<codeline lineno="609"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="610" refid="hpm__mipi__dsi__phy__regs_8h_1ac23e6734625ec882e90fe67278d1fce7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK<sp/>(0x2000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="611" refid="hpm__mipi__dsi__phy__regs_8h_1abd397ac942e6a7297bde7812614e2393" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT<sp/>(13U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="612" refid="hpm__mipi__dsi__phy__regs_8h_1ad23378e9f2927b2f1149f87fe08ccccd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="613" refid="hpm__mipi__dsi__phy__regs_8h_1a53a0d7ed3c795af0c54608e89f4d7614" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="614"><highlight class="normal"></highlight></codeline>
<codeline lineno="615"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="616"><highlight class="comment"><sp/>*<sp/>RCAL_TRIM<sp/>(RW)</highlight></codeline>
<codeline lineno="617"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="618"><highlight class="comment"><sp/>*<sp/>default<sp/>value<sp/>of<sp/>hs-tx<sp/>output<sp/>resistance<sp/>configure</highlight></codeline>
<codeline lineno="619"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="620" refid="hpm__mipi__dsi__phy__regs_8h_1a41dc3cd32311ca16fe42eddf374c401e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK<sp/>(0x1E00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="621" refid="hpm__mipi__dsi__phy__regs_8h_1aca71186d998db23ab8ad8985c02e8242" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622" refid="hpm__mipi__dsi__phy__regs_8h_1a91970cca325bb83c58ea3b8389f23a6c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="623" refid="hpm__mipi__dsi__phy__regs_8h_1a8161419af3c93a3937adcfab4e4a5e44" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_TRIM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="624"><highlight class="normal"></highlight></codeline>
<codeline lineno="625"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="626"><highlight class="comment"><sp/>*<sp/>RCAL_CTRL<sp/>(RW)</highlight></codeline>
<codeline lineno="627"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="628"><highlight class="comment"><sp/>*<sp/>resistor<sp/>calibration<sp/>control,<sp/>reserved<sp/>for<sp/>test</highlight></codeline>
<codeline lineno="629"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="630" refid="hpm__mipi__dsi__phy__regs_8h_1a07be4363e7c983694f5225830ecc2af7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK<sp/>(0x1FEU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="631" refid="hpm__mipi__dsi__phy__regs_8h_1a49d1a7dbcfb2063f7ba08562fc31ce26" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="632" refid="hpm__mipi__dsi__phy__regs_8h_1ab1327bf9ee51e4ff024b8822edb8b8ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633" refid="hpm__mipi__dsi__phy__regs_8h_1a5b504927206c3674c153ef0bd4141fc9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_CTRL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="634"><highlight class="normal"></highlight></codeline>
<codeline lineno="635"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="636"><highlight class="comment"><sp/>*<sp/>RCAL_DONE<sp/>(RO)</highlight></codeline>
<codeline lineno="637"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="638"><highlight class="comment"><sp/>*<sp/>hs-tx<sp/>output<sp/>impedance<sp/>trimming<sp/>done<sp/>indicator<sp/>signal</highlight></codeline>
<codeline lineno="639"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="640" refid="hpm__mipi__dsi__phy__regs_8h_1a24d8d5c68372407b23b212433f406a6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="641" refid="hpm__mipi__dsi__phy__regs_8h_1a54b2399d68f62294e5c298cf561b49f3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="642" refid="hpm__mipi__dsi__phy__regs_8h_1afa7d970a15b7c2f121d9b88b2a75f0fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_RCAL_CTRL_RCAL_DONE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="643"><highlight class="normal"></highlight></codeline>
<codeline lineno="644"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>TRIM_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="645"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="646"><highlight class="comment"><sp/>*<sp/>HSTX_AMP_TRIM<sp/>(RW)</highlight></codeline>
<codeline lineno="647"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="648"><highlight class="comment"><sp/>*<sp/>hs-tx<sp/>output<sp/>vod<sp/>trimming<sp/>for<sp/>lane-0~4</highlight></codeline>
<codeline lineno="649"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="650" refid="hpm__mipi__dsi__phy__regs_8h_1a9909fab55e32587292c29147e91a4156" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK<sp/>(0x3800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="651" refid="hpm__mipi__dsi__phy__regs_8h_1ab60cece7e7041c6ec6e82dcee6486aa5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="652" refid="hpm__mipi__dsi__phy__regs_8h_1aaa5f584335c327a2d4e4fa4ba45b51bc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="653" refid="hpm__mipi__dsi__phy__regs_8h_1a1bd24f15268466b327f79a942a5949a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TRIM_PARA_HSTX_AMP_TRIM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="654"><highlight class="normal"></highlight></codeline>
<codeline lineno="655"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="656"><highlight class="comment"><sp/>*<sp/>LPTX_SR_TRIM<sp/>(RW)</highlight></codeline>
<codeline lineno="657"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="658"><highlight class="comment"><sp/>*<sp/>lp-tx<sp/>output<sp/>slew-rate<sp/>trimming<sp/>for<sp/>lane0~4</highlight></codeline>
<codeline lineno="659"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="660" refid="hpm__mipi__dsi__phy__regs_8h_1a6ffadf1aceedddd70430f3f7d2ec1ece" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK<sp/>(0x700U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="661" refid="hpm__mipi__dsi__phy__regs_8h_1aab0511e788cad9933a8611dd7143197d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="662" refid="hpm__mipi__dsi__phy__regs_8h_1ab95c37263e953b5bcffa0e186a609fa1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="663" refid="hpm__mipi__dsi__phy__regs_8h_1a5719b1efb6a3ae3f4d476524a9dd80f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPTX_SR_TRIM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="664"><highlight class="normal"></highlight></codeline>
<codeline lineno="665"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="666"><highlight class="comment"><sp/>*<sp/>LPRX_VREF_TRIM<sp/>(RW)</highlight></codeline>
<codeline lineno="667"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="668"><highlight class="comment"><sp/>*<sp/>lp-rx<sp/>input<sp/>threshold<sp/>voltage<sp/>trimming<sp/>for<sp/>lane0</highlight></codeline>
<codeline lineno="669"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="670" refid="hpm__mipi__dsi__phy__regs_8h_1a5222d83615faf605cfad037225b1e7a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="671" refid="hpm__mipi__dsi__phy__regs_8h_1ab743b51066110e8ee24313577744f529" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="672" refid="hpm__mipi__dsi__phy__regs_8h_1a0536879304161c53a118d9ae14c6eb5d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="673" refid="hpm__mipi__dsi__phy__regs_8h_1a5a56e3516b04308ea69ef390373e3c27" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPRX_VREF_TRIM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="674"><highlight class="normal"></highlight></codeline>
<codeline lineno="675"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="676"><highlight class="comment"><sp/>*<sp/>LPCD_VREF_TRIM<sp/>(RW)</highlight></codeline>
<codeline lineno="677"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="678"><highlight class="comment"><sp/>*<sp/>lp-cd<sp/>input<sp/>threshold<sp/>voltage<sp/>trimming<sp/>for<sp/>lane0</highlight></codeline>
<codeline lineno="679"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="680" refid="hpm__mipi__dsi__phy__regs_8h_1a3a0908b8e89f5228ab242d9009f38b09" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="681" refid="hpm__mipi__dsi__phy__regs_8h_1af309389ab33ab6d5b3f584838d79e6a7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="682" refid="hpm__mipi__dsi__phy__regs_8h_1a83dd86b29c50510e9bef3a8a548f82f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="683" refid="hpm__mipi__dsi__phy__regs_8h_1a5cd9203f74f3d6cdd43c3d6a73e0dd8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TRIM_PARA_LPCD_VREF_TRIM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="684"><highlight class="normal"></highlight></codeline>
<codeline lineno="685"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>TEST_PARA0<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="686"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="687"><highlight class="comment"><sp/>*<sp/>ERROR_NUM<sp/>(RO)</highlight></codeline>
<codeline lineno="688"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="689"><highlight class="comment"><sp/>*<sp/>the<sp/>byte<sp/>num<sp/>of<sp/>mismatch<sp/>data<sp/>of<sp/>lane<sp/>in<sp/>bist<sp/>mode</highlight></codeline>
<codeline lineno="690"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="691" refid="hpm__mipi__dsi__phy__regs_8h_1af57de5ba4cd399463cedc4ee1cf5d376" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK<sp/>(0x7E0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="692" refid="hpm__mipi__dsi__phy__regs_8h_1a354f40cda40d3df2260ace9cef46146b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT<sp/>(17U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="693" refid="hpm__mipi__dsi__phy__regs_8h_1aff39e10780789734f95afadb8a973803" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_ERROR_NUM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="694"><highlight class="normal"></highlight></codeline>
<codeline lineno="695"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="696"><highlight class="comment"><sp/>*<sp/>BIST_N_DONE<sp/>(RO)</highlight></codeline>
<codeline lineno="697"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="698"><highlight class="comment"><sp/>*<sp/>indicate<sp/>prbs7<sp/>bist<sp/>test<sp/>is<sp/>done</highlight></codeline>
<codeline lineno="699"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="700" refid="hpm__mipi__dsi__phy__regs_8h_1a7f769a6ccf16e2db4db2deaf35e6f86f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK<sp/>(0x1F000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="701" refid="hpm__mipi__dsi__phy__regs_8h_1a32cf118ae4871cc28d9d7efee3a84461" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="702" refid="hpm__mipi__dsi__phy__regs_8h_1a4d57d19b3dc17b422e628aeee459e69e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_DONE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="703"><highlight class="normal"></highlight></codeline>
<codeline lineno="704"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="705"><highlight class="comment"><sp/>*<sp/>BIST_N_OK<sp/>(RO)</highlight></codeline>
<codeline lineno="706"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="707"><highlight class="comment"><sp/>*<sp/>indicate<sp/>prbs7<sp/>bist<sp/>test<sp/>is<sp/>ok</highlight></codeline>
<codeline lineno="708"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="709" refid="hpm__mipi__dsi__phy__regs_8h_1acfe6893dc9bf9ba0eef9e012fff419d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK<sp/>(0xF80U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="710" refid="hpm__mipi__dsi__phy__regs_8h_1a05dd4c0c95ee9cf856ddf8762333f16a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT<sp/>(7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="711" refid="hpm__mipi__dsi__phy__regs_8h_1acbbaa4165c8a0912af5ce1a02854d451" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_BIST_N_OK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="712"><highlight class="normal"></highlight></codeline>
<codeline lineno="713"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="714"><highlight class="comment"><sp/>*<sp/>ATEST_EN<sp/>(RW)</highlight></codeline>
<codeline lineno="715"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="716"><highlight class="comment"><sp/>*<sp/>analog<sp/>test<sp/>signal<sp/>enable</highlight></codeline>
<codeline lineno="717"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="718" refid="hpm__mipi__dsi__phy__regs_8h_1ae93672d3ac2276acae9c2cb8f786f06a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK<sp/>(0x40U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="719" refid="hpm__mipi__dsi__phy__regs_8h_1a1464c1a2fcadb9c212d86707724e8d04" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT<sp/>(6U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="720" refid="hpm__mipi__dsi__phy__regs_8h_1abf8482dd00668c71134d30044f538771" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="721" refid="hpm__mipi__dsi__phy__regs_8h_1a482ef6a03dcef94a40f46c20a7502778" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="722"><highlight class="normal"></highlight></codeline>
<codeline lineno="723"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="724"><highlight class="comment"><sp/>*<sp/>ATEST_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="725"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="726"><highlight class="comment"><sp/>*<sp/>analog<sp/>test<sp/>signal<sp/>select</highlight></codeline>
<codeline lineno="727"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="728" refid="hpm__mipi__dsi__phy__regs_8h_1aff1d8983a71e0cf22a9852a2de6977a0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK<sp/>(0x30U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="729" refid="hpm__mipi__dsi__phy__regs_8h_1a9e8b5d67f9f308c7f703421e031cf507" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="730" refid="hpm__mipi__dsi__phy__regs_8h_1aa5b11678d29af588d4fb62158ebfe104" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="731" refid="hpm__mipi__dsi__phy__regs_8h_1ac7b7ebc2d1766c319ba184d1524cc9d8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_ATEST_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="732"><highlight class="normal"></highlight></codeline>
<codeline lineno="733"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="734"><highlight class="comment"><sp/>*<sp/>FSET_EN<sp/>(RW)</highlight></codeline>
<codeline lineno="735"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="736"><highlight class="comment"><sp/>*<sp/>enable<sp/>fast<sp/>transmission<sp/>between<sp/>lp-tx<sp/>and<sp/>hs-tx</highlight></codeline>
<codeline lineno="737"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="738" refid="hpm__mipi__dsi__phy__regs_8h_1a128beb6adb86fd3826f9a0ada1a62b98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="739" refid="hpm__mipi__dsi__phy__regs_8h_1a1cd6782d396486843f53eb6c02ca0ef5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="740" refid="hpm__mipi__dsi__phy__regs_8h_1a8aa7f0b1ec3f3c7f797f4ac0b5538835" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="741" refid="hpm__mipi__dsi__phy__regs_8h_1ac90eb28c077b321c4dbde497c7596592" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_FSET_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="742"><highlight class="normal"></highlight></codeline>
<codeline lineno="743"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="744"><highlight class="comment"><sp/>*<sp/>FT_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="745"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="746"><highlight class="comment"><sp/>*<sp/>pt/ft<sp/>test<sp/>mode<sp/>select</highlight></codeline>
<codeline lineno="747"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="748" refid="hpm__mipi__dsi__phy__regs_8h_1add68e1a5896adb5ebec9edae1974f06d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK<sp/>(0x7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="749" refid="hpm__mipi__dsi__phy__regs_8h_1a2e88e571a95c4a0fbf0a9604b6ef84a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="750" refid="hpm__mipi__dsi__phy__regs_8h_1aff55b04d64eb626cc622abc235a5310c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="751" refid="hpm__mipi__dsi__phy__regs_8h_1a26496b4becdb0aac9c63f3ad3ab30d89" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA0_FT_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="752"><highlight class="normal"></highlight></codeline>
<codeline lineno="753"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>TEST_PARA1<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="754"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="755"><highlight class="comment"><sp/>*<sp/>CHECK_NUM<sp/>(RW)</highlight></codeline>
<codeline lineno="756"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="757"><highlight class="comment"><sp/>*<sp/>the<sp/>byte<sp/>num<sp/>of<sp/>prbs<sp/>bist<sp/>check<sp/>num</highlight></codeline>
<codeline lineno="758"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="759" refid="hpm__mipi__dsi__phy__regs_8h_1aca81cc624fa6de8248129c5234ab4ca8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK<sp/>(0xFFFFFC00UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="760" refid="hpm__mipi__dsi__phy__regs_8h_1a91297f37b6b37a78821f25ebeefa7329" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT<sp/>(10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="761" refid="hpm__mipi__dsi__phy__regs_8h_1a298a397a0ff4a02e316a56c9f25a29d5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="762" refid="hpm__mipi__dsi__phy__regs_8h_1afe6e3a2d165374a0d00134a5bb8ae04f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_CHECK_NUM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="763"><highlight class="normal"></highlight></codeline>
<codeline lineno="764"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="765"><highlight class="comment"><sp/>*<sp/>ERR_THRESHOLD<sp/>(RW)</highlight></codeline>
<codeline lineno="766"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="767"><highlight class="comment"><sp/>*<sp/>the<sp/>threshold<sp/>of<sp/>prbs<sp/>bit<sp/>error</highlight></codeline>
<codeline lineno="768"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="769" refid="hpm__mipi__dsi__phy__regs_8h_1a6cb834978766605525caacf53abe451e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK<sp/>(0x3C0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="770" refid="hpm__mipi__dsi__phy__regs_8h_1a5e733deae8fe0b2cbe52e4fa73a2195f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT<sp/>(6U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="771" refid="hpm__mipi__dsi__phy__regs_8h_1a664dc8a7309d322d6723f2865b7b5986" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="772" refid="hpm__mipi__dsi__phy__regs_8h_1a305bf74ce94e682c4f2bdb71bff9af09" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_ERR_THRESHOLD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="773"><highlight class="normal"></highlight></codeline>
<codeline lineno="774"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="775"><highlight class="comment"><sp/>*<sp/>BIST_BIT_ERROR<sp/>(RW)</highlight></codeline>
<codeline lineno="776"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="777"><highlight class="comment"><sp/>*<sp/>enable<sp/>insert<sp/>error<sp/>in<sp/>bist<sp/>test<sp/>pattern</highlight></codeline>
<codeline lineno="778"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="779" refid="hpm__mipi__dsi__phy__regs_8h_1ab181b768c961f585a7cd5ad84b0d6c34" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="780" refid="hpm__mipi__dsi__phy__regs_8h_1aa1323a41ee6fe634e62299bc0235451b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="781" refid="hpm__mipi__dsi__phy__regs_8h_1a5e9dd822da40e6863440d722c4026115" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="782" refid="hpm__mipi__dsi__phy__regs_8h_1a628e1e276a18afbe426a3dc7bd867daf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_BIT_ERROR_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="783"><highlight class="normal"></highlight></codeline>
<codeline lineno="784"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="785"><highlight class="comment"><sp/>*<sp/>BIST_EN<sp/>(RW)</highlight></codeline>
<codeline lineno="786"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="787"><highlight class="comment"><sp/>*<sp/>bist<sp/>enable</highlight></codeline>
<codeline lineno="788"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="789" refid="hpm__mipi__dsi__phy__regs_8h_1a46178d00bcde23ea6cd1782d9551e0e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK<sp/>(0x18U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="790" refid="hpm__mipi__dsi__phy__regs_8h_1a055ebb3ab49b139a8d6613a5535057d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="791" refid="hpm__mipi__dsi__phy__regs_8h_1a638f3884b25a847f99b6b91ed85cdb3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="792" refid="hpm__mipi__dsi__phy__regs_8h_1ad1986e467fa62f0bd85a95866bc93172" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_EN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="793"><highlight class="normal"></highlight></codeline>
<codeline lineno="794"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="795"><highlight class="comment"><sp/>*<sp/>BIST_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="796"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="797"><highlight class="comment"><sp/>*<sp/>bist<sp/>mode<sp/>select</highlight></codeline>
<codeline lineno="798"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="799" refid="hpm__mipi__dsi__phy__regs_8h_1acea8b5b5c5a5507c6e5cb8f430e0b103" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="800" refid="hpm__mipi__dsi__phy__regs_8h_1af49cd17ab4db2eff0c9c95e5d4afb634" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="801" refid="hpm__mipi__dsi__phy__regs_8h_1a0333d5f9f739839b398902fd79ef5376" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="802" refid="hpm__mipi__dsi__phy__regs_8h_1ae07f829190a49c4a640262d944026347" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_BIST_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="803"><highlight class="normal"></highlight></codeline>
<codeline lineno="804"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="805"><highlight class="comment"><sp/>*<sp/>PRBS_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="806"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="807"><highlight class="comment"><sp/>*<sp/>prbs<sp/>generator<sp/>and<sp/>checker<sp/>pattern<sp/>select<sp/>signal</highlight></codeline>
<codeline lineno="808"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="809" refid="hpm__mipi__dsi__phy__regs_8h_1a1a5f793b5aa4728cb5c654f33a93530d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK<sp/>(0x3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="810" refid="hpm__mipi__dsi__phy__regs_8h_1a6b1edaf8fb6861af028abc5611cf4843" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="811" refid="hpm__mipi__dsi__phy__regs_8h_1aedc2790312ecc774343d7dadc5e7951a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="812" refid="hpm__mipi__dsi__phy__regs_8h_1ac27bc9cd86193943f339518e783600ad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_TEST_PARA1_PRBS_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="813"><highlight class="normal"></highlight></codeline>
<codeline lineno="814"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>MISC_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="815"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="816"><highlight class="comment"><sp/>*<sp/>DLL_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="817"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="818"><highlight class="comment"><sp/>*<sp/>the<sp/>phase<sp/>select<sp/>of<sp/>clk_rxesc</highlight></codeline>
<codeline lineno="819"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="820" refid="hpm__mipi__dsi__phy__regs_8h_1a0e110802b165621cdbcf8cecf0262924" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK<sp/>(0x780U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="821" refid="hpm__mipi__dsi__phy__regs_8h_1a82e2c1b5eb3ec92f0e65f5f823ecc11f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT<sp/>(7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="822" refid="hpm__mipi__dsi__phy__regs_8h_1a6ac9faec9ae534d85565a10934a868d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="823" refid="hpm__mipi__dsi__phy__regs_8h_1af29c922812f6517f2a4bc51c2404f0d3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_MISC_PARA_DLL_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="824"><highlight class="normal"></highlight></codeline>
<codeline lineno="825"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="826"><highlight class="comment"><sp/>*<sp/>LANE_NUM<sp/>(RW)</highlight></codeline>
<codeline lineno="827"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="828"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>active<sp/>data<sp/>lanes</highlight></codeline>
<codeline lineno="829"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="830" refid="hpm__mipi__dsi__phy__regs_8h_1a3c25fdd7a20befa7fd41c4c4da6d301a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK<sp/>(0x60U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="831" refid="hpm__mipi__dsi__phy__regs_8h_1ad0d66cf488f0244495b651dd721f713e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="832" refid="hpm__mipi__dsi__phy__regs_8h_1a7f996058b16a648679049c30c7a4146e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="833" refid="hpm__mipi__dsi__phy__regs_8h_1af638b5829e8dd1e6f6ac75b3413dfaf6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_MISC_PARA_LANE_NUM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="834"><highlight class="normal"></highlight></codeline>
<codeline lineno="835"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="836"><highlight class="comment"><sp/>*<sp/>PHYERR_MASK<sp/>(RW)</highlight></codeline>
<codeline lineno="837"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="838"><highlight class="comment"><sp/>*<sp/>mask<sp/>the<sp/>phy<sp/>error</highlight></codeline>
<codeline lineno="839"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="840" refid="hpm__mipi__dsi__phy__regs_8h_1af7044f38cbcf73617631678ca8ac41cd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK<sp/>(0x1FU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="841" refid="hpm__mipi__dsi__phy__regs_8h_1ad0d9ef38554d71a9fe640aec6413497e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="842" refid="hpm__mipi__dsi__phy__regs_8h_1a4f824489bd8e08a47caa5e2f75a69fb3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="843" refid="hpm__mipi__dsi__phy__regs_8h_1a69d7a68f3b8a815972e12c45512693f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_MISC_PARA_PHYERR_MASK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="844"><highlight class="normal"></highlight></codeline>
<codeline lineno="845"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_PARA4<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="846"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="847"><highlight class="comment"><sp/>*<sp/>T_WAKEUP_C<sp/>(RW)</highlight></codeline>
<codeline lineno="848"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="849"><highlight class="comment"><sp/>*<sp/>the<sp/>number<sp/>of<sp/>byteclk<sp/>cycles<sp/>from<sp/>exiting<sp/>ultra<sp/>low<sp/>power<sp/>state<sp/>to<sp/>enabling<sp/>the<sp/>low-power<sp/>driver</highlight></codeline>
<codeline lineno="850"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="851" refid="hpm__mipi__dsi__phy__regs_8h_1ac8865170e42c49720a11b596b76ffb5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="852" refid="hpm__mipi__dsi__phy__regs_8h_1a1812b5c86dbc017d65522ffb1ab7591d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="853" refid="hpm__mipi__dsi__phy__regs_8h_1a46a713b2df6e6fdf273c8376fb786397" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="854" refid="hpm__mipi__dsi__phy__regs_8h_1ab4fb3749584a48fedd48b56427687eae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_PARA4_T_WAKEUP_C_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="855"><highlight class="normal"></highlight></codeline>
<codeline lineno="856"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>INTERFACE_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="857"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="858"><highlight class="comment"><sp/>*<sp/>TXREADYESC_EXTEND_VLD<sp/>(RW)</highlight></codeline>
<codeline lineno="859"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="860"><highlight class="comment"><sp/>*<sp/>the<sp/>extend<sp/>length<sp/>of<sp/>txreadyesc</highlight></codeline>
<codeline lineno="861"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="862" refid="hpm__mipi__dsi__phy__regs_8h_1a7b6b74ff152a6bd06642e05452f8e105" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="863" refid="hpm__mipi__dsi__phy__regs_8h_1ac7054e4ab4de88f47a397c77134000ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="864" refid="hpm__mipi__dsi__phy__regs_8h_1ac23282de28c6a145e50a5e02b09d1335" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="865" refid="hpm__mipi__dsi__phy__regs_8h_1ad7778c7867fad835548b09ee5c55ab97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_TXREADYESC_EXTEND_VLD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="866"><highlight class="normal"></highlight></codeline>
<codeline lineno="867"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="868"><highlight class="comment"><sp/>*<sp/>RXVALIDESC_EXTEND_VLD<sp/>(RW)</highlight></codeline>
<codeline lineno="869"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="870"><highlight class="comment"><sp/>*<sp/>the<sp/>extend<sp/>length<sp/>of<sp/>rxvalidesc</highlight></codeline>
<codeline lineno="871"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="872" refid="hpm__mipi__dsi__phy__regs_8h_1acd6661138832d3bc17273c49e3ce2b97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="873" refid="hpm__mipi__dsi__phy__regs_8h_1a4c919fa9699d40804e709704d0ed1ef0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="874" refid="hpm__mipi__dsi__phy__regs_8h_1aff7101246290522f596b5c83ceb6de06" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="875" refid="hpm__mipi__dsi__phy__regs_8h_1a1bcc090470d0612ff9d1f1972f23f17a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_INTERFACE_PARA_RXVALIDESC_EXTEND_VLD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="876"><highlight class="normal"></highlight></codeline>
<codeline lineno="877"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PCS_RESERVED_PIN_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="878"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="879"><highlight class="comment"><sp/>*<sp/>CLK_TXHS_SEL_INNER<sp/>(RW)</highlight></codeline>
<codeline lineno="880"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="881"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>clock<sp/>source<sp/>of<sp/>clk_txhs<sp/>in<sp/>pcs</highlight></codeline>
<codeline lineno="882"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="883" refid="hpm__mipi__dsi__phy__regs_8h_1aba0360ac023ac3bc8c42ea889893b970" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="884" refid="hpm__mipi__dsi__phy__regs_8h_1ab0ce6badc589dc202fc0e633beff9e57" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="885" refid="hpm__mipi__dsi__phy__regs_8h_1a127c924fd2e85dcab92cd32258ec45b2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="886" refid="hpm__mipi__dsi__phy__regs_8h_1ac3e10fd54f8f22a78e933bc2bd115102" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_CLK_TXHS_SEL_INNER_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="887"><highlight class="normal"></highlight></codeline>
<codeline lineno="888"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="889"><highlight class="comment"><sp/>*<sp/>INV_CLK_TXHS<sp/>(RW)</highlight></codeline>
<codeline lineno="890"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="891"><highlight class="comment"><sp/>*<sp/>clk_txhs<sp/>inverter<sp/>signal</highlight></codeline>
<codeline lineno="892"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="893" refid="hpm__mipi__dsi__phy__regs_8h_1ace53c103173ea4625aa2ca5585efc796" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="894" refid="hpm__mipi__dsi__phy__regs_8h_1a93a52a736bd70f63254ee159ed2c6a57" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="895" refid="hpm__mipi__dsi__phy__regs_8h_1a0c7eed7ca84a45e8151288cb51e9671a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="896" refid="hpm__mipi__dsi__phy__regs_8h_1ab1cc8263cca628de37a731e8ae70f220" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXHS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="897"><highlight class="normal"></highlight></codeline>
<codeline lineno="898"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="899"><highlight class="comment"><sp/>*<sp/>INV_CLK_TXESC<sp/>(RW)</highlight></codeline>
<codeline lineno="900"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="901"><highlight class="comment"><sp/>*<sp/>clk_txesc<sp/>inverter<sp/>signal</highlight></codeline>
<codeline lineno="902"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="903" refid="hpm__mipi__dsi__phy__regs_8h_1afad2d7686683e6bdf55434b93142a7b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="904" refid="hpm__mipi__dsi__phy__regs_8h_1a928047635120a0db463d61502d1858d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="905" refid="hpm__mipi__dsi__phy__regs_8h_1a4a87971c818caf83d9647cfdaabd184f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="906" refid="hpm__mipi__dsi__phy__regs_8h_1a2ad9fdfb4548f664f330afab297026c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_CLK_TXESC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="907"><highlight class="normal"></highlight></codeline>
<codeline lineno="908"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="909"><highlight class="comment"><sp/>*<sp/>INV_PCLK<sp/>(RW)</highlight></codeline>
<codeline lineno="910"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="911"><highlight class="comment"><sp/>*<sp/>pclk<sp/>inverter<sp/>signal</highlight></codeline>
<codeline lineno="912"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="913" refid="hpm__mipi__dsi__phy__regs_8h_1a9715311da67a1bc23c8a9c6880463fef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="914" refid="hpm__mipi__dsi__phy__regs_8h_1a0a92723094b538d21ce45ab94e462cf3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="915" refid="hpm__mipi__dsi__phy__regs_8h_1a0768b2ea8946fb0433f64bf88feeea47" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="916" refid="hpm__mipi__dsi__phy__regs_8h_1a156c45769213c1dc1cc1e3994e04eb98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_PCLK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="917"><highlight class="normal"></highlight></codeline>
<codeline lineno="918"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="919"><highlight class="comment"><sp/>*<sp/>INV_DSI_RCLK<sp/>(RW)</highlight></codeline>
<codeline lineno="920"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="921"><highlight class="comment"><sp/>*<sp/>pma<sp/>clock<sp/>dsi_rclk_i<sp/>inverter<sp/>signal</highlight></codeline>
<codeline lineno="922"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="923" refid="hpm__mipi__dsi__phy__regs_8h_1a8e39a8d7a8b7f409b030cfc400d89c59" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="924" refid="hpm__mipi__dsi__phy__regs_8h_1a96431080ab0a5ad4bc9aabcadaa6f51f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="925" refid="hpm__mipi__dsi__phy__regs_8h_1a364eeebe516dd92f7e7dcae8d039ce0d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="926" refid="hpm__mipi__dsi__phy__regs_8h_1a2d31cfb282cc75ba6ed6de01d31647e0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PCS_RESERVED_PIN_PARA_INV_DSI_RCLK_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="927"><highlight class="normal"></highlight></codeline>
<codeline lineno="928"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>CLANE_DATA_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="929"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="930"><highlight class="comment"><sp/>*<sp/>CLANE_DATA_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="931"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="932"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>data<sp/>about<sp/>clock<sp/>lane</highlight></codeline>
<codeline lineno="933"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="934" refid="hpm__mipi__dsi__phy__regs_8h_1a0fab29ea1c6817324905e396d9a93c8f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="935" refid="hpm__mipi__dsi__phy__regs_8h_1ab8fe6c45b7bc4ebaef06083b45b539c8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="936" refid="hpm__mipi__dsi__phy__regs_8h_1a8ba09080867389eb6c4fe40af2fe0d69" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="937" refid="hpm__mipi__dsi__phy__regs_8h_1a75f764fd4b8af72d08f64b49cd131676" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="938"><highlight class="normal"></highlight></codeline>
<codeline lineno="939"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="940"><highlight class="comment"><sp/>*<sp/>CLANE_DATA<sp/>(RW)</highlight></codeline>
<codeline lineno="941"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="942"><highlight class="comment"><sp/>*<sp/>the<sp/>parallel<sp/>data<sp/>about<sp/>clock<sp/>lane</highlight></codeline>
<codeline lineno="943"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="944" refid="hpm__mipi__dsi__phy__regs_8h_1ab21ff00f2cd861935d7cc0b8a45f19ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="945" refid="hpm__mipi__dsi__phy__regs_8h_1aab88e01b7998f90135b792c733ee8f95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="946" refid="hpm__mipi__dsi__phy__regs_8h_1a5283c97542687ad739858f9a8f997808" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="947" refid="hpm__mipi__dsi__phy__regs_8h_1afe91f45600c7bf95f2c848372464acb9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_CLANE_DATA_PARA_CLANE_DATA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="948"><highlight class="normal"></highlight></codeline>
<codeline lineno="949"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>PMA_LANE_SEL_PARA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="950"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="951"><highlight class="comment"><sp/>*<sp/>PMA_DLANE4_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="952"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="953"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>channel<sp/>4<sp/>as<sp/>the<sp/>data<sp/>lane</highlight></codeline>
<codeline lineno="954"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="955" refid="hpm__mipi__dsi__phy__regs_8h_1a3595d402ee63a66113480035997df764" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="956" refid="hpm__mipi__dsi__phy__regs_8h_1a76ee0a55e985d529b6f05a587fc2fe43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="957" refid="hpm__mipi__dsi__phy__regs_8h_1a9c07a535e30b1dd7c79d4cbed7310a6f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="958" refid="hpm__mipi__dsi__phy__regs_8h_1ab4c4560f2997d3962882763078aec4d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE4_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="959"><highlight class="normal"></highlight></codeline>
<codeline lineno="960"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="961"><highlight class="comment"><sp/>*<sp/>PMA_DLANE3_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="962"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="963"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>channel<sp/>3<sp/>as<sp/>the<sp/>data<sp/>lane</highlight></codeline>
<codeline lineno="964"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="965" refid="hpm__mipi__dsi__phy__regs_8h_1af316dc59be83af98797c75d4757e0b51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="966" refid="hpm__mipi__dsi__phy__regs_8h_1aa705f9b093fca668a9984a5c2eb00aed" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="967" refid="hpm__mipi__dsi__phy__regs_8h_1a7944292c69be4f6f110e3b50c5191236" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="968" refid="hpm__mipi__dsi__phy__regs_8h_1ace78490d3fa4ef645521a46f843f6339" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE3_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="969"><highlight class="normal"></highlight></codeline>
<codeline lineno="970"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="971"><highlight class="comment"><sp/>*<sp/>PMA_DLANE2_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="972"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="973"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>channel<sp/>2<sp/>as<sp/>the<sp/>data<sp/>lane</highlight></codeline>
<codeline lineno="974"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="975" refid="hpm__mipi__dsi__phy__regs_8h_1a8d4c4c7d265289a71014b66a2f31f98d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="976" refid="hpm__mipi__dsi__phy__regs_8h_1a621d2aa9a08b5b75017e123bc5dfffdb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="977" refid="hpm__mipi__dsi__phy__regs_8h_1a105284c186317c1497ab4c7bffd99da1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="978" refid="hpm__mipi__dsi__phy__regs_8h_1a9786e17d2d0849d295c6c49fe7c9e920" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE2_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="979"><highlight class="normal"></highlight></codeline>
<codeline lineno="980"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="981"><highlight class="comment"><sp/>*<sp/>PMA_DLANE1_SEL<sp/>(RW)</highlight></codeline>
<codeline lineno="982"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="983"><highlight class="comment"><sp/>*<sp/>select<sp/>the<sp/>channel<sp/>1<sp/>as<sp/>the<sp/>data<sp/>lane</highlight></codeline>
<codeline lineno="984"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="985" refid="hpm__mipi__dsi__phy__regs_8h_1a8ccc4008637c5543de67cc5161288d34" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="986" refid="hpm__mipi__dsi__phy__regs_8h_1a84c48c945f37f811e626295acf7c5e92" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="987" refid="hpm__mipi__dsi__phy__regs_8h_1ae43e4dad84e9b8d0ebc17773eec9d64b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="988" refid="hpm__mipi__dsi__phy__regs_8h_1a32faffedb2766d4fd3596619e50a1ad9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_MASK)<sp/>&gt;&gt;<sp/>MIPI_DSI_PHY_PMA_LANE_SEL_PARA_PMA_DLANE1_SEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="989"><highlight class="normal"></highlight></codeline>
<codeline lineno="990"><highlight class="normal"></highlight></codeline>
<codeline lineno="991"><highlight class="normal"></highlight></codeline>
<codeline lineno="992"><highlight class="normal"></highlight></codeline>
<codeline lineno="993"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>HPM_MIPI_DSI_PHY_H<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="soc/HPM6800/ip/hpm_mipi_dsi_phy_regs.h"/>
  </compounddef>
</doxygen>
