{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 19:35:25 2019 " "Info: Processing started: Wed May 15 19:35:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jcq -c jcq --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jcq -c jcq --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 64 72 88 232 "cp" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cp " "Info: No valid register-to-register data paths exist for clock \"cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "cfq:inst1\|q d\[3\] cp 2.921 ns register " "Info: tsu for register \"cfq:inst1\|q\" (data pin = \"d\[3\]\", clock pin = \"cp\") is 2.921 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.844 ns + Longest pin register " "Info: + Longest pin to register delay is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns d\[3\] 1 PIN PIN_K14 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_K14; Fanout = 1; PIN Node = 'd\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { d[3] } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 312 -72 96 328 "d\[4..1\]" "" } { 48 224 255 64 "d\[4..4\]" "" } { 168 224 255 184 "d\[3..3\]" "" } { 280 224 255 296 "d\[2..2\]" "" } { 400 216 247 416 "d\[1..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.534 ns) + CELL(0.223 ns) 5.844 ns cfq:inst1\|q 2 REG LC_X19_Y1_N2 2 " "Info: 2: + IC(4.534 ns) + CELL(0.223 ns) = 5.844 ns; Loc. = LC_X19_Y1_N2; Fanout = 2; REG Node = 'cfq:inst1\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "4.757 ns" { d[3] cfq:inst1|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 22.42 % ) " "Info: Total cell delay = 1.310 ns ( 22.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 77.58 % ) " "Info: Total interconnect delay = 4.534 ns ( 77.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "5.844 ns" { d[3] cfq:inst1|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.844 ns" { d[3] d[3]~out0 cfq:inst1|q } { 0.000ns 0.000ns 4.534ns } { 0.000ns 1.087ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.933 ns - Shortest register " "Info: - Shortest clock path from clock \"cp\" to destination register is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cp 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { cp } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 64 72 88 232 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.542 ns) 2.933 ns cfq:inst1\|q 2 REG LC_X19_Y1_N2 2 " "Info: 2: + IC(1.666 ns) + CELL(0.542 ns) = 2.933 ns; Loc. = LC_X19_Y1_N2; Fanout = 2; REG Node = 'cfq:inst1\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.208 ns" { cp cfq:inst1|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.20 % ) " "Info: Total cell delay = 1.267 ns ( 43.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 56.80 % ) " "Info: Total interconnect delay = 1.666 ns ( 56.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.933 ns" { cp cfq:inst1|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.933 ns" { cp cp~out0 cfq:inst1|q } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "5.844 ns" { d[3] cfq:inst1|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.844 ns" { d[3] d[3]~out0 cfq:inst1|q } { 0.000ns 0.000ns 4.534ns } { 0.000ns 1.087ns 0.223ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.933 ns" { cp cfq:inst1|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.933 ns" { cp cp~out0 cfq:inst1|q } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp nq\[1\] cfq:inst3\|q 6.954 ns register " "Info: tco from clock \"cp\" to destination pin \"nq\[1\]\" through register \"cfq:inst3\|q\" is 6.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 2.933 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to source register is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cp 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { cp } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 64 72 88 232 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.542 ns) 2.933 ns cfq:inst3\|q 2 REG LC_X25_Y1_N2 2 " "Info: 2: + IC(1.666 ns) + CELL(0.542 ns) = 2.933 ns; Loc. = LC_X25_Y1_N2; Fanout = 2; REG Node = 'cfq:inst3\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.208 ns" { cp cfq:inst3|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 43.20 % ) " "Info: Total cell delay = 1.267 ns ( 43.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 56.80 % ) " "Info: Total interconnect delay = 1.666 ns ( 56.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.933 ns" { cp cfq:inst3|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.933 ns" { cp cp~out0 cfq:inst3|q } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.865 ns + Longest register pin " "Info: + Longest register to pin delay is 3.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cfq:inst3\|q 1 REG LC_X25_Y1_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y1_N2; Fanout = 2; REG Node = 'cfq:inst3\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { cfq:inst3|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(2.687 ns) 3.865 ns nq\[1\] 2 PIN PIN_Y13 0 " "Info: 2: + IC(1.178 ns) + CELL(2.687 ns) = 3.865 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'nq\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "3.865 ns" { cfq:inst3|q nq[1] } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 288 568 744 304 "nq\[4..1\]" "" } { 48 328 365 64 "nq\[4..4\]" "" } { 168 328 365 184 "nq\[3..3\]" "" } { 280 328 375 296 "nq\[2..2\]" "" } { 400 328 375 416 "nq\[1..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.687 ns ( 69.52 % ) " "Info: Total cell delay = 2.687 ns ( 69.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns ( 30.48 % ) " "Info: Total interconnect delay = 1.178 ns ( 30.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "3.865 ns" { cfq:inst3|q nq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.865 ns" { cfq:inst3|q nq[1] } { 0.000ns 1.178ns } { 0.000ns 2.687ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.933 ns" { cp cfq:inst3|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.933 ns" { cp cp~out0 cfq:inst3|q } { 0.000ns 0.000ns 1.666ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "3.865 ns" { cfq:inst3|q nq[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.865 ns" { cfq:inst3|q nq[1] } { 0.000ns 1.178ns } { 0.000ns 2.687ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "cfq:inst\|q d\[4\] cp -1.773 ns register " "Info: th for register \"cfq:inst\|q\" (data pin = \"d\[4\]\", clock pin = \"cp\") is -1.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 2.770 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to destination register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns cp 1 CLK PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { cp } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 64 72 88 232 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.542 ns) 2.770 ns cfq:inst\|q 2 REG LC_X52_Y21_N4 2 " "Info: 2: + IC(1.503 ns) + CELL(0.542 ns) = 2.770 ns; Loc. = LC_X52_Y21_N4; Fanout = 2; REG Node = 'cfq:inst\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.045 ns" { cp cfq:inst|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.74 % ) " "Info: Total cell delay = 1.267 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 54.26 % ) " "Info: Total interconnect delay = 1.503 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.770 ns" { cp cfq:inst|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.770 ns" { cp cp~out0 cfq:inst|q } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns d\[4\] 1 PIN PIN_H1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "" { d[4] } "NODE_NAME" } "" } } { "jcq.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/jcq/jcq.bdf" { { 312 -72 96 328 "d\[4..1\]" "" } { 48 224 255 64 "d\[4..4\]" "" } { 168 224 255 184 "d\[3..3\]" "" } { 280 224 255 296 "d\[2..2\]" "" } { 400 216 247 416 "d\[1..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.186 ns) + CELL(0.223 ns) 4.643 ns cfq:inst\|q 2 REG LC_X52_Y21_N4 2 " "Info: 2: + IC(3.186 ns) + CELL(0.223 ns) = 4.643 ns; Loc. = LC_X52_Y21_N4; Fanout = 2; REG Node = 'cfq:inst\|q'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "3.409 ns" { d[4] cfq:inst|q } "NODE_NAME" } "" } } { "cfq.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/jcq/cfq.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 31.38 % ) " "Info: Total cell delay = 1.457 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.186 ns ( 68.62 % ) " "Info: Total interconnect delay = 3.186 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "4.643 ns" { d[4] cfq:inst|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.643 ns" { d[4] d[4]~out0 cfq:inst|q } { 0.000ns 0.000ns 3.186ns } { 0.000ns 1.234ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "2.770 ns" { cp cfq:inst|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.770 ns" { cp cp~out0 cfq:inst|q } { 0.000ns 0.000ns 1.503ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jcq" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/jcq/db/jcq.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/jcq/" "" "4.643 ns" { d[4] cfq:inst|q } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.643 ns" { d[4] d[4]~out0 cfq:inst|q } { 0.000ns 0.000ns 3.186ns } { 0.000ns 1.234ns 0.223ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 19:35:25 2019 " "Info: Processing ended: Wed May 15 19:35:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
