--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cpme48.twx cpme48.ncd -o cpme48.twr cpme48.pcf -ucf
cpme48.ucf

Design file:              cpme48.ncd
Physical constraint file: cpme48.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DBUS<0>     |   -2.832(R)|    5.693(R)|rst_IBUF          |   0.000|
DBUS<1>     |   -3.120(R)|    5.939(R)|rst_IBUF          |   0.000|
DBUS<2>     |   -2.363(R)|    5.932(R)|rst_IBUF          |   0.000|
DBUS<3>     |   -2.466(R)|    5.678(R)|rst_IBUF          |   0.000|
DBUS<4>     |   -1.777(R)|    5.440(R)|rst_IBUF          |   0.000|
DBUS<5>     |   -2.127(R)|    5.707(R)|rst_IBUF          |   0.000|
DBUS<6>     |   -2.186(R)|    5.807(R)|rst_IBUF          |   0.000|
DBUS<7>     |   -2.785(R)|    5.666(R)|rst_IBUF          |   0.000|
DBUS<8>     |    0.167(R)|    4.831(R)|rst_IBUF          |   0.000|
DBUS<9>     |    0.162(R)|    4.837(R)|rst_IBUF          |   0.000|
DBUS<10>    |    0.162(R)|    4.837(R)|rst_IBUF          |   0.000|
DBUS<11>    |    0.155(R)|    4.845(R)|rst_IBUF          |   0.000|
DBUS<12>    |    0.154(R)|    4.846(R)|rst_IBUF          |   0.000|
DBUS<13>    |    0.154(R)|    4.846(R)|rst_IBUF          |   0.000|
DBUS<14>    |    0.156(R)|    4.844(R)|rst_IBUF          |   0.000|
DBUS<15>    |    0.156(R)|    4.844(R)|rst_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IOout<0>    |   12.161(R)|clk_BUFGP         |   0.000|
IOout<1>    |   12.493(R)|clk_BUFGP         |   0.000|
IOout<2>    |   12.751(R)|clk_BUFGP         |   0.000|
IOout<3>    |   11.905(R)|clk_BUFGP         |   0.000|
IOout<4>    |   13.057(R)|clk_BUFGP         |   0.000|
IOout<5>    |   12.463(R)|clk_BUFGP         |   0.000|
IOout<6>    |   12.437(R)|clk_BUFGP         |   0.000|
IOout<7>    |   12.203(R)|clk_BUFGP         |   0.000|
bst<0>      |    9.192(R)|clk_BUFGP         |   0.000|
bst<1>      |    9.815(R)|clk_BUFGP         |   0.000|
bst<2>      |    9.428(R)|clk_BUFGP         |   0.000|
bst<3>      |    9.035(R)|clk_BUFGP         |   0.000|
nPRD        |   11.603(R)|clk_BUFGP         |   0.000|
nPREQ       |   11.365(R)|clk_BUFGP         |   0.000|
nPWR        |   13.863(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+-------------------------------+--------+
            | clk (edge) |                               | Clock  |
Destination |   to PAD   |Internal Clock(s)              | Phase  |
------------+------------+-------------------------------+--------+
ABUS<0>     |   12.979(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<1>     |   12.986(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<2>     |   12.986(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<3>     |   12.835(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<4>     |   12.835(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<5>     |   12.809(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<6>     |   12.809(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<7>     |   12.751(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<8>     |   12.751(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<9>     |   13.072(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<10>    |   13.085(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<11>    |   13.085(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<12>    |   12.945(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<13>    |   12.730(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<14>    |   12.744(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<15>    |   12.744(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<0>  |   12.942(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<1>  |   12.942(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<2>  |   12.949(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<3>  |   13.127(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<4>  |   13.127(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<5>  |   13.106(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<6>  |   13.106(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<7>  |   13.381(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<8>  |   11.813(R)|rst_IBUF                       |   0.000|
ABUSout<9>  |   11.809(R)|rst_IBUF                       |   0.000|
ABUSout<10> |   11.809(R)|rst_IBUF                       |   0.000|
ABUSout<11> |   11.803(R)|rst_IBUF                       |   0.000|
ABUSout<12> |   11.803(R)|rst_IBUF                       |   0.000|
ABUSout<13> |   11.802(R)|rst_IBUF                       |   0.000|
ABUSout<14> |   11.802(R)|rst_IBUF                       |   0.000|
ABUSout<15> |   11.821(R)|rst_IBUF                       |   0.000|
DBUS<0>     |   14.676(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<1>     |   14.482(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<2>     |   14.482(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<3>     |   15.292(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<4>     |   15.292(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<5>     |   14.611(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<6>     |   14.611(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<7>     |   14.616(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
IOAD<0>     |   13.002(R)|rst_IBUF                       |   0.000|
IOAD<1>     |   13.323(R)|rst_IBUF                       |   0.000|
IOAD<2>     |   14.170(R)|rst_IBUF                       |   0.000|
IOout<0>    |   16.031(R)|rst_IBUF                       |   0.000|
IOout<1>    |   15.075(R)|rst_IBUF                       |   0.000|
IOout<2>    |   15.380(R)|rst_IBUF                       |   0.000|
IOout<3>    |   14.247(R)|rst_IBUF                       |   0.000|
IOout<4>    |   15.696(R)|rst_IBUF                       |   0.000|
IOout<5>    |   15.027(R)|rst_IBUF                       |   0.000|
IOout<6>    |   15.630(R)|rst_IBUF                       |   0.000|
IOout<7>    |   15.477(R)|rst_IBUF                       |   0.000|
nBHE        |   13.725(R)|rst_IBUF                       |   0.000|
nBLE        |   13.896(R)|rst_IBUF                       |   0.000|
nMREQ       |   14.562(R)|rst_IBUF                       |   0.000|
nMREQout    |   15.410(R)|rst_IBUF                       |   0.000|
nRD         |   14.430(R)|rst_IBUF                       |   0.000|
nRDout      |   15.188(R)|rst_IBUF                       |   0.000|
nWR         |   14.828(R)|rst_IBUF                       |   0.000|
nWRout      |   13.497(R)|rst_IBUF                       |   0.000|
------------+------------+-------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.541|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.469|         |   11.994|         |
rst            |    3.390|    3.390|    7.283|    5.932|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |IOout<0>       |   12.931|
rst            |IOout<1>       |   13.263|
rst            |IOout<2>       |   13.521|
rst            |IOout<3>       |   12.675|
rst            |IOout<4>       |   13.827|
rst            |IOout<5>       |   13.233|
rst            |IOout<6>       |   13.207|
rst            |IOout<7>       |   12.973|
rst            |nPRD           |   11.886|
rst            |nPREQ          |   11.686|
rst            |nPWR           |   14.633|
---------------+---------------+---------+


Analysis completed Mon Jul 21 16:27:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 106 MB



