
---------- Begin Simulation Statistics ----------
final_tick                               197122107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689212                       # Number of bytes of host memory used
host_op_rate                                   388460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   474.12                       # Real time elapsed on the host
host_tick_rate                              415768422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197122                       # Number of seconds simulated
sim_ticks                                197122107500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955810                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560995                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565664                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562127                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570370                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2729                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.942442                       # CPI: cycles per instruction
system.cpu.discardedOps                          4294                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895214                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086462                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169176                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       177650307                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.253650                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        394244215                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       216593908                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       650034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1308318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       658129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1316578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            127                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                325                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       649789                       # Transaction distribution
system.membus.trans_dist::CleanEvict              239                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657965                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           325                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1966608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1966608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658290                       # Request fanout histogram
system.membus.respLayer1.occupancy        21961896500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22101740500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1307530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1974134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1975027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673725952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674019840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          650155                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332691968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1308604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1308420     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    184      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1308604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5922257000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5594107994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2711999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   50                       # number of demand (read+write) hits
system.l2.demand_hits::total                      152                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data                  50                       # number of overall hits
system.l2.overall_hits::total                     152                       # number of overall hits
system.l2.demand_misses::.cpu.inst                217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658080                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658297                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               217                       # number of overall misses
system.l2.overall_misses::.cpu.data            658080                       # number of overall misses
system.l2.overall_misses::total                658297                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  91310171500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91339443000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29271500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  91310171500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91339443000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           658130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               658449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          658130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              658449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.680251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.680251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 134891.705069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138752.388008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 138751.115378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 134891.705069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138752.388008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 138751.115378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              649789                       # number of writebacks
system.l2.writebacks::total                    649789                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  84728798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84755793500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  84728798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84755793500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 124976.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 128752.691187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128751.452247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 124976.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 128752.691187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 128751.452247                       # average overall mshr miss latency
system.l2.replacements                         650155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657741                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657741                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          228                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              228                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          228                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          228                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  91292951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91292951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        657972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            657972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138750.466970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138750.466970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  84713301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84713301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 128750.466970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128750.466970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.680251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 134891.705069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 134891.705069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.677116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 124976.851852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 124976.851852                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17220500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17220500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.727848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.727848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 149743.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 149743.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.689873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.689873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 142178.899083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 142178.899083                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8035.700963                       # Cycle average of tags in use
system.l2.tags.total_refs                     1316514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658347                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.665392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.311765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8030.723807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21722683                       # Number of tag accesses
system.l2.tags.data_accesses                 21722683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336933888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337044480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332691968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332691968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          658074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       649789                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             649789                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            561033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1709264842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1709825875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       561033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           561033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1687745592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1687745592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1687745592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           561033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1709264842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3397571467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5198312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191746750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6498518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4983441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649789                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            325008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 261453268000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26331600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            360196768000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49646.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68396.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4818016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4765340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 214900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 214921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 214935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 214938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 214957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 214961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 214989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 217595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 217605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 217611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 217255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 217242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 217217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 215068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 215036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 214994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       881251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    759.980419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   681.717704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.256462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27534      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2211      0.25%      3.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2551      0.29%      3.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28895      3.28%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       361790     41.05%     48.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          624      0.07%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.00%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20447      2.32%     50.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       437187     49.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       881251                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       215101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.482973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.150385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.666360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       215099    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.166736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.142517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.179716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               73      0.03%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.02%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      0.01%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.00%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.01%      0.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.00%      0.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.02%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.02%      0.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           210191     97.72%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4630      2.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337044480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332690496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337044480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332691968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1709.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1687.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1709.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1687.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197121996000                       # Total gap between requests
system.mem_ctrls.avgGap                     150695.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336933888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332690496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 561032.962779174792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1709264842.351586580276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1687738124.451616764069                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5198312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    110280000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 360086488000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4902720364250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     63819.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68397.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    943137.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3145548420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1671898635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18798077760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13564608480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15560226240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48571286880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34792752960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136104399375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.457306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88573188250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6582160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 101966759250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3146598000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1672448910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18803447040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13570460100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15560226240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48613582590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34757135520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       136123898400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        690.556225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88482105250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6582160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 102057842250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31712131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31712131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31712131                       # number of overall hits
system.cpu.icache.overall_hits::total        31712131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          319                       # number of overall misses
system.cpu.icache.overall_misses::total           319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31887500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31887500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31887500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31887500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31712450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31712450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31712450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31712450                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99960.815047                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99960.815047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99960.815047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99960.815047                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.icache.writebacks::total               255                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31568500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31568500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31568500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31568500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98960.815047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98960.815047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98960.815047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98960.815047                       # average overall mshr miss latency
system.cpu.icache.replacements                    255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31712131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31712131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31712450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31712450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99960.815047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99960.815047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31568500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31568500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98960.815047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98960.815047                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.997127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31712450                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99412.068966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.997127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63425219                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63425219                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85064890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85064890                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85064949                       # number of overall hits
system.cpu.dcache.overall_hits::total        85064949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1315717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1315717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1315729                       # number of overall misses
system.cpu.dcache.overall_misses::total       1315729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 190772960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 190772960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 190772960000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 190772960000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380678                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380678                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015232                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015232                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 144995.435949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 144995.435949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 144994.113529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 144994.113529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657741                       # number of writebacks
system.cpu.dcache.writebacks::total            657741                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       658125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       658125                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       658130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       658130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  92297517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92297517500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  92298460500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92298460500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007619                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 140243.141500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 140243.141500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 140243.508881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 140243.508881                       # average overall mshr miss latency
system.cpu.dcache.replacements                 657874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 115236.686391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 115236.686391                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114222.222222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83021032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83021032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1315548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1315548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 190753485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 190753485000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 144999.258864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 144999.258864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       657972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       657972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  92280041500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  92280041500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 140249.192215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 140249.192215                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            59                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.169014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.169014                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       943000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       943000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.070423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.070423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       188600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       188600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.725211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85723147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            658130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.252605                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            273500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.725211                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346181114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346181114                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 197122107500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
