static void nv10_gr_create_pipe ( struct nv10_gr_chan * chan ) { struct nv10_gr * gr = chan -> gr ; struct nvkm_subdev * subdev = & gr -> base . engine . subdev ; struct pipe_state * pipe_state = & chan -> pipe_state ; u32 * pipe_state_addr ; int i ; { pipe_state_addr = pipe_state -> pipe_ # # addr ; } 0 ; { u32 * __end_addr = pipe_state -> pipe_ # # addr + ARRAY_SIZE ( pipe_state -> pipe_ # # addr ) ; if ( pipe_state_addr != __end_addr ) { nvkm_error ( subdev , "incomplete pipe init for 0x%x :  %p/%p\n" , addr , pipe_state_addr , __end_addr ) ; } } while ( 0 ) { PIPE_INIT ( 0x0200 ) ; } for ( i = 0 ; i < 48 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x0200 ) ; PIPE_INIT ( 0x6400 ) ; for ( i = 0 ; i < 211 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x40000000 ) ; NV_WRITE_PIPE_INIT ( 0x40000000 ) ; NV_WRITE_PIPE_INIT ( 0x40000000 ) ; NV_WRITE_PIPE_INIT ( 0x40000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x3f000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; PIPE_INIT_END ( 0x6400 ) ; PIPE_INIT ( 0x6800 ) ; for ( i = 0 ; i < 162 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } NV_WRITE_PIPE_INIT ( 0x3f800000 ) ; for ( i = 0 ; i < 25 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x6800 ) ; PIPE_INIT ( 0x6c00 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0xbf800000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; PIPE_INIT_END ( 0x6c00 ) ; PIPE_INIT ( 0x7000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x00000000 ) ; NV_WRITE_PIPE_INIT ( 0x7149f2ca ) ; for ( i = 0 ; i < 35 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x7000 ) ; PIPE_INIT ( 0x7400 ) ; for ( i = 0 ; i < 48 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x7400 ) ; PIPE_INIT ( 0x7800 ) ; for ( i = 0 ; i < 48 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x7800 ) ; PIPE_INIT ( 0x4400 ) ; for ( i = 0 ; i < 32 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x4400 ) ; PIPE_INIT ( 0x0000 ) ; for ( i = 0 ; i < 16 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x0000 ) ; PIPE_INIT ( 0x0040 ) ; for ( i = 0 ; i < 4 ; i ++ ) { NV_WRITE_PIPE_INIT ( 0x00000000 ) ; } PIPE_INIT_END ( 0x0040 ) ; } 