project -load "C:/Users/cheec/Desktop/Master/Creative-Eval-Board/IGL2_MiV_FreeRTOS_Demo/FPGA Design/IGL2_MiV_FreeRTOS_Demo_Custom_Core/synthesis/Top_Level_syn.prj"
project -run
project -save
