#include "modelKernels.h"
L1_CL_MEM AT_L1_POINTER model_L1_Memory;
L2_MEM AT_L2_POINTER model_L2_Memory;
L2_MEM AT_L2_POINTER model_L2_Memory_Dyn;
AT_HYPERRAM_POINTER model_L3_Memory;
static AT_HYPERRAM_T HyperRam;
static AT_HYPERFLASH_FS_T HyperFlash;
void S3_Conv2d_16x12x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 114496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	custom_0_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 16, Tiled: 1][Tile0 Dim: 22][D0 Dim: Init: 12, Tiled: 2]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 44 logical tiles, 44 physical tiles
			Total Size: 245760 [D0, [1 x 163840, 81920]][Tile0, 22:[160x7, 20:160x8, 160x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[160x7, 160x3], 1][D0, [1 x 163840, 81920]]
		Tile0: [0, 8960, 1120], Tile1: [163840, 4480, 1120], Tile2; [800, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1728 [D1, [0 x 1728, 1728]][D0, [1 x 1152, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1728, 1728]][D0, [1 x 1152, 576]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 327680 [D1, [0 x 327680, 327680]][Tile0, 22:[160x6, 20:160x6, 160x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 327680, 327680]][Tile0, 22:[160x6, 20:160x6, 160x2], 1]
		Tile0: [0, 15360, 960], Tile1: [960, 15360, 960], Tile2; [1920, 15360, 960]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 1310720 [D1, [0 x 1310720, 1310720]][Tile0, 22:[160x6, 20:160x6, 160x2], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1310720, 1310720]][Tile0, 22:[160x6, 20:160x6, 160x2], 4]
		Tile0: [0, 61440, 3840], Tile1: [0, 61440, 3840], Tile2; [0, 61440, 3840]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 22:[13x1, 20:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[13x1, 20:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 22:[13x1, 20:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[13x1, 20:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+53024);
	KerArg0->W = (unsigned short int) (160);
	KerArg0->Feat = (unsigned short int) (16);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (160);
	KerArg1->UsedW = (unsigned short int) (160);
	KerArg1->OutFeatures = (unsigned short int) (16);
	KerArg1->TotalInFeatures = (unsigned short int) (12);
	KerArg1->Filter = (signed char * __restrict__) (model_L1_Memory+20576);
	KerArg1->Out = (int * __restrict__) (model_L1_Memory+53024);
	KerArg2->In = (int *__restrict__) (model_L1_Memory+53024);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->W = (unsigned short int) (160);
	KerArg2->Scale = (unsigned char *__restrict__) (model_L1_Memory+20544);
	KerArg2->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20560);
	KerArg2->Infos = (signed char *__restrict__) (model_L1_Memory+114464);
	KerArg3->W = (unsigned short int) (16);
	KerArg3->H = (unsigned short int) (160);
	KerArg3->Infos = (signed char * __restrict__) (model_L1_Memory+114480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 8960, 20480, 1120, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20544), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20560), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20576), 1728, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=15360; _LC_Out=960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114464), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114480), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<22; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==21), T0Ind_NextLast = ((T0Ind+1)==21);
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->H = (unsigned short int) (T0Ind_Last?2:6);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+114464))[8]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
				/*================================= Prepare Tiles ===================================*/
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (163840); _LN_In = ((T0Ind_Last)?480:(1280-160*(T0Ind==0))); _SN_In = (((1)?4:8)*_LN_In); 
				} else if (!(T0Ind_Last)) {
					_N_In = _N_In + (960-(160*(T0Ind==0)))+(-163840); _LN_In = ((T0Ind_NextLast)?480:1280); _SN_In = (8*_LN_In); 
				} else if (!(1)) {
					_N_In = _N_In + (-20000)+(-163840); _LN_In = (1120); _SN_In = (8*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
							_SN_In, 20480, _LN_In, 0, DmaR_Evt1);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (((T0Ind_Last)?3:8)-1*(T0Ind==0));
				KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?3:8)-1*(T0Ind==0));
				KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?4:8);
				KerArg1->Filter = (signed char * __restrict__) (model_L1_Memory+20576+((D0Ind)*72));
				KerArg1->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride1_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride1_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg2->Out = (void *__restrict__) (model_L1_Memory+22304+15360*((T0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?2:6);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_SQ8, KerArg2);
			KerArg3->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+22304+15360*((T0Ind_Total)%2));
			KerArg3->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+22304+15360*((T0Ind_Total)%2));
			KerArg3->Feat = (unsigned short int) (T0Ind_Last?2:6);
			AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg3);
			__CALL(custom_0, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+22304+15360*((T0Ind_Total)%2)),
					_SC_Out, 20480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (960); _LC_Out = ((T0Ind_NextLast)?320:960); _SC_Out = (16*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S6_Conv2d_16x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 110352 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_1_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 16, Tiled: 2][Tile0 Dim: 6]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 81920 [D0, [1 x 40960, 40960]][Tile0, 6:[80x12, 4:80x12, 80x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40960, 40960]][Tile0, 6:[80x12, 4:80x12, 80x4], 1]
		Tile0: [0, 7680, 960], Tile1: [960, 7680, 960], Tile2; [1920, 7680, 960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 32, 32]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [1 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 72, 72]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 327680 [D0, [1 x 163840, 163840]][Tile0, 6:[160x24, 4:160x25, 160x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 163840, 163840]][Tile0, 6:[160x24, 4:160x25, 160x9], 1]
		Tile0: [0, 30720, 3840], Tile1: [3680, 32000, 4000], Tile2; [7520, 32000, 4000]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [1 x 163840, 163840]][Tile0, 6:[80x12, 4:80x12, 80x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 163840, 163840]][Tile0, 6:[80x12, 4:80x12, 80x4], 4]
		Tile0: [0, 30720, 3840], Tile1: [0, 30720, 3840], Tile2; [0, 30720, 3840]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 6:[13x1, 4:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[13x1, 4:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 6:[16x1, 4:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[16x1, 4:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (160);
	KerArg0->UsedW = (unsigned short int) (160);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (16);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+79600);
	KerArg1->In = (int *__restrict__) (model_L1_Memory+79600);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+110320);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (80);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+110336);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=7680; _LC_Out=960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64000), 64, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64064), 16, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64080), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64096), 144, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 30720, 20480, 3840, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110320), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110336), 16, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (3840-(160*(T0Ind==0))); _LN_In = ((T0Ind_NextLast)?1440:4000); _SN_In = (8*_LN_In); 
			} else if (!(D0Ind_Last)) {
				_N_In = _N_In + (163840)+(-19040); _LN_In = (3840); _SN_In = (8*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+32000*((T0Ind_Total+1)%2)),
						_SN_In, 20480, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+32000*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?9:25)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?9:25)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+64096+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+64000+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+110320))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+64240+7680*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?4:12);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+64064+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+64080+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_91_in_0 = (signed char *__restrict__ ) (model_L1_Memory+64240+7680*((T0Ind_Total)%2));
			KerArg2->expr_91_out_0 = (signed char *__restrict__ ) (model_L1_Memory+64240+7680*((T0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) (T0Ind_Last?4:12);
			AT_FORK(gap_ncore(), (void *) custom_1, (void *) KerArg2);
			__CALL(custom_1, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64240+7680*((T0Ind_Total)%2)),
					_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (960); _LC_Out = ((T0Ind_NextLast)?320:960); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (40960)+(-4800); _LC_Out = (960); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S9_Conv2d_32x16x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115424 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_1_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [Tile0, 5:[16x1024, 3:16x1024, 16x1024], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[16x1024, 3:16x1024, 16x1024], 1]
		Tile0: [0, 16384, 1024], Tile1: [1024, 16384, 1024], Tile2; [2048, 16384, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 5:[32x16, 3:32x16, 32x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[32x16, 3:32x16, 32x16], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 5:[16x1024, 3:16x1024, 16x1024], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[16x1024, 3:16x1024, 16x1024], 1]
		Tile0: [0, 16384, 1024], Tile1: [0, 16384, 1024], Tile2; [0, 16384, 1024]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 5:[32x1, 3:32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[32x1, 3:32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 163840 [Tile0, 5:[32x1024, 3:32x1024, 32x1024], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[32x1024, 3:32x1024, 32x1024], 1]
		Tile0: [0, 32768, 1024], Tile1: [1024, 32768, 1024], Tile2; [2048, 32768, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 5:[32x1, 3:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[32x1, 3:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 5:[32x1, 3:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[32x1, 3:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 5:[1x1, 3:1x1, 1x1], 16]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[1x1, 3:1x1, 1x1], 16]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+33280);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (1024);
	KerArg0->H = (unsigned short int) (16);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (16);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+33280);
	KerArg1->W_In2 = (unsigned short int) (1024);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+49664);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115328);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115360);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115392);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->H = (unsigned short int) (1024);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115408);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 16384, 5120, 1024, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+49664), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=32768; _LC_Out=1024;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115328), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115360), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115392), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115408), 16, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (1024); _LN_In2 = (1024); _SN_In2 = (16*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+16384*((T0Ind_Total+1)%2)),
					_SN_In2, 5120, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+512+16384*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+49792+32768*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115392))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_91_in_0 = (signed char *__restrict__ ) (model_L1_Memory+49792+32768*((T0Ind_Total)%2));
		KerArg2->expr_91_out_0 = (signed char *__restrict__ ) (model_L1_Memory+49792+32768*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) custom_1, (void *) KerArg2);
		__CALL(custom_1, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+49792+32768*((T0Ind_Total)%2)),
				_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (1024); _LC_Out = (1024); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S12_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_1_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 8]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 22784, 712], Tile2; [1424, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 8:[32x32, 6:32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x32, 6:32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 8:[32x1, 6:32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 22784, 712], Tile2; [1424, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 8:[1x1, 6:1x1, 1x1], 16]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x1, 6:1x1, 1x1], 16]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 5120, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 16, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((T0Ind_NextLast)?136:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 5120, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?136:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?136:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_91_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_91_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?136:712);
		AT_FORK(gap_ncore(), (void *) custom_1, (void *) KerArg2);
		__CALL(custom_1, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((T0Ind_NextLast)?136:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S14_Op_Conv_9_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 81920, Tiled: 3]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28924, 24072]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28924, 24072]]
		Tile0: [0, 28924, 28924], Tile1: [28924, 28924, 28924], Tile2; [57848, 24072, 24072]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28924, 24072]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28924, 24072]]
		Tile0: [0, 28924, 28924], Tile1: [28924, 28924, 28924], Tile2; [57848, 24072, 24072]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28924, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28924;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (28924); _SN_In = ((D0Ind_NextLast)?24072:28924); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28924*((D0Ind_Total+1)%2)),
					_SN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_D0 =========================*/
		KerArg0->In = (void *__restrict__) (model_L1_Memory+0+28924*((D0Ind_Total)%2));
		KerArg0->Out = (void *__restrict__) (model_L1_Memory+57848+28924*((D0Ind_Total)%2));
		KerArg0->N = (unsigned int) ((D0Ind_Last)?24072:28924);
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57848+28924*((D0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (28924); _SC_Out = ((D0Ind_NextLast)?24072:28924); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S17_Conv2d_16x16x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115584 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [1440, 23040, 1440], Tile2; [2880, 23040, 1440]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 4:[16x16, 2:16x16, 16x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x16, 2:16x16, 16x16], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [0, 23040, 1440], Tile2; [0, 23040, 1440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 4:[16x1, 2:16x1, 16x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 4]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [1440, 23040, 1440], Tile2; [2880, 23040, 1440]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46336);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (16);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (16);
	KerArg1->H_In1 = (unsigned short int) (16);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46336);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115520);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115536);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115552);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115568);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 23040, 5120, 1440, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=23040; _LC_Out=1440;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115520), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115536), 16, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115552), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115568), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (1440); _LN_In2 = ((T0Ind_NextLast)?800:1440); _SN_In2 = (16*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+23040*((T0Ind_Total+1)%2)),
					_SN_In2, 5120, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+256+23040*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?800:1440);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?800:1440);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69440+23040*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115552))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69440+23040*((T0Ind_Total)%2));
		KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69440+23040*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?800:1440);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
		__CALL(custom_2, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69440+23040*((T0Ind_Total)%2)),
				_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (1440); _LC_Out = ((T0Ind_NextLast)?800:1440); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S20_Conv2d_16x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115472 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_1_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 16, Tiled: 2][Tile0 Dim: 3]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 81920 [D0, [1 x 40960, 40960]][Tile0, 3:[80x23, 1:80x24, 80x21], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40960, 40960]][Tile0, 3:[80x23, 1:80x24, 80x21], 1]
		Tile0: [0, 14720, 1840], Tile1: [1680, 15360, 1920], Tile2; [3440, 13440, 1680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 32, 32]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [1 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 8, 8]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [1 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 72, 72]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 81920 [D0, [1 x 40960, 40960]][Tile0, 3:[80x22, 1:80x22, 80x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40960, 40960]][Tile0, 3:[80x22, 1:80x22, 80x20], 1]
		Tile0: [0, 14080, 1760], Tile1: [1760, 14080, 1760], Tile2; [3520, 12800, 1600]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [1 x 163840, 163840]][Tile0, 3:[80x22, 1:80x22, 80x20], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 163840, 163840]][Tile0, 3:[80x22, 1:80x22, 80x20], 4]
		Tile0: [0, 56320, 7040], Tile1: [0, 56320, 7040], Tile2; [0, 56320, 7040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 3:[16x1, 1:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[16x1, 1:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (16);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+59120);
	KerArg1->In = (int *__restrict__) (model_L1_Memory+59120);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115440);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (80);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 14720, 5120, 1840, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+30720), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+30784), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+30800), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+30816), 144, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=14080; _LC_Out=1760;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115440), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115456), 16, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (1760-(80*(T0Ind==0))); _LN_In = ((T0Ind_NextLast)?1680:1920); _SN_In = (8*_LN_In); 
			} else if (!(D0Ind_Last)) {
				_N_In = _N_In + (40960)+(-3440); _LN_In = (1840); _SN_In = (8*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+15360*((T0Ind_Total+1)%2)),
						_SN_In, 5120, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+15360*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?21:24)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?21:24)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+30816+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+30720+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+115440))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+30960+14080*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?20:22);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+30784+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+30800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_91_in_0 = (signed char *__restrict__ ) (model_L1_Memory+30960+14080*((T0Ind_Total)%2));
			KerArg2->expr_91_out_0 = (signed char *__restrict__ ) (model_L1_Memory+30960+14080*((T0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) (T0Ind_Last?20:22);
			AT_FORK(gap_ncore(), (void *) custom_1, (void *) KerArg2);
			__CALL(custom_1, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+30960+14080*((T0Ind_Total)%2)),
					_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (1760); _LC_Out = ((T0Ind_NextLast)?1600:1760); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (40960)+(-3520); _LC_Out = (1760); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S23_Conv2d_16x16x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115568 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [1440, 23040, 1440], Tile2; [2880, 23040, 1440]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 4:[16x16, 2:16x16, 16x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x16, 2:16x16, 16x16], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [0, 23040, 1440], Tile2; [0, 23040, 1440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 4:[16x1, 2:16x1, 16x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 4]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1440, 2:16x1440, 16x800], 1]
		Tile0: [0, 23040, 1440], Tile1: [1440, 23040, 1440], Tile2; [2880, 23040, 1440]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[16x1, 2:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46336);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (16);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (16);
	KerArg1->H_In1 = (unsigned short int) (16);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46336);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115520);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115536);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115552);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 23040, 5120, 1440, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=23040; _LC_Out=1440;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115520), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115536), 16, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115552), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (1440); _LN_In2 = ((T0Ind_NextLast)?800:1440); _SN_In2 = (16*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+23040*((T0Ind_Total+1)%2)),
					_SN_In2, 5120, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+256+23040*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?800:1440);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?800:1440);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69440+23040*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115552))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69440+23040*((T0Ind_Total)%2)),
				_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (1440); _LC_Out = ((T0Ind_NextLast)?800:1440); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S24_Op_expr_0(
		signed char * __restrict__ expr_0_in_0,
		signed char * __restrict__ expr_0_in_1,
		signed char * __restrict__ expr_0_out_0)

{
	/* Shared L1: 115680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s24_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_0_out_0;
	unsigned int _SP_expr_0_out_0, _SC_expr_0_out_0;
	unsigned int _N_expr_0_in_0;
	unsigned int _SN_expr_0_in_0;
	unsigned int _N_expr_0_in_1;
	unsigned int _SN_expr_0_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 81920, Tiled: 5][Tile0 Dim: 1]
	Ker Arg: expr_0_out_0, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [D0, [4 x 19280, 4800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 19280, 4800]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 19280, 19280]
	Ker Arg: expr_0_in_0, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [D0, [4 x 19280, 4800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 19280, 4800]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 19280, 19280]
	Ker Arg: expr_0_in_1, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [D0, [4 x 19280, 4800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [4 x 19280, 4800]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 19280, 19280]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_0_out_0=0; _SC_expr_0_out_0=19280;
	_SP_expr_0_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+0), 19280, 0, DmaR_Evt1);
	_N_expr_0_in_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+0), 19280, 0, DmaR_Evt2);
	_N_expr_0_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<5; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==4), D0Ind_NextLast = ((D0Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_expr_0_in_0 = 0;
		if (!(D0Ind_Last)) {
			_N_expr_0_in_0 = _N_expr_0_in_0 + (19280); _SN_expr_0_in_0 = ((D0Ind_NextLast)?4800:19280); 
		}
		_SN_expr_0_in_1 = 0;
		if (!(D0Ind_Last)) {
			_N_expr_0_in_1 = _N_expr_0_in_1 + (19280); _SN_expr_0_in_1 = ((D0Ind_NextLast)?4800:19280); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_0_in_0 */
		if (_SN_expr_0_in_0) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_0+_N_expr_0_in_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+19280*((D0Ind_Total+1)%2)),
					_SN_expr_0_in_0, 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_0_in_1 */
		if (_SN_expr_0_in_1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_1+_N_expr_0_in_1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+19280*((D0Ind_Total+1)%2)),
					_SN_expr_0_in_1, 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		KerArg0->I0 = (unsigned int) ((D0Ind_Last)?4800:19280);
		KerArg0->expr_0_in_0 = (signed char *__restrict__ ) (model_L1_Memory+38560+19280*((D0Ind_Total)%2));
		KerArg0->expr_0_in_1 = (signed char *__restrict__ ) (model_L1_Memory+77120+19280*((D0Ind_Total)%2));
		KerArg0->expr_0_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0+19280*((D0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) s24_kernel, (void *) KerArg0);
		__CALL(s24_kernel, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_expr_0_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_0_out_0 */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_out_0+_C_expr_0_out_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+19280*((D0Ind_Total)%2)),
				_SC_expr_0_out_0, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_expr_0_out_0 = _SC_expr_0_out_0;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_expr_0_out_0 = 0;
		if (!(D0Ind_Last)) {
			_C_expr_0_out_0 = _C_expr_0_out_0 + (19280); _SC_expr_0_out_0 = ((D0Ind_NextLast)?4800:19280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_0_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S28_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_0_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 8]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 22784, 712], Tile2; [1424, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 8:[32x32, 6:32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x32, 6:32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 8:[32x1, 6:32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 163840 [Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x712, 6:32x712, 32x136], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 22784, 712], Tile2; [1424, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[32x1, 6:32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[1x1, 6:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 5120, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((T0Ind_NextLast)?136:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 5120, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?136:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?136:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?136:712);
		AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg2);
		__CALL(custom_0, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 5120, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((T0Ind_NextLast)?136:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S31_Conv2d_32x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 113792 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_0_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 2]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 2:[40x25, 40x7], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 2:[40x25, 40x7], 1]
		Tile0: [0, 8000, 1000], Tile1: [1000, 2240, 280], Tile2; [10240, 8000, 1000]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 2:[80x50, 80x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 2:[80x50, 80x15], 1]
		Tile0: [0, 32000, 4000], Tile1: [3920, 9600, 1200], Tile2; [40960, 32000, 4000]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 2:[40x25, 40x7], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 2:[40x25, 40x7], 4]
		Tile0: [0, 32000, 4000], Tile1: [0, 32000, 4000], Tile2; [0, 32000, 4000]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+81760);
	KerArg1->In = (int *__restrict__) (model_L1_Memory+81760);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+113760);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+113776);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=8000; _LC_Out=1000;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65280), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65408), 32, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65440), 32, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65472), 288, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 32000, 5120, 4000, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113760), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113776), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4000-(80*(T0Ind==0))); _LN_In = ((1)?1200:4080); _SN_In = (8*_LN_In); 
			} else if (!(D0Ind_Last)) {
				_N_In = _N_In + (40960)+(-3920); _LN_In = (4000); _SN_In = (8*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+32640*((T0Ind_Total+1)%2)),
						_SN_In, 5120, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+32640*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?15:51)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?15:51)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+65472+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+65280+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+113760))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+65760+8000*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?7:25);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+65408+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+65440+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+65760+8000*((T0Ind_Total)%2));
			KerArg2->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+65760+8000*((T0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) (T0Ind_Last?7:25);
			AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg2);
			__CALL(custom_0, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65760+8000*((T0Ind_Total)%2)),
					_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (1000); _LC_Out = ((1)?280:1000); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (10240)+(-1000); _LC_Out = (1000); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S34_Conv2d_64x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115360 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_0_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[32x504, 1:32x504, 32x272], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[32x504, 1:32x504, 32x272], 1]
		Tile0: [0, 16128, 504], Tile1: [504, 16128, 504], Tile2; [1008, 8704, 272]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 3:[64x32, 1:64x32, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x32, 1:64x32, 64x32], 1]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 3:[32x504, 1:32x504, 32x272], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[32x504, 1:32x504, 32x272], 1]
		Tile0: [0, 16128, 504], Tile1: [0, 16128, 504], Tile2; [0, 16128, 504]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 3:[64x1, 1:64x1, 64x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x1, 1:64x1, 64x1], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [Tile0, 3:[64x504, 1:64x504, 64x272], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x504, 1:64x504, 64x272], 1]
		Tile0: [0, 32256, 504], Tile1: [504, 32256, 504], Tile2; [1008, 17408, 272]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 3:[64x1, 1:64x1, 64x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x1, 1:64x1, 64x1], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 3:[64x1, 1:64x1, 64x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x1, 1:64x1, 64x1], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+34304);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (64);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+34304);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+50432);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115200);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115264);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115328);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (64);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115344);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+2048+0), 16128, 1280, 504, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 2048, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+50432), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=32256; _LC_Out=504;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115200), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115264), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115328), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115344), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (504); _LN_In2 = ((T0Ind_NextLast)?272:504); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+2048+16128*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+2048+16128*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?272:504);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?272:504);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+50688+32256*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115328))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+50688+32256*((T0Ind_Total)%2));
		KerArg2->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+50688+32256*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?272:504);
		AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg2);
		__CALL(custom_0, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+50688+32256*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (504); _LC_Out = ((T0Ind_NextLast)?272:504); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S37_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S39_Op_Conv_41_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 81928 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 40960, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+40960);
	KerArg0->W = (unsigned short int) (40960);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+81920);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+81920), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S40_Op_Conv_35_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 81920 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 40960, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+40960);
	KerArg0->N = (unsigned int) (40960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S43_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 2:[1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
		__CALL(custom_3, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S46_Conv2d_32x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82432 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_0_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41440);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41440);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82400);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82416);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20608), 32, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20640), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20672), 288, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82416), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20672+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20608+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg2->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg2);
			__CALL(custom_0, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20960+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S49_Conv2d_32x32x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115152 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S50_Op_expr_1(
		signed char * __restrict__ expr_1_in_0,
		signed char * __restrict__ expr_1_in_1,
		signed char * __restrict__ expr_1_out_0)

{
	/* Shared L1: 115680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s50_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_1_out_0;
	unsigned int _SP_expr_1_out_0, _SC_expr_1_out_0;
	unsigned int _N_expr_1_in_0;
	unsigned int _SN_expr_1_in_0;
	unsigned int _N_expr_1_in_1;
	unsigned int _SN_expr_1_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 40960, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: expr_1_out_0, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [D0, [2 x 19280, 2400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 19280, 2400]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 2400, 2400]
	Ker Arg: expr_1_in_0, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [D0, [2 x 19280, 2400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 19280, 2400]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 2400, 2400]
	Ker Arg: expr_1_in_1, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [D0, [2 x 19280, 2400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 19280, 2400]]
		Tile0: [0, 19280, 19280], Tile1: [19280, 19280, 19280], Tile2; [38560, 2400, 2400]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_1_out_0=0; _SC_expr_1_out_0=19280;
	_SP_expr_1_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+0), 19280, 0, DmaR_Evt1);
	_N_expr_1_in_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+0), 19280, 0, DmaR_Evt2);
	_N_expr_1_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_expr_1_in_0 = 0;
		if (!(D0Ind_Last)) {
			_N_expr_1_in_0 = _N_expr_1_in_0 + (19280); _SN_expr_1_in_0 = ((D0Ind_NextLast)?2400:19280); 
		}
		_SN_expr_1_in_1 = 0;
		if (!(D0Ind_Last)) {
			_N_expr_1_in_1 = _N_expr_1_in_1 + (19280); _SN_expr_1_in_1 = ((D0Ind_NextLast)?2400:19280); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_1_in_0 */
		if (_SN_expr_1_in_0) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_0+_N_expr_1_in_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+19280*((D0Ind_Total+1)%2)),
					_SN_expr_1_in_0, 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_1_in_1 */
		if (_SN_expr_1_in_1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_1+_N_expr_1_in_1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+19280*((D0Ind_Total+1)%2)),
					_SN_expr_1_in_1, 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		KerArg0->I0 = (unsigned int) ((D0Ind_Last)?2400:19280);
		KerArg0->expr_1_in_0 = (signed char *__restrict__ ) (model_L1_Memory+38560+19280*((D0Ind_Total)%2));
		KerArg0->expr_1_in_1 = (signed char *__restrict__ ) (model_L1_Memory+77120+19280*((D0Ind_Total)%2));
		KerArg0->expr_1_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0+19280*((D0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) s50_kernel, (void *) KerArg0);
		__CALL(s50_kernel, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_expr_1_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_1_out_0 */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_out_0+_C_expr_1_out_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+19280*((D0Ind_Total)%2)),
				_SC_expr_1_out_0, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_expr_1_out_0 = _SC_expr_1_out_0;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_expr_1_out_0 = 0;
		if (!(D0Ind_Last)) {
			_C_expr_1_out_0 = _C_expr_1_out_0 + (19280); _SC_expr_1_out_0 = ((D0Ind_NextLast)?2400:19280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_1_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S53_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
		__CALL(custom_2, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S56_Conv2d_32x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82432 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41440);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41440);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82400);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82416);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20608), 32, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20640), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20672), 288, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82416), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20672+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20608+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20960+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S59_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 2:[1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
		__CALL(custom_3, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S60_MatAdd_32x32x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115680), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (19279); _SN_In1 = ((T0Ind_NextLast)?2402:19279); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?2402:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					_SN_In2, 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (model_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (model_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2402:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?2402:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S63_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 2:[1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
		__CALL(custom_3, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S66_Conv2d_32x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82436 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41440);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41440);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82400);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82416);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20608), 32, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20640), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20672), 288, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82416), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20672+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20608+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20960+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S69_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
		__CALL(custom_2, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S70_MatAdd_32x32x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x2402], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 2402, 2402]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115680), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (19279); _SN_In1 = ((T0Ind_NextLast)?2402:19279); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?2402:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					_SN_In2, 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (model_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (model_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2402:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?2402:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S74_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S77_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 108512 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [D0, [2 x 7680, 5120]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 7680, 5120]][Tile0, 1:[20x16], 1]
		Tile0: [0, 7680, 320], Tile1: [7680, 7680, 320], Tile2; [15360, 5120, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [2 x 96, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 96, 64]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [2 x 24, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 24, 16]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [2 x 24, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 24, 16]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [2 x 216, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 216, 144]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 30720, 20480]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 30720, 20480]][Tile0, 1:[40x32], 1]
		Tile0: [0, 30720, 1280], Tile1: [30720, 30720, 1280], Tile2; [61440, 20480, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [2 x 30720, 20480]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 30720, 20480]][Tile0, 1:[20x16], 4]
		Tile0: [0, 30720, 1280], Tile1: [0, 30720, 1280], Tile2; [0, 30720, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+77760);
	KerArg0->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+77760);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+108480);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+108496);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=7680; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61440), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61696), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61760), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61824), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 30720, 1280, 1280, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+108480), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+108496), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (30720); _LN_In = (1280); _SN_In = (((D0Ind_NextLast)?16:24)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+30720*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+30720*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (33-1*(1)-0*(1));
			KerArg0->UsedH = (unsigned short int) (33-1*(1)-0*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+61824+((D0Ind)*216));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+61440+((D0Ind)*96));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+108480))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+61696+((D0Ind)*24));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+61760+((D0Ind)*24));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?16:24);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+62400+7680*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (7680); _LC_Out = (320); _SC_Out = (((D0Ind_NextLast)?16:24)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S80_Conv2d_128x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 70688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [Tile0, 1:[64x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x128], 1]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile1, 1:[128x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x320], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+61728);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+69920);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+70432);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+70560);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+61696);
	KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+61712);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61728), 8192, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69920), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70432), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70560), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61696), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61712), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+61696))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S83_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 97568 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+80416);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+96800);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+97312);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+97440);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+80384);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+80400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 19968, 320, 156, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80416), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+96800), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19968; _LC_Out=156;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97312), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97440), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80384), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80400), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (156); _LN_In2 = ((T1Ind_NextLast)?8:156); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+19968*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+19968*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+80384))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?8:156);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40448+19968*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (156); _LC_Out = ((T1Ind_NextLast)?8:156); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S85_Op_Conv_87_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20480);
	KerArg0->W = (unsigned short int) (20480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+40960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S86_Op_Conv_81_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 40960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+20480);
	KerArg0->N = (unsigned int) (20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S89_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S92_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S95_Conv2d_64x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45712 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41232);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45328);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45584);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45648);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45328), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45584), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45648), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S96_Op_expr_2(
		signed char * __restrict__ expr_2_in_0,
		signed char * __restrict__ expr_2_in_1,
		signed char * __restrict__ expr_2_out_0)

{
	/* Shared L1: 61440 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s96_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 20480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_2_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: expr_2_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: expr_2_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (20480);
	KerArg0->expr_2_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20480);
	KerArg0->expr_2_in_1 = (signed char *__restrict__ ) (model_L1_Memory+40960);
	KerArg0->expr_2_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_2_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_2_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_2_in_1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_2_in_1 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s96_kernel, (void *) KerArg0);
		__CALL(s96_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_2_out_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_2_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S99_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S102_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S105_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S106_MatAdd_64x16x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 61456 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (model_L1_Memory+20480);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+40960);
	KerArg0->Feat = (unsigned short int) (20480);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+61440);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61440), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S109_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S112_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S115_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45728 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41248);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45344);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45600);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45664);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41248), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45344), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45600), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45664), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S116_MatAdd_64x16x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 61456 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[1x20480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x20480], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (model_L1_Memory+20480);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+40960);
	KerArg0->Feat = (unsigned short int) (20480);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+61440);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61440), 13, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S120_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 97568 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+80416);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+96800);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+97312);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+97440);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+80384);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+80400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 19968, 320, 156, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80416), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+96800), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19968; _LC_Out=156;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97312), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97440), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80384), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80400), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (156); _LN_In2 = ((T1Ind_NextLast)?8:156); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+19968*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+19968*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+80384))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?8:156);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40448+19968*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (156); _LC_Out = ((T1Ind_NextLast)?8:156); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S123_Conv2d_128x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 94112 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		Tile0: [0, 40960, 320], Tile1: [0, 40960, 320], Tile2; [0, 40960, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[20x16], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (16);
	KerArg0->InFeatures = (unsigned short int) (128);
	KerArg0->OutFeatures = (unsigned short int) (128);
	KerArg0->TotalInFeatures = (unsigned short int) (128);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+41728);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+40960);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+53120);
	KerArg0->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+53120);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+42880);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+41472);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+41600);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+94080);
	KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+42880);
	KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+42880);
	KerArg2->W = (unsigned short int) (128);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+94096);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41472), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41600), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41728), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+94080), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+94096), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (16);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+94080))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+42880), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S126_Conv2d_256x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 65568 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[128x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x256], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 1:[1x256], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[80x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x256], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[1x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x256], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (256);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+55312);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+54272);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+54528);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+33792);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+54800);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+65552);
	KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+33792);
	KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+33792);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (256);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+54784);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 32768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+55312), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+32768), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+54272), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+54528), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65552), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+54784), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+65552))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+33792), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S129_Conv2d_128x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 65316 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[256x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x128], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+44820);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+43520);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+43648);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+33280);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+43796);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+65300);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+33280);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+33280);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+43776);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 32768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+44820), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+32768), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43520), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43648), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65300), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43776), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+65300))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+33280), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S130_MaxPool_13x13(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 20496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+10240);
	KerArg0->Pad = (v4s) ((v4s){6,6,6,6});
	KerArg0->FS = (unsigned short) (13);
	KerArg0->S = (unsigned char) (1);
	KerArg0->PoolMax = (unsigned char) (1);
	KerArg0->Orientation = (unsigned char) (1);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char * __restrict__) (model_L1_Memory+20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			AT_FORK(gap_ncore(), (void *) KerParPoolNxNStrideS_SQ8, (void *) KerArg0);
			__CALL(KerParPoolNxNStrideS_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S131_MaxPool_5x5(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 20496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+10240);
	KerArg0->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg0->FS = (unsigned short) (5);
	KerArg0->S = (unsigned char) (1);
	KerArg0->PoolMax = (unsigned char) (1);
	KerArg0->Orientation = (unsigned char) (1);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char * __restrict__) (model_L1_Memory+20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			AT_FORK(gap_ncore(), (void *) KerParPoolNxNStrideS_SQ8, (void *) KerArg0);
			__CALL(KerParPoolNxNStrideS_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S132_MaxPool_9x9(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 20496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->Feat = (unsigned short int) (128);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+10240);
	KerArg0->Pad = (v4s) ((v4s){4,4,4,4});
	KerArg0->FS = (unsigned short) (9);
	KerArg0->S = (unsigned char) (1);
	KerArg0->PoolMax = (unsigned char) (1);
	KerArg0->Orientation = (unsigned char) (1);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char * __restrict__) (model_L1_Memory+20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			AT_FORK(gap_ncore(), (void *) KerParPoolNxNStrideS_SQ8, (void *) KerArg0);
			__CALL(KerParPoolNxNStrideS_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S136_Conv2d_256x512x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 106784 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile0, 3:[512x36, 1:512x36, 512x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[512x36, 1:512x36, 512x8], 1]
		Tile0: [0, 18432, 36], Tile1: [36, 18432, 36], Tile2; [72, 4096, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 131072 [Tile1, 5:[512x56, 3:512x56, 512x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[512x56, 3:512x56, 512x32], 1]
		Tile0: [0, 28672, 28672], Tile1: [28672, 28672, 28672], Tile2; [57344, 28672, 28672]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2048 [Tile0, 3:[2048x1, 1:2048x1, 2048x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[2048x1, 1:2048x1, 2048x1], 1]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 5:[1x56, 3:1x56, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x56, 3:1x56, 1x32], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 20480 [Tile1, 5:[80x56, 3:80x56, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x56, 3:80x56, 80x32], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 5:[1x56, 3:1x56, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x56, 3:1x56, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 5:[1x56, 3:1x56, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x56, 3:1x56, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (512);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+67856);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106768);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+67840);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69904+0), 18432, 80, 36, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28672, 0, DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57344), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+67328), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+67584), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+67840), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (28672); _SN_In1 = ((T1Ind_NextLast)?16384:28672); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28672*((T1Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (36); _LN_In2 = ((T0Ind_NextLast)?8:36); _SN_In2 = (512*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (36); _SN_In2 = (512*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69904+18432*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0+28672*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:56);
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+69904+18432*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:36);
			KerArg0->Bias = (void * __restrict__) (model_L1_Memory+57344+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+67328+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+67584+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+58368+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*36);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106768))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+4480*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+4480*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?32:56);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+58368+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?2560:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S139_Conv2d_256x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 98340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 65536 [Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		Tile0: [0, 28672, 28672], Tile1: [28672, 28672, 28672], Tile2; [57344, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		Tile0: [0, 8960, 8960], Tile1: [8960, 8960, 8960], Tile2; [17920, 2560, 2560]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+77844);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+76820);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+98324);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28672, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77844), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57344), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76288), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76544), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98324), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76800), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (28672); _SN_In1 = ((T1Ind_NextLast)?8192:28672); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28672*((T1Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0+28672*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:112);
			KerArg0->Bias = (void * __restrict__) (model_L1_Memory+57344+(448*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+76288+(112*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+76544+(112*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+98324))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?32:112);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+58368+8960*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8960); _SC_Out = ((T1Ind_NextLast)?2560:8960); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S141_Op_Conv_143_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 20488 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 10240, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+10240);
	KerArg0->W = (unsigned short int) (10240);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S142_Op_Conv_137_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 20480 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 10240, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+10240);
	KerArg0->N = (unsigned int) (10240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S145_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 38180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+27924);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+27136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+27264);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+16896);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+27412);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+38164);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27924), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16384), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27136), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27264), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38164), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27392), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+38164))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16896), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S148_Conv2d_128x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 63392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		Tile0: [0, 40960, 320], Tile1: [0, 40960, 320], Tile2; [0, 40960, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (128);
	KerArg0->OutFeatures = (unsigned short int) (128);
	KerArg0->TotalInFeatures = (unsigned short int) (128);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+11008);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+10240);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+22400);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+22400);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+12160);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+10752);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+10880);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+63360);
	KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+12160);
	KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+12160);
	KerArg2->W = (unsigned short int) (128);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+63376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10752), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10880), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+11008), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+63360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+63376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+63360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+12160), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S151_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 38180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+27924);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+27136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+27264);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+16896);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+27412);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+38164);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27924), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16384), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27136), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27264), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38164), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27392), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+38164))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16896), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S155_Conv2d_256x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 98336 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 65536 [Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		Tile0: [0, 28672, 28672], Tile1: [28672, 28672, 28672], Tile2; [57344, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		Tile0: [0, 8960, 8960], Tile1: [8960, 8960, 8960], Tile2; [17920, 2560, 2560]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+77840);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+76816);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+98320);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28672, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77840), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57344), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76288), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76544), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98320), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76800), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (28672); _SN_In1 = ((T1Ind_NextLast)?8192:28672); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28672*((T1Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0+28672*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:112);
			KerArg0->Bias = (void * __restrict__) (model_L1_Memory+57344+(448*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+76288+(112*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+76544+(112*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+98320))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?32:112);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+58368+8960*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8960); _SC_Out = ((T1Ind_NextLast)?2560:8960); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S158_Conv2d_128x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 65316 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile1, 1:[256x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x128], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+44820);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+32768);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+43520);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+43648);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+33280);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+43796);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+65300);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+33280);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+33280);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+43776);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 32768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+44820), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+32768), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43520), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43648), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+65300), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43776), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+65300))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+33280), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S159_Op_Resize_160(
		signed char * In,
		signed char * Out)

{
	/* Shared L1: 51200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerResizeNearestNeighborSigned_ArgT S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: 128][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 128 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [127 x 80, 80]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [127 x 80, 80]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 128 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [127 x 320, 320]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [127 x 320, 320]][Tile0, 1:[20x16], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Win = (unsigned int) (10);
	KerArg0->Hin = (unsigned int) (8);
	KerArg0->Wout = (unsigned int) (20);
	KerArg0->Hout = (unsigned int) (16);
	KerArg0->HTileOut = (unsigned int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<128; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==127);
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+((D0Ind)*80));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+10240+((D0Ind)*320));
			KerArg0->FirstLineIndex = (unsigned int) ((28672*(0)*7)>>16);
			AT_FORK(gap_ncore(), (void *) KerResizeNearestNeighborSigned, (void *) KerArg0);
			__CALL(KerResizeNearestNeighborSigned, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S163_Conv2d_128x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 83748 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [Tile1, 5:[256x64, 3:256x64, 256x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[256x64, 3:256x64, 256x64], 1]
		Tile0: [0, 16384, 64], Tile1: [64, 16384, 64], Tile2; [128, 16384, 64]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [Tile0, 1:[256x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x128], 1]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 5:[1024x1, 3:1024x1, 1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1024x1, 3:1024x1, 1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 40960 [Tile1, 5:[128x64, 3:128x64, 128x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[128x64, 3:128x64, 128x64], 1]
		Tile0: [0, 8192, 64], Tile1: [64, 8192, 64], Tile2; [128, 8192, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 5:[1x1, 3:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+50212);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->W_In2 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+82980);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+83492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+83620);
	KerArg0->W_Out = (unsigned short int) (64);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+50176);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (64);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+50192);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 16384, 320, 64, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+50212), 32768, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82980), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8192; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+83492), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+83620), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+50176), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+50192), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (64); _LN_In2 = (64); _SN_In2 = (256*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+16384*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+1024+16384*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+33792+8192*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+50176))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+33792+8192*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+33792+8192*((T1Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+33792+8192*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (64); _LC_Out = (64); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S165_Op_Conv_168_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20480);
	KerArg0->W = (unsigned short int) (20480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+40960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S166_Op_Conv_162_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 40960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+20480);
	KerArg0->N = (unsigned int) (20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S169_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S172_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S175_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S179_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 97568 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+80416);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+96800);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+97312);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+97440);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+80384);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+80400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 19968, 320, 156, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80416), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+96800), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19968; _LC_Out=156;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97312), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97440), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80384), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80400), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (156); _LN_In2 = ((T1Ind_NextLast)?8:156); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+19968*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+19968*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+80384))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?8:156);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40448+19968*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (156); _LC_Out = ((T1Ind_NextLast)?8:156); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S182_Conv2d_64x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 70564 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [Tile0, 1:[128x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x64], 1]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile1, 1:[128x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x320], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+61988);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+70180);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+70436);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+70500);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+41472);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+61952);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+41472);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+41472);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+61968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61988), 8192, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512), 40960, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70180), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70436), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70500), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61952), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61968), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+61952))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41472), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S183_Op_Resize_185(
		signed char * In,
		signed char * Out)

{
	/* Shared L1: 102400 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerResizeNearestNeighborSigned_ArgT S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: 64][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 64 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [63 x 320, 320]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [63 x 320, 320]][Tile0, 1:[20x16], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 64 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [63 x 1280, 1280]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [63 x 1280, 1280]][Tile0, 1:[40x32], 1]
		Tile0: [0, 81920, 81920], Tile1: [0, 81920, 81920], Tile2; [0, 81920, 81920]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Win = (unsigned int) (20);
	KerArg0->Hin = (unsigned int) (16);
	KerArg0->Wout = (unsigned int) (40);
	KerArg0->Hout = (unsigned int) (32);
	KerArg0->HTileOut = (unsigned int) (32);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<64; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==63);
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+((D0Ind)*320));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*1280));
			KerArg0->FirstLineIndex = (unsigned int) ((30720*(0)*15)>>16);
			AT_FORK(gap_ncore(), (void *) KerResizeNearestNeighborSigned, (void *) KerArg0);
			__CALL(KerResizeNearestNeighborSigned, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 81920, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S184_Op_Concat_186_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 81920, Tiled: 3]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28920, 24080]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28920, 24080]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 24080, 24080]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28920, 24080]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28920, 24080]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 24080, 24080]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?24080:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-57840); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						_SN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?24080:28920);
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?24080:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-57840); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S188_Conv2d_64x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 107428 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 163840 [Tile1, 5:[128x256, 3:128x256, 128x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[128x256, 3:128x256, 128x256], 1]
		Tile0: [0, 32768, 256], Tile1: [256, 32768, 256], Tile2; [512, 32768, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [Tile0, 1:[128x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x64], 1]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 5:[512x1, 3:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[512x1, 3:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 81920 [Tile1, 5:[64x256, 3:64x256, 64x256], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[64x256, 3:64x256, 64x256], 1]
		Tile0: [0, 16384, 256], Tile1: [256, 16384, 256], Tile2; [512, 16384, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 5:[1x1, 3:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x1, 3:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+98852);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->W_In2 = (unsigned short int) (256);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+107044);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+107300);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+107364);
	KerArg0->W_Out = (unsigned short int) (256);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+98816);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (256);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+98832);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 32768, 1280, 256, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98852), 8192, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+107044), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16384; _LC_Out=256;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+107300), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+107364), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98816), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98832), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (256); _LN_In2 = (256); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+32768*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+32768*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+66048+16384*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+98816))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+66048+16384*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+66048+16384*((T1Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+66048+16384*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (256); _LC_Out = (256); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S190_Op_Conv_193_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 81928 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 40960, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+40960);
	KerArg0->W = (unsigned short int) (40960);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+81920);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+81920), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S191_Op_Conv_187_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 81920 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 40960, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+40960);
	KerArg0->N = (unsigned int) (40960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 40960, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S194_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 2:[1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
		__CALL(custom_3, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S197_Conv2d_32x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82432 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 32, Tiled: 4][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [3 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 32, 32]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [3 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 8, 8]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [3 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 72, 72]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 40960 [D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 163840 [D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (32);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41440);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41440);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82400);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82416);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20608), 32, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20640), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20672), 288, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82400), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82416), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20672+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82400))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20608+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20960+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20960+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S200_Conv2d_32x32x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 115168 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 2:[32x32, 32x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x32, 32x32], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [0, 22784, 712], Tile2; [0, 22784, 712]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 2:[32x1, 32x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 4]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 40960 [Tile0, 2:[32x712, 32x568], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x712, 32x568], 1]
		Tile0: [0, 22784, 712], Tile1: [712, 18176, 568], Tile2; [0, 22784, 712]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 32 [Tile0, 2:[32x1, 32x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[32x1, 32x1], 1]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+46592);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (32);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (32);
	KerArg1->H_In1 = (unsigned short int) (32);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+46592);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+69376);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115072);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115104);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115136);
	KerArg2->W = (unsigned short int) (1);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+115152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+0), 22784, 1280, 712, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69376), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=22784; _LC_Out=712;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115072), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115104), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115136), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115152), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (712); _LN_In2 = ((1)?568:712); _SN_In2 = (32*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024+22784*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+1024+22784*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?568:712);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115136))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+69504+22784*((T0Ind_Total)%2));
		KerArg2->H = (unsigned short int) ((T0Ind_Last)?568:712);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
		__CALL(custom_2, KerArg2);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+69504+22784*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (712); _LC_Out = ((1)?568:712); _SC_Out = (32*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S204_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111268 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 4:[1x1, 2:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106788);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110884);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111140);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111204);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106788), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110884), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111140), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111204), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S207_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 108512 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [D0, [2 x 7680, 5120]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 7680, 5120]][Tile0, 1:[20x16], 1]
		Tile0: [0, 7680, 320], Tile1: [7680, 7680, 320], Tile2; [15360, 5120, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [2 x 96, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 96, 64]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [2 x 24, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 24, 16]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [2 x 24, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 24, 16]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [2 x 216, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 216, 144]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 30720, 20480]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 30720, 20480]][Tile0, 1:[40x32], 1]
		Tile0: [0, 30720, 1280], Tile1: [30720, 30720, 1280], Tile2; [61440, 20480, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [2 x 30720, 20480]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 30720, 20480]][Tile0, 1:[20x16], 4]
		Tile0: [0, 30720, 1280], Tile1: [0, 30720, 1280], Tile2; [0, 30720, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+77760);
	KerArg0->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+77760);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+108480);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+108496);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=7680; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61440), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61696), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61760), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61824), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 30720, 1280, 1280, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+108480), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+108496), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (30720); _LN_In = (1280); _SN_In = (((D0Ind_NextLast)?16:24)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+30720*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+30720*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (33-1*(1)-0*(1));
			KerArg0->UsedH = (unsigned short int) (33-1*(1)-0*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+61824+((D0Ind)*216));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+61440+((D0Ind)*96));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+108480))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?16:24);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+61696+((D0Ind)*24));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+61760+((D0Ind)*24));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+62400+7680*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?16:24);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+62400+7680*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (7680); _LC_Out = (320); _SC_Out = (((D0Ind_NextLast)?16:24)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S210_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45728 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41248);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45344);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45600);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45664);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41248), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45344), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45600), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45664), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S214_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 97552 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	expr_39_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+80400);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+96784);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+97296);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+97424);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+80384);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (128);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 19968, 320, 156, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80400), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+96784), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19968; _LC_Out=156;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97296), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97424), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80384), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (156); _LN_In2 = ((T1Ind_NextLast)?8:156); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+19968*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+19968*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+80384))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_39_in_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->expr_39_out_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?8:156);
		AT_FORK(gap_ncore(), (void *) expr_39, (void *) KerArg1);
		__CALL(expr_39, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40448+19968*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (156); _LC_Out = ((T1Ind_NextLast)?8:156); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S216_Op_Conv_213_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 40960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+20480);
	KerArg0->N = (unsigned int) (20480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S219_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S222_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S225_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S229_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 97572 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[512x1, 1:512x1, 512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 40960 [Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[128x156, 1:128x156, 128x8], 1]
		Tile0: [0, 19968, 156], Tile1: [156, 19968, 156], Tile2; [312, 1024, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+80420);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+96804);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+97316);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+97444);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+80384);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+80400);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+0), 19968, 320, 156, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80420), 16384, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+96804), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19968; _LC_Out=156;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97316), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+97444), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80384), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+80400), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (156); _LN_In2 = ((T1Ind_NextLast)?8:156); _SN_In2 = (128*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512+19968*((T1Ind_Total+1)%2)),
					_SN_In2, 320, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512+19968*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?8:156);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*128);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+80384))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+40448+19968*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?8:156);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40448+19968*((T1Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (156); _LC_Out = ((T1Ind_NextLast)?8:156); _SC_Out = (128*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S232_Conv2d_128x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 94116 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		Tile0: [0, 40960, 320], Tile1: [0, 40960, 320], Tile2; [0, 40960, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[20x16], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (16);
	KerArg0->InFeatures = (unsigned short int) (128);
	KerArg0->OutFeatures = (unsigned short int) (128);
	KerArg0->TotalInFeatures = (unsigned short int) (128);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+41728);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+40960);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+53120);
	KerArg0->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+53120);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+42880);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+41472);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+41600);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+94080);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+42880);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+42880);
	KerArg2->W = (unsigned short int) (128);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+94096);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41472), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41600), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41728), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 40960, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+94080), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+94096), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (16);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+94080))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+42880), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S235_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 38180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+27924);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+27136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+27264);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+16896);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+27412);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+38164);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27924), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16384), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27136), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27264), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38164), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27392), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+38164))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16896), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S237_Op_Conv_239_fusion_qin0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 40968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 20480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20480);
	KerArg0->W = (unsigned short int) (20480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+40960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+40960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S240_Conv2d_256x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 98340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 65536 [Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		Tile0: [0, 28672, 28672], Tile1: [28672, 28672, 28672], Tile2; [57344, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		Tile0: [0, 8960, 8960], Tile1: [8960, 8960, 8960], Tile2; [17920, 2560, 2560]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+77844);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+76820);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+98324);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28672, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77844), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57344), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76288), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76544), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98324), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76800), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (28672); _SN_In1 = ((T1Ind_NextLast)?8192:28672); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28672*((T1Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0+28672*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:112);
			KerArg0->Bias = (void * __restrict__) (model_L1_Memory+57344+(448*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+76288+(112*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+76544+(112*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+98324))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?32:112);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+58368+8960*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8960); _SC_Out = ((T1Ind_NextLast)?2560:8960); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S242_Op_Conv_239_split_copy(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 20480 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerCopy_void_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 10240, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void *__restrict__) (model_L1_Memory+0);
	KerArg0->Out = (void *__restrict__) (model_L1_Memory+10240);
	KerArg0->N = (unsigned int) (10240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Copy_void, (void *) KerArg0);
		__CALL(CNN_Copy_void, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S245_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 38180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+27924);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+27136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+27264);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+16896);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+27412);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+38164);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27924), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16384), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27136), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27264), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38164), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27392), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+38164))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16896), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S248_Conv2d_128x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 63396 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 40960, 40960]][Tile0, 1:[10x8], 4]
		Tile0: [0, 40960, 320], Tile1: [0, 40960, 320], Tile2; [0, 40960, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10240, 10240]][Tile0, 1:[10x8], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (128);
	KerArg0->OutFeatures = (unsigned short int) (128);
	KerArg0->TotalInFeatures = (unsigned short int) (128);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+11008);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+10240);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+22400);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+22400);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+12160);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+10752);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+10880);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+63360);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+12160);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+12160);
	KerArg2->W = (unsigned short int) (128);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+63376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10240), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10752), 128, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10880), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+11008), 1152, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 10240, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+63360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+63376), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+63360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+12160), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S251_Conv2d_128x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 38180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile1, 1:[128x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x128], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[128x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x80], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[1x128], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 4]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile1, 1:[80x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[80x128], 1]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile1, 1:[1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x128], 1]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (128);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+27924);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+16384);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+27136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+27264);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+16896);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+27412);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+38164);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+16896);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (128);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+27392);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27924), 10240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16384), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27136), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27264), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+38164), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+27392), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+38164))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+16896), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S255_Conv2d_256x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 98340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile0, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 65536 [Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[256x112, 1:256x112, 256x32], 1]
		Tile0: [0, 28672, 28672], Tile1: [28672, 28672, 28672], Tile2; [57344, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 4]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 20480 [Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[80x112, 1:80x112, 80x32], 1]
		Tile0: [0, 8960, 8960], Tile1: [8960, 8960, 8960], Tile2; [17920, 2560, 2560]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x112, 1:1x112, 1x32], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x1, 1:1x1, 1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+77844);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+76820);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+98324);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 28672, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+77844), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57344), 1024, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=8960;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76288), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76544), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+98324), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+76800), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (28672); _SN_In1 = ((T1Ind_NextLast)?8192:28672); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28672*((T1Ind_Total+1)%2)),
					_SN_In1, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+0+28672*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?32:112);
			KerArg0->Bias = (void * __restrict__) (model_L1_Memory+57344+(448*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+76288+(112*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+76544+(112*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*80);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+98324))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+58368+8960*((T1Ind_Total)%2));
		KerArg1->Feat = (unsigned short int) (T1Ind_Last?32:112);
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+58368+8960*((T1Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8960); _SC_Out = ((T1Ind_NextLast)?2560:8960); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S258_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S261_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82912 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 32, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 72, 72]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41920);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41920);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82880);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82896);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20800), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20864), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82896), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20864+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20736+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+21440+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S264_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_2_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg1);
		__CALL(custom_2, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S267_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82912 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 32, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 72, 72]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41920);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41920);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82880);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82896);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20800), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20864), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82896), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20864+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20736+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+21440+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S270_Conv2d_64x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 111248 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106768);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110864);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111120);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111184);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110864), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111120), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111184), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S271_Op_expr_57(
		signed char * __restrict__ expr_57_in_0,
		signed char * __restrict__ expr_57_out_0)

{
	/* Shared L1: 115680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	s271_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_57_out_0;
	unsigned int _SP_expr_57_out_0, _SC_expr_57_out_0;
	unsigned int _N_expr_57_in_0;
	unsigned int _SN_expr_57_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 81920, Tiled: 3][Tile0 Dim: 1]
	Ker Arg: expr_57_out_0, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28920, 24080]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28920, 24080]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 24080, 24080]
	Ker Arg: expr_57_in_0, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [D0, [2 x 28920, 24080]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 28920, 24080]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 24080, 24080]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_57_out_0=0; _SC_expr_57_out_0=28920;
	_SP_expr_57_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_57_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57840+0), 28920, 0, DmaR_Evt1);
	_N_expr_57_in_0=0;
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_expr_57_in_0 = 0;
		if (!(D0Ind_Last)) {
			_N_expr_57_in_0 = _N_expr_57_in_0 + (28920); _SN_expr_57_in_0 = ((D0Ind_NextLast)?24080:28920); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_57_in_0 */
		if (_SN_expr_57_in_0) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_57_in_0+_N_expr_57_in_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+57840+28920*((D0Ind_Total+1)%2)),
					_SN_expr_57_in_0, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		KerArg0->I0 = (unsigned int) ((D0Ind_Last)?24080:28920);
		KerArg0->expr_57_in_0 = (signed char *__restrict__ ) (model_L1_Memory+57840+28920*((D0Ind_Total)%2));
		KerArg0->expr_57_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0+28920*((D0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) s271_kernel, (void *) KerArg0);
		__CALL(s271_kernel, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_expr_57_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_57_out_0 */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_57_out_0+_C_expr_57_out_0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+28920*((D0Ind_Total)%2)),
				_SC_expr_57_out_0, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_expr_57_out_0 = _SC_expr_57_out_0;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_expr_57_out_0 = 0;
		if (!(D0Ind_Last)) {
			_C_expr_57_out_0 = _C_expr_57_out_0 + (28920); _SC_expr_57_out_0 = ((D0Ind_NextLast)?24080:28920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_57_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S274_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		Tile0: [0, 37888, 592], Tile1: [592, 37888, 592], Tile2; [1184, 6144, 96]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 3:[1x64, 1:1x64, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x64, 1:1x64, 1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		Tile0: [0, 37888, 592], Tile1: [0, 37888, 592], Tile2; [0, 37888, 592]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 3:[1x1, 1:1x1, 1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1280 [Tile0, 3:[1x592, 1:1x592, 1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x592, 1:1x592, 1x96], 1]
		Tile0: [0, 592, 592], Tile1: [592, 592, 592], Tile2; [1184, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+75840);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+75840);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+113728);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+114916);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+114920);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+114924);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64+0), 37888, 1280, 592, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113728), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=592;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114916), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114920), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114924), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (592); _LN_In2 = ((T0Ind_NextLast)?96:592); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64+37888*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64+37888*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?96:592);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?96:592);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+113732+592*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+114924))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113732+592*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (592); _SC_Out = ((T0Ind_NextLast)?96:592); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S277_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82912 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_0_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 32, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 72, 72]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41920);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41920);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82880);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82896);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20800), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20864), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82896), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20864+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20736+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg2->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg2);
			__CALL(custom_0, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+21440+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S280_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_0_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg1);
		__CALL(custom_0, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S283_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 82912 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [7 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 32, 32]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [7 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 8, 8]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 72, 72]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 81920 [D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 10240, 10240]][Tile0, 1:[40x32], 1]
		Tile0: [0, 10240, 1280], Tile1: [10240, 10240, 1280], Tile2; [20480, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 327680 [D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 40960, 40960]][Tile0, 1:[40x32], 4]
		Tile0: [0, 40960, 5120], Tile1: [0, 40960, 5120], Tile2; [0, 40960, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+41920);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+41920);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->H = (unsigned short int) (32);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+82880);
	KerArg2->W = (unsigned short int) (8);
	KerArg2->H = (unsigned short int) (40);
	KerArg2->Feat = (unsigned short int) (32);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+82896);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 10240, 1280, 1280, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20800), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20864), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+82896), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (10240); _LN_In = (1280); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					_SN_In, 1280, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (34-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+20864+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+20480+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+82880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+20736+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+20800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+21440+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+21440+10240*((D0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (10240); _LC_Out = (1280); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S286_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 111264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_0_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[256x1, 2:256x1, 256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 81920 [Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[64x416, 2:64x416, 64x32], 1]
		Tile0: [0, 26624, 416], Tile1: [416, 26624, 416], Tile2; [832, 26624, 416]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+106784);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+110880);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+111136);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+111200);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+106752);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+106768);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 26624, 1280, 416, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106784), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110880), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=26624; _LC_Out=416;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111136), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+111200), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106752), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+106768), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (416); _LN_In2 = ((T1Ind_NextLast)?32:416); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+26624*((T1Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256+26624*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?32:416);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+106752))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->expr_66_in_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->expr_66_out_0 = (signed char *__restrict__ ) (model_L1_Memory+53504+26624*((T1Ind_Total)%2));
		KerArg1->H = (unsigned short int) ((T1Ind_Last)?32:416);
		AT_FORK(gap_ncore(), (void *) custom_0, (void *) KerArg1);
		__CALL(custom_0, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+53504+26624*((T1Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (416); _LC_Out = ((T1Ind_NextLast)?32:416); _SC_Out = (64*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S289_Conv2d_4x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [Tile0, 3:[64x576, 1:64x576, 64x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x576, 1:64x576, 64x128], 1]
		Tile0: [0, 36864, 576], Tile1: [576, 36864, 576], Tile2; [1152, 8192, 128]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 3:[4x64, 1:4x64, 4x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[4x64, 1:4x64, 4x64], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 3:[64x576, 1:64x576, 64x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x576, 1:64x576, 64x128], 1]
		Tile0: [0, 36864, 576], Tile1: [0, 36864, 576], Tile2; [0, 36864, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 3:[4x1, 1:4x1, 4x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[4x1, 1:4x1, 4x1], 4]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 5120 [Tile0, 3:[4x576, 1:4x576, 4x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[4x576, 1:4x576, 4x128], 1]
		Tile0: [0, 2304, 576], Tile1: [576, 2304, 576], Tile2; [1152, 512, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 3:[4x1, 1:4x1, 4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[4x1, 1:4x1, 4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 3:[4x1, 1:4x1, 4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[4x1, 1:4x1, 4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+73984);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (4);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+73984);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+110848);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+115472);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+115476);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+115480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+0), 36864, 1280, 576, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110848), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2304; _LC_Out=576;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115472), 4, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115476), 4, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+115480), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (576); _LN_In2 = ((T0Ind_NextLast)?128:576); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256+36864*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+256+36864*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?128:576);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?128:576);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+110864+2304*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+115480))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+110864+2304*((T0Ind_Total)%2)),
				_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (576); _LC_Out = ((T0Ind_NextLast)?128:576); _SC_Out = (4*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S292_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 81920 [Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		Tile0: [0, 37888, 592], Tile1: [592, 37888, 592], Tile2; [1184, 6144, 96]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 3:[1x64, 1:1x64, 1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x64, 1:1x64, 1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 81920 [Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[64x592, 1:64x592, 64x96], 1]
		Tile0: [0, 37888, 592], Tile1: [0, 37888, 592], Tile2; [0, 37888, 592]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 3:[1x1, 1:1x1, 1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1280 [Tile0, 3:[1x592, 1:1x592, 1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x592, 1:1x592, 1x96], 1]
		Tile0: [0, 592, 592], Tile1: [592, 592, 592], Tile2; [1184, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+75840);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+75840);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+113728);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+114916);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+114920);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+114924);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64+0), 37888, 1280, 592, 0, DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113728), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=592;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114916), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114920), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+114924), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (592); _LN_In2 = ((T0Ind_NextLast)?96:592); _SN_In2 = (64*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64+37888*((T0Ind_Total+1)%2)),
					_SN_In2, 1280, _LN_In2, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64+37888*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?96:592);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?96:592);
		KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+113732+592*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+114924))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+113732+592*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (592); _SC_Out = ((T0Ind_NextLast)?96:592); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S297_Conv2d_64x128x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 70564 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile1, 1:[512x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[512x1], 1]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [Tile0, 1:[128x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[128x64], 1]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 40960 [Tile1, 1:[128x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[128x320], 1]
		Tile0: [0, 40960, 40960], Tile1: [0, 40960, 40960], Tile2; [0, 40960, 40960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+61988);
	KerArg0->W_In1 = (unsigned short int) (128);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+512);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+70180);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+70436);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+70500);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+41472);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+61952);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+41472);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+41472);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+61968);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61988), 8192, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+512), 40960, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70180), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70436), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+70500), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61952), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+61968), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+61952))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41472), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S300_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103396 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S303_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S306_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103396 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S309_Conv2d_64x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 45712 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41232);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45328);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45584);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45648);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45328), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45584), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45648), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S310_Op_expr_68(
		signed char * __restrict__ expr_68_in_0,
		signed char * __restrict__ expr_68_out_0)

{
	/* Shared L1: 40960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	s310_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 20480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_68_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: expr_68_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (20480);
	KerArg0->expr_68_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20480);
	KerArg0->expr_68_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_68_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20480), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_68_in_0 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s310_kernel, (void *) KerArg0);
		__CALL(s310_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_68_out_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_68_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S313_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41372 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 1:[1x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x320], 1]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20544);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (320);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+20544);
	KerArg1->W_In2 = (unsigned short int) (320);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+41024);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+41348);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+41352);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+41028);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+41356);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41024), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41348), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41352), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41356), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+41356))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41028), 320, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S316_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103392 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_2_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 13, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_27_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_27_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_2, (void *) KerArg2);
			__CALL(custom_2, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S319_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S322_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 103396 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 2][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [1 x 160, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 160, 96]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [1 x 40, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 40, 24]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [1 x 360, 216]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 360, 216]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 20480 [D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 12800, 7680]][Tile0, 1:[20x16], 1]
		Tile0: [0, 12800, 320], Tile1: [12800, 7680, 320], Tile2; [0, 12800, 320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 81920 [D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [1 x 51200, 30720]][Tile0, 1:[20x16], 4]
		Tile0: [0, 51200, 1280], Tile1: [0, 51200, 1280], Tile2; [0, 51200, 1280]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+52160);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+52160);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (16);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+103360);
	KerArg2->H = (unsigned short int) (20);
	KerArg2->Feat = (unsigned short int) (16);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+103376);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+0), 12800, 320, 320, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25600), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25856), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25920), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+25984), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12800; _LC_Out=320;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103360), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+103376), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<2; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==1), D0Ind_NextLast = ((D0Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12800); _LN_In = (320); _SN_In = (((1)?24:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0+12800*((D0Ind_Total+1)%2)),
					_SN_In, 320, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0+12800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+25984+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+25600+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+103360))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?24:40);
			KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+25856+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+25920+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+26560+12800*((D0Ind_Total)%2));
			KerArg2->W = (unsigned short int) ((D0Ind_Last)?24:40);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26560+12800*((D0Ind_Total)%2)),
				_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (12800); _LC_Out = (320); _SC_Out = (((1)?24:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S325_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 45732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+41252);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (320);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+45348);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+45604);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+45668);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg0->W_Out = (unsigned short int) (320);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+41216);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+20736);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (320);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+41232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41252), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45348), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45604), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+45668), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+41216))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+20736), 20480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S328_Conv2d_4x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42536 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[4x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x64], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 1:[4x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 4]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1280 [Tile0, 1:[4x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x320], 1]
		Tile0: [0, 1280, 1280], Tile1: [0, 1280, 1280], Tile2; [0, 1280, 1280]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+256);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20736);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (320);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (4);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+20736);
	KerArg1->W_In2 = (unsigned short int) (320);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+41216);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+42512);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+42516);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+41232);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+42520);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41216), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+42512), 4, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+42516), 4, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+42520), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+42520))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41232), 1280, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S331_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41372 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[64x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x320], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 1:[1x320], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x320], 1]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+20544);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (320);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+20544);
	KerArg1->W_In2 = (unsigned short int) (320);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+41024);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+41348);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+41352);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+41028);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+41356);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41024), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41348), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41352), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41356), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+41356))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+41028), 320, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S336_Conv2d_64x256x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 43428 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [Tile1, 1:[1024x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1024x1], 1]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [Tile0, 1:[256x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[256x64], 1]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile1, 1:[256x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x80], 1]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+26660);
	KerArg0->W_In1 = (unsigned short int) (256);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+1024);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+43044);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+43300);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+43364);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+21504);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+26624);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+21504);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+21504);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+26640);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26660), 16384, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+1024), 20480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43044), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43300), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+43364), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26624), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+26640), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+26624))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+21504), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S339_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 31716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (64);
	KerArg0->OutFeatures = (unsigned short int) (64);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+5504);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+5120);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+11200);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+11200);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+6080);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+5376);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+5440);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+31680);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->W = (unsigned short int) (64);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+31696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5120), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5440), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5504), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 5120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31680), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31696), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+31680))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+6080), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S342_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 15012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+10532);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+14628);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+14884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+14948);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+5376);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+10496);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+10512);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10532), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 5120, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14628), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14884), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14948), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10496), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10512), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+10496))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S345_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 31716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (64);
	KerArg0->OutFeatures = (unsigned short int) (64);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+5504);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+5120);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+11200);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+11200);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+6080);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+5376);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+5440);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+31680);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->W = (unsigned short int) (64);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+31696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5120), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5440), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5504), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 5120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31680), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31696), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+31680))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+6080), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S348_Conv2d_64x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 14992 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+10512);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+14608);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+14864);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+14928);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+5376);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+10496);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10512), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 5120, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14608), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14864), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14928), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10496), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+10496))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S349_Op_expr_78(
		signed char * __restrict__ expr_78_in_0,
		signed char * __restrict__ expr_78_out_0)

{
	/* Shared L1: 10240 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	s349_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 5120, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_78_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: expr_78_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (5120);
	KerArg0->expr_78_in_0 = (signed char *__restrict__ ) (model_L1_Memory+5120);
	KerArg0->expr_78_out_0 = (signed char *__restrict__ ) (model_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_78_in_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5120), 5120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_78_in_0 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s349_kernel, (void *) KerArg0);
		__CALL(s349_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_78_out_0+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_78_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S352_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 10412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 80], Tile1: [0, 5120, 80], Tile2; [0, 5120, 80]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+5184);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (80);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+5184);
	KerArg1->W_In2 = (unsigned short int) (80);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+10304);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+10388);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+10392);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+10308);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+10396);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64), 5120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10304), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10388), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10392), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10396), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+10396))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10308), 80, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S355_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 31716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (64);
	KerArg0->OutFeatures = (unsigned short int) (64);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+5504);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+5120);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+11200);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+11200);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+6080);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+5376);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+5440);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+31680);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->W = (unsigned short int) (64);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+31696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5120), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5440), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5504), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 5120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31680), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31696), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+31680))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+6080), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S358_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 15012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+10532);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+14628);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+14884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+14948);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+5376);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+10496);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+10512);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10532), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 5120, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14628), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14884), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14948), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10496), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10512), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+10496))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S361_Conv2d_64x1x3x3_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 31716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	custom_3_args_t S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 20480, 20480]][Tile0, 1:[10x8], 4]
		Tile0: [0, 20480, 320], Tile1: [0, 20480, 320], Tile2; [0, 20480, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 5120, 5120]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile0, 1:[17x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[17x1], 1]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	KerArg0->InFeatures = (unsigned short int) (64);
	KerArg0->OutFeatures = (unsigned short int) (64);
	KerArg0->TotalInFeatures = (unsigned short int) (64);
	KerArg0->Filter = (signed char * __restrict__) (model_L1_Memory+5504);
	KerArg0->Bias = (signed char * __restrict__) (model_L1_Memory+5120);
	KerArg0->Out = (int * __restrict__) (model_L1_Memory+11200);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (model_L1_Memory+11200);
	KerArg1->Out = (void *__restrict__) (model_L1_Memory+6080);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Scale = (unsigned char *__restrict__) (model_L1_Memory+5376);
	KerArg1->ScaleN = (unsigned char *__restrict__) (model_L1_Memory+5440);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+31680);
	KerArg2->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+6080);
	KerArg2->W = (unsigned short int) (64);
	KerArg2->H = (unsigned short int) (10);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->Infos = (signed char * __restrict__) (model_L1_Memory+31696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5120), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5440), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5504), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 5120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31680), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+31696), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->UsedH = (unsigned short int) (8);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+31680))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_SQ8, KerArg1);
			AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg2);
			__CALL(custom_3, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+6080), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S364_Conv2d_64x64x1x1_Custom(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos,
		signed char * __restrict__ CustomInfos)

{
	/* Shared L1: 15012 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_L2_EVENT _DmaR_Evt7, *DmaR_Evt7 = &_DmaR_Evt7;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	custom_3_args_t S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile1, 1:[256x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[256x1], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [Tile0, 1:[64x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x64], 1]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[1x64], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 4]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile1, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile1, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	Ker Arg: CustomInfos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17 [Tile1, 1:[1x1], 17]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 17]
		Tile0: [0, 17, 17], Tile1: [0, 17, 17], Tile2; [0, 17, 17]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (model_L1_Memory+10532);
	KerArg0->W_In1 = (unsigned short int) (64);
	KerArg0->H_In1 = (unsigned short int) (64);
	KerArg0->In2 = (signed char * __restrict__) (model_L1_Memory+256);
	KerArg0->W_In2 = (unsigned short int) (80);
	KerArg0->Bias = (void * __restrict__) (model_L1_Memory+14628);
	KerArg0->Scale = (unsigned char * __restrict__) (model_L1_Memory+14884);
	KerArg0->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+14948);
	KerArg0->Out = (signed char * __restrict__) (model_L1_Memory+5376);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (model_L1_Memory+10496);
	KerArg1->expr_86_in_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->expr_86_out_0 = (signed char *__restrict__ ) (model_L1_Memory+5376);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (80);
	KerArg1->Feat = (unsigned short int) (64);
	KerArg1->Infos = (signed char * __restrict__) (model_L1_Memory+10512);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10532), 4096, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 5120, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14628), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14884), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+14948), 64, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10496), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) CustomInfos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10512), 17, 0, DmaR_Evt7);
	AT_L2_WAIT(0, DmaR_Evt7); /* Wait previous DMA read CustomInfos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*64);
			KerArg0->NormBias = (unsigned char) (((char *)(model_L1_Memory+10496))[8]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) custom_3, (void *) KerArg1);
		__CALL(custom_3, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+5376), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S367_Conv2d_4x64x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 10856 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 80], Tile1: [0, 5120, 80], Tile2; [0, 5120, 80]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[4x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x64], 1]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 1:[4x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 4]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [Tile0, 1:[4x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x80], 1]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[4x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1], 1]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+256);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+5376);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (80);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (4);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+5376);
	KerArg1->W_In2 = (unsigned short int) (80);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+10496);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+10832);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+10836);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+10512);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+10840);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+256), 5120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10496), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10832), 4, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10836), 4, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10840), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+10840))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10512), 320, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S370_Conv2d_1x64x1x1_Sigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 10412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 80], Tile1: [0, 5120, 80], Tile2; [0, 5120, 80]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[64x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[64x80], 1]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x64], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x64], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4 [Tile0, 1:[1x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 4]
		Tile0: [0, 4, 4], Tile1: [0, 4, 4], Tile2; [0, 4, 4]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [Tile0, 1:[1x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x80], 1]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1 [Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 1]
		Tile0: [0, 1, 1], Tile1: [0, 1, 1], Tile2; [0, 1, 1]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (model_L1_Memory+64);
	KerArg0->Out = (signed char *__restrict__) (model_L1_Memory+5184);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (80);
	KerArg0->H = (unsigned short int) (64);
	KerArg1->In1 = (signed char * __restrict__) (model_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (64);
	KerArg1->H_In1 = (unsigned short int) (1);
	KerArg1->In2 = (signed char * __restrict__) (model_L1_Memory+5184);
	KerArg1->W_In2 = (unsigned short int) (80);
	KerArg1->Bias = (void * __restrict__) (model_L1_Memory+10304);
	KerArg1->Scale = (unsigned char * __restrict__) (model_L1_Memory+10388);
	KerArg1->ScaleN = (unsigned char * __restrict__) (model_L1_Memory+10392);
	KerArg1->Out = (signed char * __restrict__) (model_L1_Memory+10308);
	KerArg1->Infos = (signed char *__restrict__) (model_L1_Memory+10396);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+64), 5120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10304), 4, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10388), 1, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10392), 1, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10396), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->NormBias = (unsigned char) (((char *)(model_L1_Memory+10396))[8]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_Sigmoid_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_Sigmoid_SF_SQ8, KerArg1);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10308), 80, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
void S373_Concat(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ In3,
		signed char * __restrict__ Out)

{
	/* Shared L1: 20160 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	CNN_Concat_Width_Arg_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 7680 [Tile0, 1:[1280x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1280x6], 1]
		Tile0: [0, 7680, 7680], Tile1: [0, 7680, 7680], Tile2; [0, 7680, 7680]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[320x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[320x6], 1]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: In3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[80x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x6], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10080 [Tile0, 1:[1680x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1680x6], 1]
		Tile0: [0, 10080, 10080], Tile1: [0, 10080, 10080], Tile2; [0, 10080, 10080]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (char *__restrict__) (model_L1_Memory+0);
	KerArg0->In2 = (char *__restrict__) (model_L1_Memory+7680);
	KerArg0->In3 = (char *__restrict__) (model_L1_Memory+9600);
	KerArg0->Out = (char *__restrict__) (model_L1_Memory+10080);
	KerArg0->H = (unsigned short int) (6);
	KerArg0->W1 = (unsigned short int) (1280);
	KerArg0->W2 = (unsigned short int) (320);
	KerArg0->W3 = (unsigned short int) (80);
	KerArg0->W4 = (unsigned short int) (0);
	KerArg0->DataSize = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+0), 7680, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+7680), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In3+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+9600), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read In3 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Concat_Width, (void *) KerArg0);
		__CALL(CNN_Concat_Width, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) model_L1_Memory+10080), 10080, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
int modelCNN_Construct()

{
	AT_HYPERRAM_CONF_T HyperRamConf;
	AT_HYPERFLASH_FS_CONF_T HyperFlashConf;

	int Error;
	AT_HYPERRAM_CONF_INIT(&HyperRamConf, AT_MEM_L3_HRAM, 0);
	AT_HYPERFLASH_FS_CONF_INIT(&HyperFlashConf, AT_MEM_L3_HFLASH, 0);
	AT_HYPERRAM_OPEN(&HyperRam, &HyperRamConf, &Error);
	if (Error) return 1;
	AT_HYPERFLASH_FS_OPEN(&HyperFlash, &HyperFlashConf, "model_L3_Flash_Const.dat", &Error);
	if (Error) return 1;

	model_L3_Memory = (AT_HYPERRAM_POINTER) AT_HYPERRAM_ALLOC(&HyperRam, 617756);
	if (model_L3_Memory == 0) return 2;
	model_L2_Memory = (AT_L2_POINTER) AT_L2_ALLOC(0, 426560);
	if (model_L2_Memory == 0) return 3;
	model_L2_Memory_Dyn = (AT_L2_POINTER) AT_L2_ALLOC(0, 573440);
	if (model_L2_Memory_Dyn == 0) return 3;
	model_L1_Memory = (AT_L1_POINTER) AT_L1_ALLOC(0, 115696);
	if (model_L1_Memory == 0) return 4;
	AT_HYPERFLASH_FS_FC_EVENT _UchanHF1, *UchanHF1 = &_UchanHF1;
	AT_HYPERRAM_FC_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	/* Moving Conv_15_weights, size 256 from HyperFlash at 894752 to (size 256) HyperRam at 582240..582495 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 894752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582240 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1153, size 64 from HyperFlash at 919232 to (size 64) HyperRam at 606192..606255 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919232 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606192 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S17_Mul_shift, size 16 from HyperFlash at 928468 to (size 16) HyperRam at 615108..615123 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928468 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615108 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S17_Infos, size 13 from HyperFlash at 928484 to (size 13) HyperRam at 615124..615136 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928484 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615124 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S17_Custom_infos, size 13 from HyperFlash at 928500 to (size 13) HyperRam at 615140..615152 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928500 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615140 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_18_weights, size 144 from HyperFlash at 912304 to (size 144) HyperRam at 599648..599791 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912304 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599648 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1156, size 64 from HyperFlash at 919296 to (size 64) HyperRam at 606256..606319 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919296 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606256 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S20_Mul_scale, size 16 from HyperFlash at 928516 to (size 16) HyperRam at 615156..615171 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928516 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615156 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S20_Mul_shift, size 16 from HyperFlash at 928532 to (size 16) HyperRam at 615172..615187 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928532 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615172 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S20_Infos, size 13 from HyperFlash at 928548 to (size 13) HyperRam at 615188..615200 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928548 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615188 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S20_Custom_infos, size 16 from HyperFlash at 928564 to (size 16) HyperRam at 615204..615219 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928564 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615204 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_21_weights, size 256 from HyperFlash at 895008 to (size 256) HyperRam at 582496..582751 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 895008 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582496 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1159, size 64 from HyperFlash at 919360 to (size 64) HyperRam at 606320..606383 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919360 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606320 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S23_Mul_scale, size 16 from HyperFlash at 928580 to (size 16) HyperRam at 615220..615235 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928580 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615220 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S23_Mul_shift, size 16 from HyperFlash at 928596 to (size 16) HyperRam at 615236..615251 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928596 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615236 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S23_Infos, size 13 from HyperFlash at 928612 to (size 13) HyperRam at 615252..615264 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928612 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615252 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_26_weights, size 1024 from HyperFlash at 857280 to (size 1024) HyperRam at 545280..546303 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 857280 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 545280 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1162, size 128 from HyperFlash at 912704 to (size 128) HyperRam at 599792..599919 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912704 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599792 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Mul_scale, size 32 from HyperFlash at 926464 to (size 32) HyperRam at 613296..613327 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926464 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613296 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Mul_shift, size 32 from HyperFlash at 926496 to (size 32) HyperRam at 613328..613359 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926496 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613328 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Infos, size 13 from HyperFlash at 928628 to (size 13) HyperRam at 615268..615280 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928628 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615268 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S28_Custom_infos, size 13 from HyperFlash at 928644 to (size 13) HyperRam at 615284..615296 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928644 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615284 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1165, size 128 from HyperFlash at 912832 to (size 128) HyperRam at 599920..600047 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912832 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599920 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S31_Mul_scale, size 32 from HyperFlash at 926528 to (size 32) HyperRam at 613360..613391 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926528 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613360 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S31_Mul_shift, size 32 from HyperFlash at 926560 to (size 32) HyperRam at 613392..613423 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926560 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613392 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S31_Infos, size 13 from HyperFlash at 928660 to (size 13) HyperRam at 615300..615312 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928660 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615300 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S31_Custom_infos, size 13 from HyperFlash at 928676 to (size 13) HyperRam at 615316..615328 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928676 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615316 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1168, size 256 from HyperFlash at 895264 to (size 256) HyperRam at 582752..583007 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 895264 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S34_Mul_scale, size 64 from HyperFlash at 919424 to (size 64) HyperRam at 606384..606447 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919424 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606384 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S34_Mul_shift, size 64 from HyperFlash at 919488 to (size 64) HyperRam at 606448..606511 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919488 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606448 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S34_Infos, size 13 from HyperFlash at 928692 to (size 13) HyperRam at 615332..615344 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928692 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615332 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S34_Custom_infos, size 13 from HyperFlash at 928708 to (size 13) HyperRam at 615348..615360 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928708 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615348 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1171, size 256 from HyperFlash at 895520 to (size 256) HyperRam at 583008..583263 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 895520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583008 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S37_Mul_scale, size 64 from HyperFlash at 919552 to (size 64) HyperRam at 606512..606575 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919552 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606512 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S37_Mul_shift, size 64 from HyperFlash at 919616 to (size 64) HyperRam at 606576..606639 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919616 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606576 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S37_Infos, size 13 from HyperFlash at 928724 to (size 13) HyperRam at 615364..615376 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928724 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615364 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S37_Custom_infos, size 13 from HyperFlash at 928740 to (size 13) HyperRam at 615380..615392 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928740 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615380 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S39_Infos, size 8 from HyperFlash at 930964 to (size 8) HyperRam at 617604..617611 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930964 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617604 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_41_weights, size 1024 from HyperFlash at 858304 to (size 1024) HyperRam at 546304..547327 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 858304 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 546304 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1177, size 128 from HyperFlash at 912960 to (size 128) HyperRam at 600048..600175 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912960 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600048 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Mul_scale, size 32 from HyperFlash at 926592 to (size 32) HyperRam at 613424..613455 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926592 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613424 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Mul_shift, size 32 from HyperFlash at 926624 to (size 32) HyperRam at 613456..613487 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926624 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613456 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Infos, size 13 from HyperFlash at 928756 to (size 13) HyperRam at 615396..615408 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928756 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615396 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Custom_infos, size 17 from HyperFlash at 927360 to (size 17) HyperRam at 614192..614208 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927360 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614192 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_44_weights, size 288 from HyperFlash at 893600 to (size 288) HyperRam at 581088..581375 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 893600 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581088 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1180, size 128 from HyperFlash at 913088 to (size 128) HyperRam at 600176..600303 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913088 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600176 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Mul_scale, size 32 from HyperFlash at 926656 to (size 32) HyperRam at 613488..613519 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926656 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613488 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Mul_shift, size 32 from HyperFlash at 926688 to (size 32) HyperRam at 613520..613551 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926688 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Infos, size 13 from HyperFlash at 928772 to (size 13) HyperRam at 615412..615424 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928772 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615412 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Custom_infos, size 13 from HyperFlash at 928788 to (size 13) HyperRam at 615428..615440 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928788 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615428 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_47_weights, size 1024 from HyperFlash at 859328 to (size 1024) HyperRam at 547328..548351 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 859328 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 547328 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1183, size 128 from HyperFlash at 913216 to (size 128) HyperRam at 600304..600431 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913216 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600304 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S49_Mul_scale, size 32 from HyperFlash at 926720 to (size 32) HyperRam at 613552..613583 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926720 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613552 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S49_Mul_shift, size 32 from HyperFlash at 926752 to (size 32) HyperRam at 613584..613615 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613584 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S49_Infos, size 13 from HyperFlash at 928804 to (size 13) HyperRam at 615444..615456 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928804 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615444 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_51_weights, size 1024 from HyperFlash at 860352 to (size 1024) HyperRam at 548352..549375 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 860352 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 548352 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1186, size 128 from HyperFlash at 913344 to (size 128) HyperRam at 600432..600559 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913344 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600432 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_scale, size 32 from HyperFlash at 926784 to (size 32) HyperRam at 613616..613647 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926784 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613616 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_shift, size 32 from HyperFlash at 926816 to (size 32) HyperRam at 613648..613679 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926816 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613648 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Infos, size 13 from HyperFlash at 928820 to (size 13) HyperRam at 615460..615472 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928820 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615460 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Custom_infos, size 13 from HyperFlash at 928836 to (size 13) HyperRam at 615476..615488 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928836 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615476 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_54_weights, size 288 from HyperFlash at 893888 to (size 288) HyperRam at 581376..581663 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 893888 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581376 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1189, size 128 from HyperFlash at 913472 to (size 128) HyperRam at 600560..600687 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913472 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600560 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Mul_scale, size 32 from HyperFlash at 926848 to (size 32) HyperRam at 613680..613711 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926848 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613680 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Mul_shift, size 32 from HyperFlash at 926880 to (size 32) HyperRam at 613712..613743 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926880 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Infos, size 13 from HyperFlash at 928852 to (size 13) HyperRam at 615492..615504 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928852 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615492 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Custom_infos, size 13 from HyperFlash at 928868 to (size 13) HyperRam at 615508..615520 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928868 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615508 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_57_weights, size 1024 from HyperFlash at 861376 to (size 1024) HyperRam at 549376..550399 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 861376 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 549376 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1192, size 128 from HyperFlash at 913600 to (size 128) HyperRam at 600688..600815 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913600 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600688 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S59_Mul_scale, size 32 from HyperFlash at 926912 to (size 32) HyperRam at 613744..613775 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926912 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613744 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S59_Mul_shift, size 32 from HyperFlash at 926944 to (size 32) HyperRam at 613776..613807 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926944 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613776 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S59_Infos, size 13 from HyperFlash at 928884 to (size 13) HyperRam at 615524..615536 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928884 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615524 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S59_Custom_infos, size 17 from HyperFlash at 927380 to (size 17) HyperRam at 614212..614228 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927380 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614212 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Infos, size 13 from HyperFlash at 928900 to (size 13) HyperRam at 615540..615552 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928900 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615540 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_61_weights, size 1024 from HyperFlash at 862400 to (size 1024) HyperRam at 550400..551423 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 862400 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 550400 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1195, size 128 from HyperFlash at 913728 to (size 128) HyperRam at 600816..600943 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913728 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600816 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_scale, size 32 from HyperFlash at 926976 to (size 32) HyperRam at 613808..613839 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926976 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613808 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_shift, size 32 from HyperFlash at 927008 to (size 32) HyperRam at 613840..613871 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927008 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613840 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Infos, size 13 from HyperFlash at 928916 to (size 13) HyperRam at 615556..615568 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928916 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615556 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Custom_infos, size 17 from HyperFlash at 927400 to (size 17) HyperRam at 614232..614248 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927400 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614232 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_64_weights, size 288 from HyperFlash at 894176 to (size 288) HyperRam at 581664..581951 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 894176 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581664 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1198, size 128 from HyperFlash at 913856 to (size 128) HyperRam at 600944..601071 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913856 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600944 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Mul_scale, size 32 from HyperFlash at 927040 to (size 32) HyperRam at 613872..613903 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927040 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613872 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Mul_shift, size 32 from HyperFlash at 927072 to (size 32) HyperRam at 613904..613935 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927072 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613904 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Infos, size 13 from HyperFlash at 928932 to (size 13) HyperRam at 615572..615584 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928932 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615572 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Custom_infos, size 17 from HyperFlash at 927420 to (size 17) HyperRam at 614252..614268 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927420 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614252 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_67_weights, size 1024 from HyperFlash at 863424 to (size 1024) HyperRam at 551424..552447 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 863424 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 551424 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1201, size 128 from HyperFlash at 913984 to (size 128) HyperRam at 601072..601199 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 913984 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601072 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Mul_scale, size 32 from HyperFlash at 927104 to (size 32) HyperRam at 613936..613967 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927104 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613936 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Mul_shift, size 32 from HyperFlash at 927136 to (size 32) HyperRam at 613968..613999 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927136 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613968 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Infos, size 13 from HyperFlash at 928948 to (size 13) HyperRam at 615588..615600 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928948 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615588 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Custom_infos, size 13 from HyperFlash at 928964 to (size 13) HyperRam at 615604..615616 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928964 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615604 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S70_Infos, size 13 from HyperFlash at 928980 to (size 13) HyperRam at 615620..615632 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928980 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615620 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1204, size 256 from HyperFlash at 895776 to (size 256) HyperRam at 583264..583519 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 895776 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583264 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Mul_scale, size 64 from HyperFlash at 919680 to (size 64) HyperRam at 606640..606703 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919680 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606640 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Mul_shift, size 64 from HyperFlash at 919744 to (size 64) HyperRam at 606704..606767 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919744 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606704 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Infos, size 13 from HyperFlash at 928996 to (size 13) HyperRam at 615636..615648 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928996 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615636 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S74_Custom_infos, size 13 from HyperFlash at 929012 to (size 13) HyperRam at 615652..615664 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929012 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615652 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_75_weights, size 576 from HyperFlash at 872640 to (size 576) HyperRam at 560640..561215 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 872640 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 560640 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1207, size 256 from HyperFlash at 896032 to (size 256) HyperRam at 583520..583775 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 896032 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S77_Mul_scale, size 64 from HyperFlash at 919808 to (size 64) HyperRam at 606768..606831 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919808 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606768 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S77_Mul_shift, size 64 from HyperFlash at 919872 to (size 64) HyperRam at 606832..606895 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919872 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606832 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S77_Infos, size 13 from HyperFlash at 929028 to (size 13) HyperRam at 615668..615680 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929028 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615668 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S77_Custom_infos, size 13 from HyperFlash at 929044 to (size 13) HyperRam at 615684..615696 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929044 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615684 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1210, size 512 from HyperFlash at 884096 to (size 512) HyperRam at 571584..572095 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 884096 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 571584 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Mul_scale, size 128 from HyperFlash at 914112 to (size 128) HyperRam at 601200..601327 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914112 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601200 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Mul_shift, size 128 from HyperFlash at 914240 to (size 128) HyperRam at 601328..601455 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914240 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601328 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Infos, size 13 from HyperFlash at 929060 to (size 13) HyperRam at 615700..615712 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929060 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615700 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S80_Custom_infos, size 13 from HyperFlash at 929076 to (size 13) HyperRam at 615716..615728 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929076 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615716 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1213, size 512 from HyperFlash at 884608 to (size 512) HyperRam at 572096..572607 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 884608 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 572096 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Mul_scale, size 128 from HyperFlash at 914368 to (size 128) HyperRam at 601456..601583 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914368 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601456 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Mul_shift, size 128 from HyperFlash at 914496 to (size 128) HyperRam at 601584..601711 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914496 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601584 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Infos, size 13 from HyperFlash at 929092 to (size 13) HyperRam at 615732..615744 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929092 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615732 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Custom_infos, size 13 from HyperFlash at 929108 to (size 13) HyperRam at 615748..615760 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929108 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615748 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S85_Infos, size 8 from HyperFlash at 930972 to (size 8) HyperRam at 617612..617619 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930972 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617612 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1219, size 256 from HyperFlash at 896288 to (size 256) HyperRam at 583776..584031 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 896288 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583776 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_scale, size 64 from HyperFlash at 919936 to (size 64) HyperRam at 606896..606959 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919936 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606896 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_shift, size 64 from HyperFlash at 920000 to (size 64) HyperRam at 606960..607023 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920000 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606960 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Infos, size 13 from HyperFlash at 929124 to (size 13) HyperRam at 615764..615776 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929124 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615764 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Custom_infos, size 17 from HyperFlash at 927440 to (size 17) HyperRam at 614272..614288 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927440 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614272 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_90_weights, size 576 from HyperFlash at 873216 to (size 576) HyperRam at 561216..561791 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 873216 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 561216 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1222, size 256 from HyperFlash at 896544 to (size 256) HyperRam at 584032..584287 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 896544 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584032 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Mul_scale, size 64 from HyperFlash at 920064 to (size 64) HyperRam at 607024..607087 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920064 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607024 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Mul_shift, size 64 from HyperFlash at 920128 to (size 64) HyperRam at 607088..607151 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920128 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607088 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Infos, size 13 from HyperFlash at 929140 to (size 13) HyperRam at 615780..615792 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929140 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615780 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Custom_infos, size 13 from HyperFlash at 929156 to (size 13) HyperRam at 615796..615808 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929156 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615796 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1225, size 256 from HyperFlash at 896800 to (size 256) HyperRam at 584288..584543 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 896800 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584288 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Mul_scale, size 64 from HyperFlash at 920192 to (size 64) HyperRam at 607152..607215 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920192 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607152 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Mul_shift, size 64 from HyperFlash at 920256 to (size 64) HyperRam at 607216..607279 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920256 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607216 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Infos, size 13 from HyperFlash at 929172 to (size 13) HyperRam at 615812..615824 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929172 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615812 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1228, size 256 from HyperFlash at 897056 to (size 256) HyperRam at 584544..584799 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 897056 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584544 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Mul_scale, size 64 from HyperFlash at 920320 to (size 64) HyperRam at 607280..607343 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920320 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607280 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Mul_shift, size 64 from HyperFlash at 920384 to (size 64) HyperRam at 607344..607407 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920384 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607344 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Infos, size 13 from HyperFlash at 929188 to (size 13) HyperRam at 615828..615840 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929188 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615828 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Custom_infos, size 17 from HyperFlash at 927460 to (size 17) HyperRam at 614292..614308 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927460 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614292 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_100_weights, size 576 from HyperFlash at 873792 to (size 576) HyperRam at 561792..562367 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 873792 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 561792 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1231, size 256 from HyperFlash at 897312 to (size 256) HyperRam at 584800..585055 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 897312 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584800 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Mul_scale, size 64 from HyperFlash at 920448 to (size 64) HyperRam at 607408..607471 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920448 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607408 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Mul_shift, size 64 from HyperFlash at 920512 to (size 64) HyperRam at 607472..607535 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920512 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607472 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Infos, size 13 from HyperFlash at 929204 to (size 13) HyperRam at 615844..615856 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929204 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615844 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Custom_infos, size 13 from HyperFlash at 929220 to (size 13) HyperRam at 615860..615872 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929220 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615860 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1234, size 256 from HyperFlash at 897568 to (size 256) HyperRam at 585056..585311 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 897568 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585056 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Mul_scale, size 64 from HyperFlash at 920576 to (size 64) HyperRam at 607536..607599 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920576 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607536 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Mul_shift, size 64 from HyperFlash at 920640 to (size 64) HyperRam at 607600..607663 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920640 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607600 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Infos, size 13 from HyperFlash at 929236 to (size 13) HyperRam at 615876..615888 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929236 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615876 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Custom_infos, size 17 from HyperFlash at 927480 to (size 17) HyperRam at 614312..614328 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927480 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614312 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S106_Infos, size 13 from HyperFlash at 929252 to (size 13) HyperRam at 615892..615904 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929252 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615892 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1237, size 256 from HyperFlash at 897824 to (size 256) HyperRam at 585312..585567 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 897824 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585312 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Mul_scale, size 64 from HyperFlash at 920704 to (size 64) HyperRam at 607664..607727 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920704 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607664 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Mul_shift, size 64 from HyperFlash at 920768 to (size 64) HyperRam at 607728..607791 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920768 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607728 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Infos, size 13 from HyperFlash at 929268 to (size 13) HyperRam at 615908..615920 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929268 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615908 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Custom_infos, size 17 from HyperFlash at 927500 to (size 17) HyperRam at 614332..614348 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927500 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614332 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_110_weights, size 576 from HyperFlash at 874368 to (size 576) HyperRam at 562368..562943 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 874368 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 562368 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1240, size 256 from HyperFlash at 898080 to (size 256) HyperRam at 585568..585823 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 898080 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585568 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Mul_scale, size 64 from HyperFlash at 920832 to (size 64) HyperRam at 607792..607855 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920832 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607792 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Mul_shift, size 64 from HyperFlash at 920896 to (size 64) HyperRam at 607856..607919 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920896 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607856 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Infos, size 13 from HyperFlash at 929284 to (size 13) HyperRam at 615924..615936 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929284 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615924 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Custom_infos, size 13 from HyperFlash at 929300 to (size 13) HyperRam at 615940..615952 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929300 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615940 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1243, size 256 from HyperFlash at 898336 to (size 256) HyperRam at 585824..586079 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 898336 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585824 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S115_Mul_scale, size 64 from HyperFlash at 920960 to (size 64) HyperRam at 607920..607983 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 920960 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607920 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S115_Mul_shift, size 64 from HyperFlash at 921024 to (size 64) HyperRam at 607984..608047 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921024 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607984 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S115_Infos, size 13 from HyperFlash at 929316 to (size 13) HyperRam at 615956..615968 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929316 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615956 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S115_Custom_infos, size 13 from HyperFlash at 929332 to (size 13) HyperRam at 615972..615984 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929332 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615972 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S116_Infos, size 13 from HyperFlash at 929348 to (size 13) HyperRam at 615988..616000 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929348 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615988 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1246, size 512 from HyperFlash at 885120 to (size 512) HyperRam at 572608..573119 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 885120 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 572608 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S120_Mul_scale, size 128 from HyperFlash at 914624 to (size 128) HyperRam at 601712..601839 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914624 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S120_Mul_shift, size 128 from HyperFlash at 914752 to (size 128) HyperRam at 601840..601967 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601840 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S120_Infos, size 13 from HyperFlash at 929364 to (size 13) HyperRam at 616004..616016 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929364 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616004 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S120_Custom_infos, size 13 from HyperFlash at 929380 to (size 13) HyperRam at 616020..616032 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929380 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616020 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1249, size 512 from HyperFlash at 885632 to (size 512) HyperRam at 573120..573631 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 885632 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 573120 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S123_Mul_scale, size 128 from HyperFlash at 914880 to (size 128) HyperRam at 601968..602095 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 914880 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601968 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S123_Mul_shift, size 128 from HyperFlash at 915008 to (size 128) HyperRam at 602096..602223 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915008 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602096 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S123_Infos, size 13 from HyperFlash at 929396 to (size 13) HyperRam at 616036..616048 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929396 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616036 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S123_Custom_infos, size 13 from HyperFlash at 929412 to (size 13) HyperRam at 616052..616064 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929412 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616052 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1252, size 1024 from HyperFlash at 864448 to (size 1024) HyperRam at 552448..553471 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 864448 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 552448 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Mul_scale, size 256 from HyperFlash at 898592 to (size 256) HyperRam at 586080..586335 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 898592 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586080 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Mul_shift, size 256 from HyperFlash at 898848 to (size 256) HyperRam at 586336..586591 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 898848 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586336 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Infos, size 13 from HyperFlash at 929428 to (size 13) HyperRam at 616068..616080 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929428 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616068 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Custom_infos, size 13 from HyperFlash at 929444 to (size 13) HyperRam at 616084..616096 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929444 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616084 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_127_weights, size 32768 from HyperFlash at 425984 to (size 32768) HyperRam at 425984..458751 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 425984 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 425984 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1255, size 512 from HyperFlash at 886144 to (size 512) HyperRam at 573632..574143 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 886144 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 573632 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Mul_scale, size 128 from HyperFlash at 915136 to (size 128) HyperRam at 602224..602351 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915136 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602224 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Mul_shift, size 128 from HyperFlash at 915264 to (size 128) HyperRam at 602352..602479 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915264 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602352 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Infos, size 13 from HyperFlash at 929460 to (size 13) HyperRam at 616100..616112 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929460 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616100 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Custom_infos, size 17 from HyperFlash at 927520 to (size 17) HyperRam at 614352..614368 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614352 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S130_Infos, size 13 from HyperFlash at 929476 to (size 13) HyperRam at 616116..616128 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929476 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616116 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Infos, size 13 from HyperFlash at 929492 to (size 13) HyperRam at 616132..616144 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929492 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616132 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S132_Infos, size 13 from HyperFlash at 929508 to (size 13) HyperRam at 616148..616160 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929508 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616148 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_134_weights, size 131072 from HyperFlash at 0 to (size 131072) HyperRam at 0..131071 */
	{
		int Size = 131072, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 0 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 0 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1258, size 1024 from HyperFlash at 865472 to (size 1024) HyperRam at 553472..554495 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 865472 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 553472 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_scale, size 256 from HyperFlash at 899104 to (size 256) HyperRam at 586592..586847 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 899104 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586592 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_shift, size 256 from HyperFlash at 899360 to (size 256) HyperRam at 586848..587103 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 899360 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586848 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Infos, size 13 from HyperFlash at 929524 to (size 13) HyperRam at 616164..616176 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929524 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616164 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Custom_infos, size 13 from HyperFlash at 929540 to (size 13) HyperRam at 616180..616192 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929540 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616180 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1261, size 1024 from HyperFlash at 866496 to (size 1024) HyperRam at 554496..555519 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 866496 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 554496 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Mul_scale, size 256 from HyperFlash at 899616 to (size 256) HyperRam at 587104..587359 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 899616 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587104 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Mul_shift, size 256 from HyperFlash at 899872 to (size 256) HyperRam at 587360..587615 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 899872 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587360 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Infos, size 13 from HyperFlash at 929556 to (size 13) HyperRam at 616196..616208 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929556 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616196 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Custom_infos, size 17 from HyperFlash at 927540 to (size 17) HyperRam at 614372..614388 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927540 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614372 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S141_Infos, size 8 from HyperFlash at 930980 to (size 8) HyperRam at 617620..617627 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930980 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617620 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1267, size 512 from HyperFlash at 886656 to (size 512) HyperRam at 574144..574655 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 886656 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 574144 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S145_Mul_scale, size 128 from HyperFlash at 915392 to (size 128) HyperRam at 602480..602607 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915392 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602480 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S145_Mul_shift, size 128 from HyperFlash at 915520 to (size 128) HyperRam at 602608..602735 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602608 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S145_Infos, size 13 from HyperFlash at 929572 to (size 13) HyperRam at 616212..616224 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929572 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616212 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S145_Custom_infos, size 17 from HyperFlash at 927560 to (size 17) HyperRam at 614392..614408 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927560 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614392 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1270, size 512 from HyperFlash at 887168 to (size 512) HyperRam at 574656..575167 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 887168 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 574656 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S148_Mul_scale, size 128 from HyperFlash at 915648 to (size 128) HyperRam at 602736..602863 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915648 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602736 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S148_Mul_shift, size 128 from HyperFlash at 915776 to (size 128) HyperRam at 602864..602991 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915776 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602864 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S148_Infos, size 13 from HyperFlash at 929588 to (size 13) HyperRam at 616228..616240 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929588 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616228 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S148_Custom_infos, size 13 from HyperFlash at 929604 to (size 13) HyperRam at 616244..616256 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929604 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616244 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1273, size 512 from HyperFlash at 887680 to (size 512) HyperRam at 575168..575679 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 887680 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 575168 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Mul_scale, size 128 from HyperFlash at 915904 to (size 128) HyperRam at 602992..603119 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 915904 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602992 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Mul_shift, size 128 from HyperFlash at 916032 to (size 128) HyperRam at 603120..603247 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916032 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603120 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Infos, size 13 from HyperFlash at 929620 to (size 13) HyperRam at 616260..616272 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929620 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616260 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S151_Custom_infos, size 17 from HyperFlash at 927580 to (size 17) HyperRam at 614412..614428 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927580 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614412 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_153_weights, size 65536 from HyperFlash at 196608 to (size 65536) HyperRam at 196608..262143 */
	{
		int Size = 65536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 196608 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 196608 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1276, size 1024 from HyperFlash at 867520 to (size 1024) HyperRam at 555520..556543 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 867520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 555520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S155_Mul_scale, size 256 from HyperFlash at 900128 to (size 256) HyperRam at 587616..587871 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 900128 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587616 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S155_Mul_shift, size 256 from HyperFlash at 900384 to (size 256) HyperRam at 587872..588127 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 900384 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587872 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S155_Infos, size 13 from HyperFlash at 929636 to (size 13) HyperRam at 616276..616288 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929636 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616276 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S155_Custom_infos, size 13 from HyperFlash at 929652 to (size 13) HyperRam at 616292..616304 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929652 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616292 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_156_weights, size 32768 from HyperFlash at 458752 to (size 32768) HyperRam at 458752..491519 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 458752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 458752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1279, size 512 from HyperFlash at 888192 to (size 512) HyperRam at 575680..576191 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 888192 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 575680 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S158_Mul_scale, size 128 from HyperFlash at 916160 to (size 128) HyperRam at 603248..603375 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916160 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603248 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S158_Mul_shift, size 128 from HyperFlash at 916288 to (size 128) HyperRam at 603376..603503 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916288 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603376 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S158_Infos, size 13 from HyperFlash at 929668 to (size 13) HyperRam at 616308..616320 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929668 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616308 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S158_Custom_infos, size 17 from HyperFlash at 927600 to (size 17) HyperRam at 614432..614448 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927600 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614432 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_162_weights, size 32768 from HyperFlash at 491520 to (size 32768) HyperRam at 491520..524287 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 491520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 491520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1282, size 512 from HyperFlash at 888704 to (size 512) HyperRam at 576192..576703 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 888704 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 576192 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_scale, size 128 from HyperFlash at 916416 to (size 128) HyperRam at 603504..603631 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916416 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603504 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_shift, size 128 from HyperFlash at 916544 to (size 128) HyperRam at 603632..603759 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916544 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603632 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Infos, size 13 from HyperFlash at 929684 to (size 13) HyperRam at 616324..616336 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929684 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616324 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Custom_infos, size 17 from HyperFlash at 927620 to (size 17) HyperRam at 614452..614468 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927620 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614452 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S165_Infos, size 8 from HyperFlash at 930988 to (size 8) HyperRam at 617628..617635 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930988 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617628 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1288, size 256 from HyperFlash at 900640 to (size 256) HyperRam at 588128..588383 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 900640 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588128 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Mul_scale, size 64 from HyperFlash at 921088 to (size 64) HyperRam at 608048..608111 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921088 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608048 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Mul_shift, size 64 from HyperFlash at 921152 to (size 64) HyperRam at 608112..608175 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921152 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608112 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Infos, size 13 from HyperFlash at 929700 to (size 13) HyperRam at 616340..616352 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929700 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616340 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Custom_infos, size 17 from HyperFlash at 927640 to (size 17) HyperRam at 614472..614488 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927640 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614472 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_171_weights, size 576 from HyperFlash at 874944 to (size 576) HyperRam at 562944..563519 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 874944 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 562944 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1291, size 256 from HyperFlash at 900896 to (size 256) HyperRam at 588384..588639 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 900896 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588384 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S172_Mul_scale, size 64 from HyperFlash at 921216 to (size 64) HyperRam at 608176..608239 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921216 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608176 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S172_Mul_shift, size 64 from HyperFlash at 921280 to (size 64) HyperRam at 608240..608303 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921280 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608240 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S172_Infos, size 13 from HyperFlash at 929716 to (size 13) HyperRam at 616356..616368 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929716 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616356 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S172_Custom_infos, size 13 from HyperFlash at 929732 to (size 13) HyperRam at 616372..616384 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929732 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616372 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1294, size 256 from HyperFlash at 901152 to (size 256) HyperRam at 588640..588895 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 901152 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588640 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S175_Mul_scale, size 64 from HyperFlash at 921344 to (size 64) HyperRam at 608304..608367 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921344 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608304 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S175_Mul_shift, size 64 from HyperFlash at 921408 to (size 64) HyperRam at 608368..608431 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921408 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608368 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S175_Infos, size 13 from HyperFlash at 929748 to (size 13) HyperRam at 616388..616400 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929748 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616388 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S175_Custom_infos, size 17 from HyperFlash at 927660 to (size 17) HyperRam at 614492..614508 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927660 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614492 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1297, size 512 from HyperFlash at 889216 to (size 512) HyperRam at 576704..577215 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 889216 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 576704 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Mul_scale, size 128 from HyperFlash at 916672 to (size 128) HyperRam at 603760..603887 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916672 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603760 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Mul_shift, size 128 from HyperFlash at 916800 to (size 128) HyperRam at 603888..604015 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916800 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603888 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Infos, size 13 from HyperFlash at 929764 to (size 13) HyperRam at 616404..616416 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929764 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616404 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Custom_infos, size 13 from HyperFlash at 929780 to (size 13) HyperRam at 616420..616432 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929780 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616420 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1300, size 256 from HyperFlash at 901408 to (size 256) HyperRam at 588896..589151 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 901408 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588896 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Mul_scale, size 64 from HyperFlash at 921472 to (size 64) HyperRam at 608432..608495 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921472 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608432 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Mul_shift, size 64 from HyperFlash at 921536 to (size 64) HyperRam at 608496..608559 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921536 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608496 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Infos, size 13 from HyperFlash at 929796 to (size 13) HyperRam at 616436..616448 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929796 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616436 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Custom_infos, size 17 from HyperFlash at 927680 to (size 17) HyperRam at 614512..614528 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927680 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614512 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S184_Infos, size 8 from HyperFlash at 930996 to (size 8) HyperRam at 617636..617643 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930996 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617636 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1303, size 256 from HyperFlash at 901664 to (size 256) HyperRam at 589152..589407 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 901664 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589152 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S188_Mul_scale, size 64 from HyperFlash at 921600 to (size 64) HyperRam at 608560..608623 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921600 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608560 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S188_Mul_shift, size 64 from HyperFlash at 921664 to (size 64) HyperRam at 608624..608687 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921664 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608624 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S188_Infos, size 13 from HyperFlash at 929812 to (size 13) HyperRam at 616452..616464 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929812 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616452 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S188_Custom_infos, size 17 from HyperFlash at 927700 to (size 17) HyperRam at 614532..614548 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927700 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614532 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S190_Infos, size 8 from HyperFlash at 931004 to (size 8) HyperRam at 617644..617651 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931004 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617644 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_193_weights, size 1024 from HyperFlash at 868544 to (size 1024) HyperRam at 556544..557567 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 868544 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 556544 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1309, size 128 from HyperFlash at 916928 to (size 128) HyperRam at 604016..604143 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 916928 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604016 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Mul_scale, size 32 from HyperFlash at 927168 to (size 32) HyperRam at 614000..614031 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927168 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614000 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Mul_shift, size 32 from HyperFlash at 927200 to (size 32) HyperRam at 614032..614063 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927200 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614032 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Infos, size 13 from HyperFlash at 929828 to (size 13) HyperRam at 616468..616480 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929828 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616468 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S194_Custom_infos, size 17 from HyperFlash at 927720 to (size 17) HyperRam at 614552..614568 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927720 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614552 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_196_weights, size 288 from HyperFlash at 894464 to (size 288) HyperRam at 581952..582239 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 894464 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581952 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1312, size 128 from HyperFlash at 917056 to (size 128) HyperRam at 604144..604271 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917056 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604144 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S197_Mul_scale, size 32 from HyperFlash at 927232 to (size 32) HyperRam at 614064..614095 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927232 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614064 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S197_Mul_shift, size 32 from HyperFlash at 927264 to (size 32) HyperRam at 614096..614127 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927264 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614096 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S197_Infos, size 13 from HyperFlash at 929844 to (size 13) HyperRam at 616484..616496 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929844 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616484 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S197_Custom_infos, size 13 from HyperFlash at 929860 to (size 13) HyperRam at 616500..616512 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929860 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616500 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_199_weights, size 1024 from HyperFlash at 869568 to (size 1024) HyperRam at 557568..558591 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 869568 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 557568 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1315, size 128 from HyperFlash at 917184 to (size 128) HyperRam at 604272..604399 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917184 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604272 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_scale, size 32 from HyperFlash at 927296 to (size 32) HyperRam at 614128..614159 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927296 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614128 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_shift, size 32 from HyperFlash at 927328 to (size 32) HyperRam at 614160..614191 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927328 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614160 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Infos, size 13 from HyperFlash at 929876 to (size 13) HyperRam at 616516..616528 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929876 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616516 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Custom_infos, size 13 from HyperFlash at 929892 to (size 13) HyperRam at 616532..616544 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929892 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616532 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1318, size 256 from HyperFlash at 901920 to (size 256) HyperRam at 589408..589663 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 901920 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589408 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S204_Mul_scale, size 64 from HyperFlash at 921728 to (size 64) HyperRam at 608688..608751 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921728 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608688 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S204_Mul_shift, size 64 from HyperFlash at 921792 to (size 64) HyperRam at 608752..608815 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921792 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S204_Infos, size 13 from HyperFlash at 929908 to (size 13) HyperRam at 616548..616560 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929908 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616548 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S204_Custom_infos, size 17 from HyperFlash at 927740 to (size 17) HyperRam at 614572..614588 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927740 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614572 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_206_weights, size 576 from HyperFlash at 875520 to (size 576) HyperRam at 563520..564095 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 875520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 563520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1321, size 256 from HyperFlash at 902176 to (size 256) HyperRam at 589664..589919 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 902176 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589664 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Mul_scale, size 64 from HyperFlash at 921856 to (size 64) HyperRam at 608816..608879 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921856 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608816 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Mul_shift, size 64 from HyperFlash at 921920 to (size 64) HyperRam at 608880..608943 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921920 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608880 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Infos, size 13 from HyperFlash at 929924 to (size 13) HyperRam at 616564..616576 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929924 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616564 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S207_Custom_infos, size 13 from HyperFlash at 929940 to (size 13) HyperRam at 616580..616592 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929940 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616580 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1324, size 256 from HyperFlash at 902432 to (size 256) HyperRam at 589920..590175 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 902432 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589920 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S210_Mul_scale, size 64 from HyperFlash at 921984 to (size 64) HyperRam at 608944..609007 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 921984 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608944 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S210_Mul_shift, size 64 from HyperFlash at 922048 to (size 64) HyperRam at 609008..609071 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922048 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609008 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S210_Infos, size 13 from HyperFlash at 929956 to (size 13) HyperRam at 616596..616608 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929956 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616596 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S210_Custom_infos, size 13 from HyperFlash at 929972 to (size 13) HyperRam at 616612..616624 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929972 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616612 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1327, size 512 from HyperFlash at 889728 to (size 512) HyperRam at 577216..577727 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 889728 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 577216 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Mul_scale, size 128 from HyperFlash at 917312 to (size 128) HyperRam at 604400..604527 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917312 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604400 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Mul_shift, size 128 from HyperFlash at 917440 to (size 128) HyperRam at 604528..604655 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917440 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604528 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S214_Infos, size 13 from HyperFlash at 929988 to (size 13) HyperRam at 616628..616640 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 929988 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616628 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1333, size 256 from HyperFlash at 902688 to (size 256) HyperRam at 590176..590431 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 902688 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590176 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S219_Mul_scale, size 64 from HyperFlash at 922112 to (size 64) HyperRam at 609072..609135 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922112 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609072 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S219_Mul_shift, size 64 from HyperFlash at 922176 to (size 64) HyperRam at 609136..609199 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922176 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609136 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S219_Infos, size 13 from HyperFlash at 930004 to (size 13) HyperRam at 616644..616656 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930004 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616644 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S219_Custom_infos, size 17 from HyperFlash at 927760 to (size 17) HyperRam at 614592..614608 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927760 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614592 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_222_weights, size 576 from HyperFlash at 876096 to (size 576) HyperRam at 564096..564671 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 876096 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 564096 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1336, size 256 from HyperFlash at 902944 to (size 256) HyperRam at 590432..590687 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 902944 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590432 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S222_Mul_scale, size 64 from HyperFlash at 922240 to (size 64) HyperRam at 609200..609263 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922240 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609200 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S222_Mul_shift, size 64 from HyperFlash at 922304 to (size 64) HyperRam at 609264..609327 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922304 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609264 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S222_Infos, size 13 from HyperFlash at 930020 to (size 13) HyperRam at 616660..616672 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930020 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616660 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S222_Custom_infos, size 13 from HyperFlash at 930036 to (size 13) HyperRam at 616676..616688 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930036 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616676 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1339, size 256 from HyperFlash at 903200 to (size 256) HyperRam at 590688..590943 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 903200 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590688 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S225_Mul_scale, size 64 from HyperFlash at 922368 to (size 64) HyperRam at 609328..609391 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922368 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609328 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S225_Mul_shift, size 64 from HyperFlash at 922432 to (size 64) HyperRam at 609392..609455 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922432 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609392 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S225_Infos, size 13 from HyperFlash at 930052 to (size 13) HyperRam at 616692..616704 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930052 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616692 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S225_Custom_infos, size 17 from HyperFlash at 927780 to (size 17) HyperRam at 614612..614628 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927780 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614612 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1342, size 512 from HyperFlash at 890240 to (size 512) HyperRam at 577728..578239 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 890240 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 577728 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S229_Mul_scale, size 128 from HyperFlash at 917568 to (size 128) HyperRam at 604656..604783 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917568 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604656 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S229_Mul_shift, size 128 from HyperFlash at 917696 to (size 128) HyperRam at 604784..604911 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917696 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604784 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S229_Infos, size 13 from HyperFlash at 930068 to (size 13) HyperRam at 616708..616720 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930068 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616708 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S229_Custom_infos, size 17 from HyperFlash at 927800 to (size 17) HyperRam at 614632..614648 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927800 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614632 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_232_weights, size 1152 from HyperFlash at 853952 to (size 1152) HyperRam at 542976..544127 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 853952 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 542976 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1345, size 512 from HyperFlash at 890752 to (size 512) HyperRam at 578240..578751 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 890752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 578240 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Mul_scale, size 128 from HyperFlash at 917824 to (size 128) HyperRam at 604912..605039 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917824 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604912 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Mul_shift, size 128 from HyperFlash at 917952 to (size 128) HyperRam at 605040..605167 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 917952 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605040 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Infos, size 13 from HyperFlash at 930084 to (size 13) HyperRam at 616724..616736 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930084 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616724 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Custom_infos, size 17 from HyperFlash at 927820 to (size 17) HyperRam at 614652..614668 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927820 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614652 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1348, size 512 from HyperFlash at 891264 to (size 512) HyperRam at 578752..579263 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 891264 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 578752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S235_Mul_scale, size 128 from HyperFlash at 918080 to (size 128) HyperRam at 605168..605295 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918080 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605168 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S235_Mul_shift, size 128 from HyperFlash at 918208 to (size 128) HyperRam at 605296..605423 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918208 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605296 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S235_Infos, size 13 from HyperFlash at 930100 to (size 13) HyperRam at 616740..616752 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930100 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616740 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S235_Custom_infos, size 17 from HyperFlash at 927840 to (size 17) HyperRam at 614672..614688 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927840 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614672 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Infos, size 8 from HyperFlash at 931012 to (size 8) HyperRam at 617652..617659 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931012 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617652 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_239_weights, size 65536 from HyperFlash at 262144 to (size 65536) HyperRam at 262144..327679 */
	{
		int Size = 65536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 262144 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 262144 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1351, size 1024 from HyperFlash at 870592 to (size 1024) HyperRam at 558592..559615 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 870592 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 558592 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_scale, size 256 from HyperFlash at 903456 to (size 256) HyperRam at 590944..591199 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 903456 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590944 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_shift, size 256 from HyperFlash at 903712 to (size 256) HyperRam at 591200..591455 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 903712 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591200 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Infos, size 13 from HyperFlash at 930116 to (size 13) HyperRam at 616756..616768 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930116 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616756 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Custom_infos, size 17 from HyperFlash at 927860 to (size 17) HyperRam at 614692..614708 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927860 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614692 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1357, size 512 from HyperFlash at 891776 to (size 512) HyperRam at 579264..579775 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 891776 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 579264 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S245_Mul_scale, size 128 from HyperFlash at 918336 to (size 128) HyperRam at 605424..605551 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918336 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605424 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S245_Mul_shift, size 128 from HyperFlash at 918464 to (size 128) HyperRam at 605552..605679 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918464 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605552 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S245_Infos, size 13 from HyperFlash at 930132 to (size 13) HyperRam at 616772..616784 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930132 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616772 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S245_Custom_infos, size 17 from HyperFlash at 927880 to (size 17) HyperRam at 614712..614728 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927880 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_248_weights, size 1152 from HyperFlash at 855104 to (size 1152) HyperRam at 544128..545279 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 855104 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 544128 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1360, size 512 from HyperFlash at 892288 to (size 512) HyperRam at 579776..580287 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 892288 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 579776 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S248_Mul_scale, size 128 from HyperFlash at 918592 to (size 128) HyperRam at 605680..605807 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918592 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605680 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S248_Mul_shift, size 128 from HyperFlash at 918720 to (size 128) HyperRam at 605808..605935 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918720 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605808 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S248_Infos, size 13 from HyperFlash at 930148 to (size 13) HyperRam at 616788..616800 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930148 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616788 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S248_Custom_infos, size 17 from HyperFlash at 927900 to (size 17) HyperRam at 614732..614748 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927900 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614732 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1363, size 512 from HyperFlash at 892800 to (size 512) HyperRam at 580288..580799 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 892800 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 580288 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S251_Mul_scale, size 128 from HyperFlash at 918848 to (size 128) HyperRam at 605936..606063 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918848 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605936 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S251_Mul_shift, size 128 from HyperFlash at 918976 to (size 128) HyperRam at 606064..606191 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 918976 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606064 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S251_Infos, size 13 from HyperFlash at 930164 to (size 13) HyperRam at 616804..616816 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930164 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616804 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S251_Custom_infos, size 17 from HyperFlash at 927920 to (size 17) HyperRam at 614752..614768 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927920 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_255_weights, size 65536 from HyperFlash at 327680 to (size 65536) HyperRam at 327680..393215 */
	{
		int Size = 65536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 327680 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 327680 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1366, size 1024 from HyperFlash at 871616 to (size 1024) HyperRam at 559616..560639 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 871616 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 559616 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Mul_scale, size 256 from HyperFlash at 903968 to (size 256) HyperRam at 591456..591711 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 903968 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591456 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Mul_shift, size 256 from HyperFlash at 904224 to (size 256) HyperRam at 591712..591967 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 904224 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Infos, size 13 from HyperFlash at 930180 to (size 13) HyperRam at 616820..616832 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930180 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616820 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S255_Custom_infos, size 17 from HyperFlash at 927940 to (size 17) HyperRam at 614772..614788 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927940 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614772 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1369, size 256 from HyperFlash at 904480 to (size 256) HyperRam at 591968..592223 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 904480 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591968 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Mul_scale, size 64 from HyperFlash at 922496 to (size 64) HyperRam at 609456..609519 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922496 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609456 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Mul_shift, size 64 from HyperFlash at 922560 to (size 64) HyperRam at 609520..609583 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922560 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609520 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Infos, size 13 from HyperFlash at 930196 to (size 13) HyperRam at 616836..616848 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930196 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616836 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S258_Custom_infos, size 13 from HyperFlash at 930212 to (size 13) HyperRam at 616852..616864 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930212 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616852 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_261_weights, size 576 from HyperFlash at 876672 to (size 576) HyperRam at 564672..565247 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 876672 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 564672 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1372, size 256 from HyperFlash at 904736 to (size 256) HyperRam at 592224..592479 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 904736 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592224 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Mul_scale, size 64 from HyperFlash at 922624 to (size 64) HyperRam at 609584..609647 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922624 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609584 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Mul_shift, size 64 from HyperFlash at 922688 to (size 64) HyperRam at 609648..609711 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922688 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609648 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Infos, size 13 from HyperFlash at 930228 to (size 13) HyperRam at 616868..616880 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930228 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616868 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S261_Custom_infos, size 13 from HyperFlash at 930244 to (size 13) HyperRam at 616884..616896 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930244 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616884 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1375, size 256 from HyperFlash at 904992 to (size 256) HyperRam at 592480..592735 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 904992 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592480 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Mul_scale, size 64 from HyperFlash at 922752 to (size 64) HyperRam at 609712..609775 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922752 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Mul_shift, size 64 from HyperFlash at 922816 to (size 64) HyperRam at 609776..609839 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922816 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609776 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Infos, size 13 from HyperFlash at 930260 to (size 13) HyperRam at 616900..616912 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930260 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616900 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S264_Custom_infos, size 13 from HyperFlash at 930276 to (size 13) HyperRam at 616916..616928 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930276 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616916 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_267_weights, size 576 from HyperFlash at 877248 to (size 576) HyperRam at 565248..565823 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 877248 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 565248 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1378, size 256 from HyperFlash at 905248 to (size 256) HyperRam at 592736..592991 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 905248 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592736 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Mul_scale, size 64 from HyperFlash at 922880 to (size 64) HyperRam at 609840..609903 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922880 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609840 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Mul_shift, size 64 from HyperFlash at 922944 to (size 64) HyperRam at 609904..609967 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 922944 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609904 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Infos, size 13 from HyperFlash at 930292 to (size 13) HyperRam at 616932..616944 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930292 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616932 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S267_Custom_infos, size 13 from HyperFlash at 930308 to (size 13) HyperRam at 616948..616960 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930308 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616948 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1381, size 256 from HyperFlash at 905504 to (size 256) HyperRam at 592992..593247 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 905504 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592992 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Mul_scale, size 64 from HyperFlash at 923008 to (size 64) HyperRam at 609968..610031 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923008 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609968 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Mul_shift, size 64 from HyperFlash at 923072 to (size 64) HyperRam at 610032..610095 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923072 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610032 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S270_Infos, size 13 from HyperFlash at 930324 to (size 13) HyperRam at 616964..616976 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930324 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616964 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_273_weights, size 64 from HyperFlash at 923136 to (size 64) HyperRam at 610096..610159 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923136 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610096 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_cls_preds_0_bias, size 4 from HyperFlash at 931020 to (size 4) HyperRam at 617660..617663 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931020 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617660 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Mul_scale, size 1 from HyperFlash at 931024 to (size 1) HyperRam at 617664..617664 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931024 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617664 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Mul_shift, size 1 from HyperFlash at 931028 to (size 1) HyperRam at 617668..617668 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931028 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617668 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Infos, size 13 from HyperFlash at 930340 to (size 13) HyperRam at 616980..616992 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930340 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616980 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_274_weights, size 576 from HyperFlash at 877824 to (size 576) HyperRam at 565824..566399 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 877824 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 565824 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1384, size 256 from HyperFlash at 905760 to (size 256) HyperRam at 593248..593503 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 905760 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593248 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_scale, size 64 from HyperFlash at 923200 to (size 64) HyperRam at 610160..610223 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923200 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610160 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_shift, size 64 from HyperFlash at 923264 to (size 64) HyperRam at 610224..610287 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923264 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610224 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Infos, size 13 from HyperFlash at 930356 to (size 13) HyperRam at 616996..617008 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930356 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616996 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Custom_infos, size 13 from HyperFlash at 930372 to (size 13) HyperRam at 617012..617024 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930372 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617012 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1387, size 256 from HyperFlash at 906016 to (size 256) HyperRam at 593504..593759 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 906016 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593504 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Mul_scale, size 64 from HyperFlash at 923328 to (size 64) HyperRam at 610288..610351 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923328 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610288 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Mul_shift, size 64 from HyperFlash at 923392 to (size 64) HyperRam at 610352..610415 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923392 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610352 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Infos, size 13 from HyperFlash at 930388 to (size 13) HyperRam at 617028..617040 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930388 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617028 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Custom_infos, size 13 from HyperFlash at 930404 to (size 13) HyperRam at 617044..617056 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930404 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617044 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_280_weights, size 576 from HyperFlash at 878400 to (size 576) HyperRam at 566400..566975 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 878400 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 566400 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1390, size 256 from HyperFlash at 906272 to (size 256) HyperRam at 593760..594015 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 906272 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593760 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Mul_scale, size 64 from HyperFlash at 923456 to (size 64) HyperRam at 610416..610479 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923456 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610416 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Mul_shift, size 64 from HyperFlash at 923520 to (size 64) HyperRam at 610480..610543 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923520 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610480 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Infos, size 13 from HyperFlash at 930420 to (size 13) HyperRam at 617060..617072 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930420 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617060 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Custom_infos, size 13 from HyperFlash at 930436 to (size 13) HyperRam at 617076..617088 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930436 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617076 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1393, size 256 from HyperFlash at 906528 to (size 256) HyperRam at 594016..594271 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 906528 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594016 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S286_Mul_scale, size 64 from HyperFlash at 923584 to (size 64) HyperRam at 610544..610607 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923584 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610544 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S286_Mul_shift, size 64 from HyperFlash at 923648 to (size 64) HyperRam at 610608..610671 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923648 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610608 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S286_Infos, size 13 from HyperFlash at 930452 to (size 13) HyperRam at 617092..617104 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930452 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617092 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S286_Custom_infos, size 13 from HyperFlash at 930468 to (size 13) HyperRam at 617108..617120 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930468 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617108 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_286_weights, size 256 from HyperFlash at 906784 to (size 256) HyperRam at 594272..594527 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 906784 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594272 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_reg_preds_0_bias, size 16 from HyperFlash at 930484 to (size 16) HyperRam at 617124..617139 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930484 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617124 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S289_Mul_scale, size 4 from HyperFlash at 931032 to (size 4) HyperRam at 617672..617675 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931032 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617672 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S289_Mul_shift, size 4 from HyperFlash at 931036 to (size 4) HyperRam at 617676..617679 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931036 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617676 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S289_Infos, size 13 from HyperFlash at 930500 to (size 13) HyperRam at 617140..617152 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930500 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617140 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_287_weights, size 64 from HyperFlash at 923712 to (size 64) HyperRam at 610672..610735 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923712 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610672 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_obj_preds_0_bias, size 4 from HyperFlash at 931040 to (size 4) HyperRam at 617680..617683 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931040 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617680 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S292_Mul_scale, size 1 from HyperFlash at 931044 to (size 1) HyperRam at 617684..617684 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931044 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617684 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S292_Mul_shift, size 1 from HyperFlash at 931048 to (size 1) HyperRam at 617688..617688 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931048 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617688 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S292_Infos, size 13 from HyperFlash at 930516 to (size 13) HyperRam at 617156..617168 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930516 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617156 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1396, size 256 from HyperFlash at 907040 to (size 256) HyperRam at 594528..594783 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 907040 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594528 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S297_Mul_scale, size 64 from HyperFlash at 923776 to (size 64) HyperRam at 610736..610799 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923776 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610736 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S297_Mul_shift, size 64 from HyperFlash at 923840 to (size 64) HyperRam at 610800..610863 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923840 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610800 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S297_Infos, size 13 from HyperFlash at 930532 to (size 13) HyperRam at 617172..617184 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930532 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617172 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S297_Custom_infos, size 17 from HyperFlash at 927960 to (size 17) HyperRam at 614792..614808 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927960 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614792 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_294_weights, size 576 from HyperFlash at 878976 to (size 576) HyperRam at 566976..567551 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 878976 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 566976 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1399, size 256 from HyperFlash at 907296 to (size 256) HyperRam at 594784..595039 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 907296 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594784 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S300_Mul_scale, size 64 from HyperFlash at 923904 to (size 64) HyperRam at 610864..610927 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923904 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610864 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S300_Mul_shift, size 64 from HyperFlash at 923968 to (size 64) HyperRam at 610928..610991 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 923968 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610928 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S300_Infos, size 13 from HyperFlash at 930548 to (size 13) HyperRam at 617188..617200 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930548 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617188 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S300_Custom_infos, size 17 from HyperFlash at 927980 to (size 17) HyperRam at 614812..614828 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 927980 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614812 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1402, size 256 from HyperFlash at 907552 to (size 256) HyperRam at 595040..595295 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 907552 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595040 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S303_Mul_scale, size 64 from HyperFlash at 924032 to (size 64) HyperRam at 610992..611055 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924032 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610992 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S303_Mul_shift, size 64 from HyperFlash at 924096 to (size 64) HyperRam at 611056..611119 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924096 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611056 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S303_Infos, size 13 from HyperFlash at 930564 to (size 13) HyperRam at 617204..617216 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930564 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617204 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S303_Custom_infos, size 17 from HyperFlash at 928000 to (size 17) HyperRam at 614832..614848 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928000 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614832 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_300_weights, size 576 from HyperFlash at 879552 to (size 576) HyperRam at 567552..568127 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 879552 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 567552 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1405, size 256 from HyperFlash at 907808 to (size 256) HyperRam at 595296..595551 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 907808 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595296 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S306_Mul_scale, size 64 from HyperFlash at 924160 to (size 64) HyperRam at 611120..611183 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924160 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611120 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S306_Mul_shift, size 64 from HyperFlash at 924224 to (size 64) HyperRam at 611184..611247 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924224 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611184 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S306_Infos, size 13 from HyperFlash at 930580 to (size 13) HyperRam at 617220..617232 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930580 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617220 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S306_Custom_infos, size 17 from HyperFlash at 928020 to (size 17) HyperRam at 614852..614868 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928020 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614852 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1408, size 256 from HyperFlash at 908064 to (size 256) HyperRam at 595552..595807 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 908064 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595552 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S309_Mul_scale, size 64 from HyperFlash at 924288 to (size 64) HyperRam at 611248..611311 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924288 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611248 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S309_Mul_shift, size 64 from HyperFlash at 924352 to (size 64) HyperRam at 611312..611375 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924352 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611312 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S309_Infos, size 13 from HyperFlash at 930596 to (size 13) HyperRam at 617236..617248 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930596 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617236 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_306_weights, size 64 from HyperFlash at 924416 to (size 64) HyperRam at 611376..611439 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924416 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611376 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_cls_preds_1_bias, size 4 from HyperFlash at 931052 to (size 4) HyperRam at 617692..617695 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931052 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617692 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S313_Mul_scale, size 1 from HyperFlash at 931056 to (size 1) HyperRam at 617696..617696 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931056 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617696 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S313_Mul_shift, size 1 from HyperFlash at 931060 to (size 1) HyperRam at 617700..617700 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931060 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617700 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S313_Infos, size 13 from HyperFlash at 930612 to (size 13) HyperRam at 617252..617264 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930612 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617252 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_307_weights, size 576 from HyperFlash at 880128 to (size 576) HyperRam at 568128..568703 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 880128 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 568128 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1411, size 256 from HyperFlash at 908320 to (size 256) HyperRam at 595808..596063 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 908320 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595808 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S316_Mul_scale, size 64 from HyperFlash at 924480 to (size 64) HyperRam at 611440..611503 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924480 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611440 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S316_Mul_shift, size 64 from HyperFlash at 924544 to (size 64) HyperRam at 611504..611567 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924544 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611504 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S316_Infos, size 13 from HyperFlash at 930628 to (size 13) HyperRam at 617268..617280 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930628 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617268 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S316_Custom_infos, size 13 from HyperFlash at 930644 to (size 13) HyperRam at 617284..617296 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930644 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617284 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1414, size 256 from HyperFlash at 908576 to (size 256) HyperRam at 596064..596319 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 908576 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596064 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S319_Mul_scale, size 64 from HyperFlash at 924608 to (size 64) HyperRam at 611568..611631 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924608 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611568 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S319_Mul_shift, size 64 from HyperFlash at 924672 to (size 64) HyperRam at 611632..611695 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924672 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611632 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S319_Infos, size 13 from HyperFlash at 930660 to (size 13) HyperRam at 617300..617312 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930660 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617300 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S319_Custom_infos, size 17 from HyperFlash at 928040 to (size 17) HyperRam at 614872..614888 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928040 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614872 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_313_weights, size 576 from HyperFlash at 880704 to (size 576) HyperRam at 568704..569279 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 880704 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 568704 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1417, size 256 from HyperFlash at 908832 to (size 256) HyperRam at 596320..596575 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 908832 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596320 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Mul_scale, size 64 from HyperFlash at 924736 to (size 64) HyperRam at 611696..611759 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924736 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611696 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Mul_shift, size 64 from HyperFlash at 924800 to (size 64) HyperRam at 611760..611823 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924800 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611760 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Infos, size 13 from HyperFlash at 930676 to (size 13) HyperRam at 617316..617328 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930676 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617316 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Custom_infos, size 17 from HyperFlash at 928060 to (size 17) HyperRam at 614892..614908 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928060 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614892 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1420, size 256 from HyperFlash at 909088 to (size 256) HyperRam at 596576..596831 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 909088 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596576 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_scale, size 64 from HyperFlash at 924864 to (size 64) HyperRam at 611824..611887 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924864 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611824 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_shift, size 64 from HyperFlash at 924928 to (size 64) HyperRam at 611888..611951 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924928 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611888 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Infos, size 13 from HyperFlash at 930692 to (size 13) HyperRam at 617332..617344 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930692 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617332 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Custom_infos, size 17 from HyperFlash at 928080 to (size 17) HyperRam at 614912..614928 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928080 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614912 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_319_weights, size 256 from HyperFlash at 909344 to (size 256) HyperRam at 596832..597087 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 909344 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596832 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_reg_preds_1_bias, size 16 from HyperFlash at 930708 to (size 16) HyperRam at 617348..617363 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930708 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617348 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_scale, size 4 from HyperFlash at 931064 to (size 4) HyperRam at 617704..617707 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931064 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617704 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_shift, size 4 from HyperFlash at 931068 to (size 4) HyperRam at 617708..617711 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931068 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617708 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Infos, size 13 from HyperFlash at 930724 to (size 13) HyperRam at 617364..617376 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930724 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617364 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_320_weights, size 64 from HyperFlash at 924992 to (size 64) HyperRam at 611952..612015 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 924992 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611952 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_obj_preds_1_bias, size 4 from HyperFlash at 931072 to (size 4) HyperRam at 617712..617715 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931072 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617712 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Mul_scale, size 1 from HyperFlash at 931076 to (size 1) HyperRam at 617716..617716 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931076 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617716 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Mul_shift, size 1 from HyperFlash at 931080 to (size 1) HyperRam at 617720..617720 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931080 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617720 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Infos, size 13 from HyperFlash at 930740 to (size 13) HyperRam at 617380..617392 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930740 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617380 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1423, size 256 from HyperFlash at 909600 to (size 256) HyperRam at 597088..597343 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 909600 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597088 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S336_Mul_scale, size 64 from HyperFlash at 925056 to (size 64) HyperRam at 612016..612079 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925056 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612016 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S336_Mul_shift, size 64 from HyperFlash at 925120 to (size 64) HyperRam at 612080..612143 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925120 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612080 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S336_Infos, size 13 from HyperFlash at 930756 to (size 13) HyperRam at 617396..617408 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930756 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617396 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S336_Custom_infos, size 17 from HyperFlash at 928100 to (size 17) HyperRam at 614932..614948 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928100 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614932 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_327_weights, size 576 from HyperFlash at 881280 to (size 576) HyperRam at 569280..569855 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 881280 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 569280 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1426, size 256 from HyperFlash at 909856 to (size 256) HyperRam at 597344..597599 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 909856 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597344 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S339_Mul_scale, size 64 from HyperFlash at 925184 to (size 64) HyperRam at 612144..612207 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925184 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612144 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S339_Mul_shift, size 64 from HyperFlash at 925248 to (size 64) HyperRam at 612208..612271 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925248 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612208 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S339_Infos, size 13 from HyperFlash at 930772 to (size 13) HyperRam at 617412..617424 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930772 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617412 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S339_Custom_infos, size 17 from HyperFlash at 928120 to (size 17) HyperRam at 614952..614968 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928120 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614952 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1429, size 256 from HyperFlash at 910112 to (size 256) HyperRam at 597600..597855 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 910112 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597600 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Mul_scale, size 64 from HyperFlash at 925312 to (size 64) HyperRam at 612272..612335 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925312 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612272 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Mul_shift, size 64 from HyperFlash at 925376 to (size 64) HyperRam at 612336..612399 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925376 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612336 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Infos, size 13 from HyperFlash at 930788 to (size 13) HyperRam at 617428..617440 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930788 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617428 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Custom_infos, size 17 from HyperFlash at 928140 to (size 17) HyperRam at 614972..614988 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928140 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614972 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_333_weights, size 576 from HyperFlash at 881856 to (size 576) HyperRam at 569856..570431 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 881856 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 569856 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1432, size 256 from HyperFlash at 910368 to (size 256) HyperRam at 597856..598111 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 910368 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597856 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Mul_scale, size 64 from HyperFlash at 925440 to (size 64) HyperRam at 612400..612463 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925440 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612400 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Mul_shift, size 64 from HyperFlash at 925504 to (size 64) HyperRam at 612464..612527 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925504 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612464 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Infos, size 13 from HyperFlash at 930804 to (size 13) HyperRam at 617444..617456 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930804 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617444 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S345_Custom_infos, size 17 from HyperFlash at 928160 to (size 17) HyperRam at 614992..615008 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928160 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614992 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1435, size 256 from HyperFlash at 910624 to (size 256) HyperRam at 598112..598367 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 910624 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598112 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S348_Mul_scale, size 64 from HyperFlash at 925568 to (size 64) HyperRam at 612528..612591 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925568 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612528 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S348_Mul_shift, size 64 from HyperFlash at 925632 to (size 64) HyperRam at 612592..612655 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925632 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612592 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S348_Infos, size 13 from HyperFlash at 930820 to (size 13) HyperRam at 617460..617472 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930820 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617460 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_339_weights, size 64 from HyperFlash at 925696 to (size 64) HyperRam at 612656..612719 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925696 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612656 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_cls_preds_2_bias, size 4 from HyperFlash at 931084 to (size 4) HyperRam at 617724..617727 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931084 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617724 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_scale, size 1 from HyperFlash at 931088 to (size 1) HyperRam at 617728..617728 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931088 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617728 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_shift, size 1 from HyperFlash at 931092 to (size 1) HyperRam at 617732..617732 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931092 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617732 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Infos, size 13 from HyperFlash at 930836 to (size 13) HyperRam at 617476..617488 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930836 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617476 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_340_weights, size 576 from HyperFlash at 882432 to (size 576) HyperRam at 570432..571007 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 882432 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 570432 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1438, size 256 from HyperFlash at 910880 to (size 256) HyperRam at 598368..598623 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 910880 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598368 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Mul_scale, size 64 from HyperFlash at 925760 to (size 64) HyperRam at 612720..612783 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925760 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612720 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Mul_shift, size 64 from HyperFlash at 925824 to (size 64) HyperRam at 612784..612847 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925824 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612784 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Infos, size 13 from HyperFlash at 930852 to (size 13) HyperRam at 617492..617504 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930852 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617492 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S355_Custom_infos, size 17 from HyperFlash at 928180 to (size 17) HyperRam at 615012..615028 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928180 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615012 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1441, size 256 from HyperFlash at 911136 to (size 256) HyperRam at 598624..598879 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 911136 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598624 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_scale, size 64 from HyperFlash at 925888 to (size 64) HyperRam at 612848..612911 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925888 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612848 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_shift, size 64 from HyperFlash at 925952 to (size 64) HyperRam at 612912..612975 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 925952 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612912 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Infos, size 13 from HyperFlash at 930868 to (size 13) HyperRam at 617508..617520 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930868 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617508 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Custom_infos, size 17 from HyperFlash at 928200 to (size 17) HyperRam at 615032..615048 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928200 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615032 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_346_weights, size 576 from HyperFlash at 883008 to (size 576) HyperRam at 571008..571583 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 883008 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 571008 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1444, size 256 from HyperFlash at 911392 to (size 256) HyperRam at 598880..599135 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 911392 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598880 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_scale, size 64 from HyperFlash at 926016 to (size 64) HyperRam at 612976..613039 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926016 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612976 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_shift, size 64 from HyperFlash at 926080 to (size 64) HyperRam at 613040..613103 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926080 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613040 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Infos, size 13 from HyperFlash at 930884 to (size 13) HyperRam at 617524..617536 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930884 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617524 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Custom_infos, size 17 from HyperFlash at 928220 to (size 17) HyperRam at 615052..615068 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928220 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615052 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_349_weights, size 4096 from HyperFlash at 843776 to (size 4096) HyperRam at 536576..540671 */
	{
		int Size = 4096, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 843776 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 536576 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant__1447, size 256 from HyperFlash at 911648 to (size 256) HyperRam at 599136..599391 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 911648 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599136 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Mul_scale, size 64 from HyperFlash at 926144 to (size 64) HyperRam at 613104..613167 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926144 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613104 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Mul_shift, size 64 from HyperFlash at 926208 to (size 64) HyperRam at 613168..613231 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926208 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613168 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Infos, size 13 from HyperFlash at 930900 to (size 13) HyperRam at 617540..617552 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930900 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617540 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Custom_infos, size 17 from HyperFlash at 928240 to (size 17) HyperRam at 615072..615088 */
	{
		int Size = 17, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928240 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615072 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_352_weights, size 256 from HyperFlash at 911904 to (size 256) HyperRam at 599392..599647 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 911904 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599392 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_reg_preds_2_bias, size 16 from HyperFlash at 930916 to (size 16) HyperRam at 617556..617571 */
	{
		int Size = 16, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930916 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617556 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Mul_scale, size 4 from HyperFlash at 931096 to (size 4) HyperRam at 617736..617739 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931096 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617736 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Mul_shift, size 4 from HyperFlash at 931100 to (size 4) HyperRam at 617740..617743 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931100 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617740 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Infos, size 13 from HyperFlash at 930932 to (size 13) HyperRam at 617572..617584 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930932 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617572 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Conv_353_weights, size 64 from HyperFlash at 926272 to (size 64) HyperRam at 613232..613295 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926272 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613232 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_head_obj_preds_2_bias, size 4 from HyperFlash at 931104 to (size 4) HyperRam at 617744..617747 */
	{
		int Size = 4, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931104 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617744 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Mul_scale, size 1 from HyperFlash at 931108 to (size 1) HyperRam at 617748..617748 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931108 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617748 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Mul_shift, size 1 from HyperFlash at 931112 to (size 1) HyperRam at 617752..617752 */
	{
		int Size = 1, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 931112 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617752 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Infos, size 13 from HyperFlash at 930948 to (size 13) HyperRam at 617588..617600 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 930948 + Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617588 + Base), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Static Moving Conv_0_weights, size 1728 from HyperFlash at 849920 to (size 1728) L2 at 309248..310975 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 849920), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 309248), 1728, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Constant__1138, size 64 from HyperFlash at 919104 to (size 64) L2 at 312912..312975 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919104), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312912), 64, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S3_Mul_scale, size 16 from HyperFlash at 928260 to (size 16) L2 at 313168..313183 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928260), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313168), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S3_Mul_shift, size 16 from HyperFlash at 928276 to (size 16) L2 at 313184..313199 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928276), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313184), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S3_Infos, size 13 from HyperFlash at 928292 to (size 13) L2 at 313200..313212 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928292), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313200), 13, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S3_Custom_infos, size 13 from HyperFlash at 928308 to (size 13) L2 at 313216..313228 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928308), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313216), 13, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_3_weights, size 144 from HyperFlash at 912160 to (size 144) L2 at 312512..312655 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912160), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312512), 144, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Constant__1141, size 64 from HyperFlash at 919168 to (size 64) L2 at 312976..313039 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 919168), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312976), 64, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S6_Mul_scale, size 16 from HyperFlash at 928324 to (size 16) L2 at 313232..313247 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928324), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313232), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S6_Mul_shift, size 16 from HyperFlash at 928340 to (size 16) L2 at 313248..313263 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928340), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313248), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S6_Infos, size 13 from HyperFlash at 928356 to (size 13) L2 at 313264..313276 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928356), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313264), 13, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S6_Custom_infos, size 16 from HyperFlash at 928372 to (size 16) L2 at 313280..313295 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928372), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313280), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_6_weights, size 512 from HyperFlash at 883584 to (size 512) L2 at 312000..312511 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 883584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312000), 512, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Constant__1144, size 128 from HyperFlash at 912448 to (size 128) L2 at 312656..312783 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912448), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312656), 128, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S9_Mul_scale, size 32 from HyperFlash at 926336 to (size 32) L2 at 313040..313071 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926336), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313040), 32, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S9_Mul_shift, size 32 from HyperFlash at 926368 to (size 32) L2 at 313072..313103 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926368), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313072), 32, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S9_Infos, size 13 from HyperFlash at 928388 to (size 13) L2 at 313296..313308 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928388), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313296), 13, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S9_Custom_infos, size 16 from HyperFlash at 928404 to (size 16) L2 at 313312..313327 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928404), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313312), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_9_weights, size 1024 from HyperFlash at 856256 to (size 1024) L2 at 310976..311999 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 856256), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 310976), 1024, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Constant__1147, size 128 from HyperFlash at 912576 to (size 128) L2 at 312784..312911 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 912576), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 312784), 128, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S12_Mul_scale, size 32 from HyperFlash at 926400 to (size 32) L2 at 313104..313135 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926400), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313104), 32, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S12_Mul_shift, size 32 from HyperFlash at 926432 to (size 32) L2 at 313136..313167 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 926432), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313136), 32, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S12_Infos, size 13 from HyperFlash at 928420 to (size 13) L2 at 313328..313340 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928420), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313328), 13, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S12_Custom_infos, size 16 from HyperFlash at 928436 to (size 16) L2 at 313344..313359 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928436), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313344), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving S17_Mul_scale, size 16 from HyperFlash at 928452 to (size 16) L2 at 426544..426559 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 928452), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 426544), 16, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_29_weights, size 288 from HyperFlash at 893312 to (size 288) L2 at 426256..426543 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 893312), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 426256), 288, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_32_weights, size 2048 from HyperFlash at 847872 to (size 2048) L2 at 307200..309247 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 847872), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 307200), 2048, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_35_weights, size 4096 from HyperFlash at 737280 to (size 4096) L2 at 212992..217087 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 737280), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 212992), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_72_weights, size 4096 from HyperFlash at 741376 to (size 4096) L2 at 217088..221183 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 741376), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 217088), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_78_weights, size 8192 from HyperFlash at 704512 to (size 8192) L2 at 180224..188415 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 704512), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 180224), 8192, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_81_weights, size 16384 from HyperFlash at 524288 to (size 16384) L2 at 0..16383 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 524288), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 0), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_87_weights, size 4096 from HyperFlash at 745472 to (size 4096) L2 at 221184..225279 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 745472), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 221184), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_93_weights, size 4096 from HyperFlash at 749568 to (size 4096) L2 at 225280..229375 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 749568), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 225280), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_97_weights, size 4096 from HyperFlash at 753664 to (size 4096) L2 at 229376..233471 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 753664), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 229376), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_103_weights, size 4096 from HyperFlash at 757760 to (size 4096) L2 at 233472..237567 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 757760), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 233472), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_107_weights, size 4096 from HyperFlash at 761856 to (size 4096) L2 at 237568..241663 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 761856), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 237568), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_113_weights, size 4096 from HyperFlash at 765952 to (size 4096) L2 at 241664..245759 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 765952), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 241664), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_118_weights, size 16384 from HyperFlash at 540672 to (size 16384) L2 at 16384..32767 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 540672), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 16384), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_121_weights, size 1152 from HyperFlash at 851648 to (size 1152) L2 at 423952..425103 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 851648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 423952), 1152, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_124_weights, size 32768 from HyperFlash at 393216 to (size 32768) L2 at 378896..411663 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 393216), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 378896), 32768, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_137_weights, size 65536 from HyperFlash at 131072 to (size 65536) L2 at 313360..378895 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 131072), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 313360), 65536, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_143_weights, size 16384 from HyperFlash at 557056 to (size 16384) L2 at 32768..49151 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 557056), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 32768), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_146_weights, size 1152 from HyperFlash at 852800 to (size 1152) L2 at 425104..426255 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 852800), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 425104), 1152, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_149_weights, size 16384 from HyperFlash at 573440 to (size 16384) L2 at 49152..65535 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 573440), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 49152), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_168_weights, size 4096 from HyperFlash at 770048 to (size 4096) L2 at 245760..249855 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 770048), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 245760), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_174_weights, size 4096 from HyperFlash at 774144 to (size 4096) L2 at 249856..253951 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 774144), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 249856), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_178_weights, size 16384 from HyperFlash at 589824 to (size 16384) L2 at 65536..81919 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 589824), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 65536), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_181_weights, size 8192 from HyperFlash at 712704 to (size 8192) L2 at 188416..196607 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 712704), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 188416), 8192, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_187_weights, size 8192 from HyperFlash at 720896 to (size 8192) L2 at 196608..204799 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 720896), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 196608), 8192, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_203_weights, size 4096 from HyperFlash at 778240 to (size 4096) L2 at 253952..258047 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 778240), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 253952), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_209_weights, size 4096 from HyperFlash at 782336 to (size 4096) L2 at 258048..262143 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 782336), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 258048), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_213_weights, size 16384 from HyperFlash at 606208 to (size 16384) L2 at 81920..98303 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 606208), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 81920), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_219_weights, size 4096 from HyperFlash at 786432 to (size 4096) L2 at 262144..266239 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 786432), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 262144), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_225_weights, size 4096 from HyperFlash at 790528 to (size 4096) L2 at 266240..270335 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 790528), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 266240), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_229_weights, size 16384 from HyperFlash at 622592 to (size 16384) L2 at 98304..114687 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 622592), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 98304), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_235_weights, size 16384 from HyperFlash at 638976 to (size 16384) L2 at 114688..131071 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 638976), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 114688), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_245_weights, size 16384 from HyperFlash at 655360 to (size 16384) L2 at 131072..147455 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 655360), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 131072), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_251_weights, size 16384 from HyperFlash at 671744 to (size 16384) L2 at 147456..163839 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 671744), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 147456), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_258_weights, size 4096 from HyperFlash at 794624 to (size 4096) L2 at 270336..274431 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 794624), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 270336), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_264_weights, size 4096 from HyperFlash at 798720 to (size 4096) L2 at 274432..278527 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 798720), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 274432), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_270_weights, size 4096 from HyperFlash at 802816 to (size 4096) L2 at 278528..282623 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 802816), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 278528), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_277_weights, size 4096 from HyperFlash at 806912 to (size 4096) L2 at 282624..286719 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 806912), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 282624), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_283_weights, size 4096 from HyperFlash at 811008 to (size 4096) L2 at 286720..290815 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 811008), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 286720), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_291_weights, size 8192 from HyperFlash at 729088 to (size 8192) L2 at 204800..212991 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 729088), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 204800), 8192, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_297_weights, size 4096 from HyperFlash at 815104 to (size 4096) L2 at 290816..294911 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 815104), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 290816), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_303_weights, size 4096 from HyperFlash at 819200 to (size 4096) L2 at 294912..299007 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 819200), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 294912), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_310_weights, size 4096 from HyperFlash at 823296 to (size 4096) L2 at 299008..303103 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 823296), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 299008), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_316_weights, size 4096 from HyperFlash at 827392 to (size 4096) L2 at 303104..307199 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 827392), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 303104), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_324_weights, size 16384 from HyperFlash at 688128 to (size 16384) L2 at 163840..180223 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 688128), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 163840), 16384, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_330_weights, size 4096 from HyperFlash at 831488 to (size 4096) L2 at 411664..415759 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 831488), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 411664), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_336_weights, size 4096 from HyperFlash at 835584 to (size 4096) L2 at 415760..419855 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 835584), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 415760), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	/* Static Moving Conv_343_weights, size 4096 from HyperFlash at 839680 to (size 4096) L2 at 419856..423951 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) model_L3_Flash + 839680), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) model_L2_Memory + 419856), 4096, 0, UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, UchanHF1);
	Input_1 = (signed char * __restrict__) (model_L2_Memory_Dyn + 0);
	return 0;
}
int modelCNN_Destruct()

{
	AT_HYPERRAM_FREE(&HyperRam, model_L3_Memory, 617756);
	AT_L2_FREE(0, model_L2_Memory, 426560);
	AT_L2_FREE(0, model_L2_Memory_Dyn, 573440);
	AT_L1_FREE(0, model_L1_Memory, 115696);
	AT_HYPERRAM_CLOSE(&HyperRam);
	AT_HYPERFLASH_FS_CLOSE(&HyperFlash);
	Input_1 = 0;
	return 0;
}
int modelCNN_Memory(int Which)

{
	switch (Which) {
		case 0: return 115696; /* L1 Memory */
		case 1: return 426560; /* L2 Memory, permanent */
		case 2: return 573440; /* L2 Memory, dynamic */
		case 3: return 617756; /* L3 Memory, permanent */
		case 4: return 0; /* L3 Memory, dynamic */
	}
	return 0;
}
unsigned int AT_GraphPerf[137];
unsigned int AT_GraphPerf_CNN_Total = 0;
unsigned int AT_GraphOperInfosNames[137] = {
	35717120,
	819200,
	2621440,
	5242880,
	81920,
	1310720,
	819200,
	1310720,
	81920,
	5242880,
	409600,
	2621440,
	5242880,
	40960,
	1310720,
	409600,
	1310720,
	40960,
	40960,
	1310720,
	409600,
	1310720,
	40960,
	1310720,
	409600,
	1310720,
	40960,
	5242880,
	204800,
	2621440,
	5242880,
	20480,
	1310720,
	204800,
	1310720,
	20480,
	20480,
	1310720,
	204800,
	1310720,
	20480,
	1310720,
	204800,
	1310720,
	20480,
	5242880,
	102400,
	2621440,
	2621440,
	1730560,
	256000,
	829440,
	10485760,
	5242880,
	10240,
	1310720,
	102400,
	1310720,
	10240,
	5242880,
	2621440,
	491520,
	10485760,
	20480,
	1310720,
	204800,
	1310720,
	20480,
	5242880,
	2621440,
	983040,
	81920,
	10485760,
	40960,
	1310720,
	409600,
	1310720,
	40960,
	5242880,
	204800,
	1310720,
	5242880,
	20480,
	1310720,
	204800,
	1310720,
	5242880,
	102400,
	1310720,
	20480,
	5242880,
	10240,
	1310720,
	102400,
	1310720,
	5242880,
	1310720,
	51200,
	327680,
	51200,
	327680,
	5120,
	5120,
	51200,
	327680,
	51200,
	327680,
	5120,
	20480,
	2621440,
	204800,
	1310720,
	204800,
	1310720,
	20480,
	20480,
	204800,
	1310720,
	204800,
	1310720,
	20480,
	81920,
	5242880,
	819200,
	5242880,
	819200,
	5242880,
	81920,
	81920,
	819200,
	5242880,
	819200,
	5242880,
	81920,
	327680,
	10080,
	0,
};
char *AT_GraphNodeNames[137] = {
	"S3_Conv2d_16x12x3x3_Custom",
	"S6_Conv2d_16x1x3x3_Custom",
	"S9_Conv2d_32x16x1x1_Custom",
	"S12_Conv2d_32x32x1x1_Custom",
	"S14_Op_Conv_9_split_copy",
	"S17_Conv2d_16x16x1x1_Custom",
	"S20_Conv2d_16x1x3x3_Custom",
	"S23_Conv2d_16x16x1x1",
	"S24_Op_expr_0",
	"S28_Conv2d_32x32x1x1_Custom",
	"S31_Conv2d_32x1x3x3_Custom",
	"S34_Conv2d_64x32x1x1_Custom",
	"S37_Conv2d_64x64x1x1_Custom",
	"S39_Op_Conv_41_fusion_qin0",
	"S43_Conv2d_32x32x1x1_Custom",
	"S46_Conv2d_32x1x3x3_Custom",
	"S49_Conv2d_32x32x1x1",
	"S40_Op_Conv_35_split_copy",
	"S50_Op_expr_1",
	"S53_Conv2d_32x32x1x1_Custom",
	"S56_Conv2d_32x1x3x3_Custom",
	"S59_Conv2d_32x32x1x1_Custom",
	"S60_MatAdd_32x32x40",
	"S63_Conv2d_32x32x1x1_Custom",
	"S66_Conv2d_32x1x3x3_Custom",
	"S69_Conv2d_32x32x1x1_Custom",
	"S70_MatAdd_32x32x40",
	"S74_Conv2d_64x64x1x1_Custom",
	"S77_Conv2d_64x1x3x3_Custom",
	"S80_Conv2d_128x64x1x1_Custom",
	"S83_Conv2d_128x128x1x1_Custom",
	"S85_Op_Conv_87_fusion_qin0",
	"S89_Conv2d_64x64x1x1_Custom",
	"S92_Conv2d_64x1x3x3_Custom",
	"S95_Conv2d_64x64x1x1",
	"S86_Op_Conv_81_split_copy",
	"S96_Op_expr_2",
	"S99_Conv2d_64x64x1x1_Custom",
	"S102_Conv2d_64x1x3x3_Custom",
	"S105_Conv2d_64x64x1x1_Custom",
	"S106_MatAdd_64x16x20",
	"S109_Conv2d_64x64x1x1_Custom",
	"S112_Conv2d_64x1x3x3_Custom",
	"S115_Conv2d_64x64x1x1_Custom",
	"S116_MatAdd_64x16x20",
	"S120_Conv2d_128x128x1x1_Custom",
	"S123_Conv2d_128x1x3x3_Custom",
	"S126_Conv2d_256x128x1x1_Custom",
	"S129_Conv2d_128x256x1x1_Custom",
	"S130_MaxPool_13x13",
	"S131_MaxPool_5x5",
	"S132_MaxPool_9x9",
	"S136_Conv2d_256x512x1x1_Custom",
	"S139_Conv2d_256x256x1x1_Custom",
	"S141_Op_Conv_143_fusion_qin0",
	"S145_Conv2d_128x128x1x1_Custom",
	"S148_Conv2d_128x1x3x3_Custom",
	"S151_Conv2d_128x128x1x1_Custom",
	"S142_Op_Conv_137_split_copy",
	"S155_Conv2d_256x256x1x1_Custom",
	"S158_Conv2d_128x256x1x1_Custom",
	"S159_Op_Resize_160",
	"S163_Conv2d_128x256x1x1_Custom",
	"S165_Op_Conv_168_fusion_qin0",
	"S169_Conv2d_64x64x1x1_Custom",
	"S172_Conv2d_64x1x3x3_Custom",
	"S175_Conv2d_64x64x1x1_Custom",
	"S166_Op_Conv_162_split_copy",
	"S179_Conv2d_128x128x1x1_Custom",
	"S182_Conv2d_64x128x1x1_Custom",
	"S183_Op_Resize_185",
	"S184_Op_Concat_186_qin0",
	"S188_Conv2d_64x128x1x1_Custom",
	"S190_Op_Conv_193_fusion_qin0",
	"S194_Conv2d_32x32x1x1_Custom",
	"S197_Conv2d_32x1x3x3_Custom",
	"S200_Conv2d_32x32x1x1_Custom",
	"S191_Op_Conv_187_split_copy",
	"S204_Conv2d_64x64x1x1_Custom",
	"S207_Conv2d_64x1x3x3_Custom",
	"S210_Conv2d_64x64x1x1_Custom",
	"S214_Conv2d_128x128x1x1_Custom",
	"S216_Op_Conv_213_split_copy",
	"S219_Conv2d_64x64x1x1_Custom",
	"S222_Conv2d_64x1x3x3_Custom",
	"S225_Conv2d_64x64x1x1_Custom",
	"S229_Conv2d_128x128x1x1_Custom",
	"S232_Conv2d_128x1x3x3_Custom",
	"S235_Conv2d_128x128x1x1_Custom",
	"S237_Op_Conv_239_fusion_qin0",
	"S240_Conv2d_256x256x1x1_Custom",
	"S242_Op_Conv_239_split_copy",
	"S245_Conv2d_128x128x1x1_Custom",
	"S248_Conv2d_128x1x3x3_Custom",
	"S251_Conv2d_128x128x1x1_Custom",
	"S255_Conv2d_256x256x1x1_Custom",
	"S336_Conv2d_64x256x1x1_Custom",
	"S339_Conv2d_64x1x3x3_Custom",
	"S342_Conv2d_64x64x1x1_Custom",
	"S345_Conv2d_64x1x3x3_Custom",
	"S348_Conv2d_64x64x1x1",
	"S349_Op_expr_78",
	"S352_Conv2d_1x64x1x1_Sigmoid",
	"S355_Conv2d_64x1x3x3_Custom",
	"S358_Conv2d_64x64x1x1_Custom",
	"S361_Conv2d_64x1x3x3_Custom",
	"S364_Conv2d_64x64x1x1_Custom",
	"S370_Conv2d_1x64x1x1_Sigmoid",
	"S367_Conv2d_4x64x1x1",
	"S297_Conv2d_64x128x1x1_Custom",
	"S300_Conv2d_64x1x3x3_Custom",
	"S303_Conv2d_64x64x1x1_Custom",
	"S306_Conv2d_64x1x3x3_Custom",
	"S309_Conv2d_64x64x1x1",
	"S310_Op_expr_68",
	"S313_Conv2d_1x64x1x1_Sigmoid",
	"S316_Conv2d_64x1x3x3_Custom",
	"S319_Conv2d_64x64x1x1_Custom",
	"S322_Conv2d_64x1x3x3_Custom",
	"S325_Conv2d_64x64x1x1_Custom",
	"S331_Conv2d_1x64x1x1_Sigmoid",
	"S328_Conv2d_4x64x1x1",
	"S258_Conv2d_64x64x1x1_Custom",
	"S261_Conv2d_64x1x3x3_Custom",
	"S264_Conv2d_64x64x1x1_Custom",
	"S267_Conv2d_64x1x3x3_Custom",
	"S270_Conv2d_64x64x1x1",
	"S271_Op_expr_57",
	"S274_Conv2d_1x64x1x1_Sigmoid",
	"S277_Conv2d_64x1x3x3_Custom",
	"S280_Conv2d_64x64x1x1_Custom",
	"S283_Conv2d_64x1x3x3_Custom",
	"S286_Conv2d_64x64x1x1_Custom",
	"S292_Conv2d_1x64x1x1_Sigmoid",
	"S289_Conv2d_4x64x1x1",
	"S373_Concat",
	"IO_Wait",
};
signed char * __restrict__ Input_1;
int modelCNN(
		signed char * __restrict__ Output_1)

{
	unsigned int Start_IO;
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	AT_HYPERRAM_CL_EVENT _UchanHR0, *UchanHR0 = &_UchanHR0;
	AT_HYPERRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_HYPERRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_HYPERRAM_CL_EVENT _UchanHR3, *UchanHR3 = &_UchanHR3;
	AT_HYPERRAM_CL_EVENT _UchanHR4, *UchanHR4 = &_UchanHR4;
	AT_HYPERRAM_CL_EVENT _UchanHR5, *UchanHR5 = &_UchanHR5;
	AT_HYPERRAM_CL_EVENT _UchanHR6, *UchanHR6 = &_UchanHR6;
	AT_HYPERRAM_CL_EVENT _UchanHR7, *UchanHR7 = &_UchanHR7;
	AT_HYPERRAM_CL_EVENT _UchanHR8, *UchanHR8 = &_UchanHR8;
	AT_HYPERRAM_CL_EVENT _UchanHR9, *UchanHR9 = &_UchanHR9;
	AT_HYPERRAM_CL_EVENT _UchanHR10, *UchanHR10 = &_UchanHR10;
	AT_HYPERRAM_CL_EVENT _UchanHR11, *UchanHR11 = &_UchanHR11;
	AT_HYPERRAM_CL_EVENT _UchanHR12, *UchanHR12 = &_UchanHR12;
	AT_HYPERRAM_CL_EVENT _UchanHR13, *UchanHR13 = &_UchanHR13;
	AT_HYPERRAM_CL_EVENT _UchanHR14, *UchanHR14 = &_UchanHR14;
	AT_HYPERRAM_CL_EVENT _UchanHR15, *UchanHR15 = &_UchanHR15;
	AT_HYPERRAM_CL_EVENT _UchanHR16, *UchanHR16 = &_UchanHR16;
	AT_HYPERRAM_CL_EVENT _UchanHR17, *UchanHR17 = &_UchanHR17;
	AT_HYPERRAM_CL_EVENT _UchanHR18, *UchanHR18 = &_UchanHR18;
	AT_HYPERRAM_CL_EVENT _UchanHR19, *UchanHR19 = &_UchanHR19;
	AT_HYPERRAM_CL_EVENT _UchanHR20, *UchanHR20 = &_UchanHR20;
	AT_HYPERRAM_CL_EVENT _UchanHR21, *UchanHR21 = &_UchanHR21;
	AT_HYPERRAM_CL_EVENT _UchanHR22, *UchanHR22 = &_UchanHR22;
	AT_HYPERRAM_CL_EVENT _UchanHR23, *UchanHR23 = &_UchanHR23;
	AT_HYPERRAM_CL_EVENT _UchanHR24, *UchanHR24 = &_UchanHR24;
	AT_HYPERRAM_CL_EVENT _UchanHR25, *UchanHR25 = &_UchanHR25;
	AT_HYPERRAM_CL_EVENT _UchanHR26, *UchanHR26 = &_UchanHR26;
	AT_HYPERRAM_CL_EVENT _UchanHR27, *UchanHR27 = &_UchanHR27;
	AT_HYPERRAM_CL_EVENT _UchanHR28, *UchanHR28 = &_UchanHR28;
	AT_HYPERRAM_CL_EVENT _UchanHR29, *UchanHR29 = &_UchanHR29;
	AT_HYPERRAM_CL_EVENT _UchanHR30, *UchanHR30 = &_UchanHR30;
	AT_HYPERRAM_CL_EVENT _UchanHR31, *UchanHR31 = &_UchanHR31;
	AT_GraphPerf[0] = gap_cl_readhwtimer();
	AT_GraphPerf[136] = 0;
	S3_Conv2d_16x12x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (model_L2_Memory+309248)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory+312912)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+313168)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+313184)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+313200)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory+313216)) /* CustomInfos */
	);
	AT_GraphPerf[0] = gap_cl_readhwtimer() - AT_GraphPerf[0];
	AT_GraphPerf[1] = gap_cl_readhwtimer();
	S6_Conv2d_16x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) (model_L2_Memory+312512)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory+312976)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+313232)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+313248)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+313264)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory+313280)) /* CustomInfos */
	);
	AT_GraphPerf[1] = gap_cl_readhwtimer() - AT_GraphPerf[1];
	/* Moving Conv_18_weights (1/1), size 144 from HyperRam at 599648 to (size 144) L2 at 918080 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599648), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491520), 144, 0, UchanHR0);
	/* Moving Constant__1156 (1/1), size 64 from HyperRam at 606256 to (size 64) L2 at 918224 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606256), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491664), 64, 0, UchanHR1);
	/* Moving S20_Mul_scale (1/1), size 16 from HyperRam at 615156 to (size 16) L2 at 918288 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615156), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491728), 16, 0, UchanHR2);
	/* Moving S20_Mul_shift (1/1), size 16 from HyperRam at 615172 to (size 16) L2 at 918304 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615172), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491744), 16, 0, UchanHR3);
	/* Moving S20_Infos (1/1), size 13 from HyperRam at 615188 to (size 13) L2 at 918320 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615188), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491760), 13, 0, UchanHR4);
	/* Moving S20_Custom_infos (1/1), size 16 from HyperRam at 615204 to (size 16) L2 at 918336 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615204), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491776), 16, 0, UchanHR5);
	/* Moving S23_Mul_scale (1/1), size 16 from HyperRam at 615220 to (size 16) L2 at 918400 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615220), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491840), 16, 0, UchanHR6);
	/* Moving S23_Mul_shift (1/1), size 16 from HyperRam at 615236 to (size 16) L2 at 918416 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615236), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491856), 16, 0, UchanHR7);
	/* Moving S23_Infos (1/1), size 13 from HyperRam at 615252 to (size 13) L2 at 918432 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615252), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491872), 13, 0, UchanHR8);
	AT_GraphPerf[2] = gap_cl_readhwtimer();
	S9_Conv2d_32x16x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+312000)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory+312656)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+313040)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+313072)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+313296)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory+313312)) /* CustomInfos */
	);
	AT_GraphPerf[2] = gap_cl_readhwtimer() - AT_GraphPerf[2];
	AT_GraphPerf[3] = gap_cl_readhwtimer();
	S12_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+310976)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory+312784)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+313104)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+313136)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+313328)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory+313344)) /* CustomInfos */
	);
	AT_GraphPerf[3] = gap_cl_readhwtimer() - AT_GraphPerf[3];
	/* Moving Conv_15_weights (1/1), size 256 from HyperRam at 582240 to (size 256) L2 at 672320 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582240), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 256, 0, UchanHR9);
	/* Moving Constant__1153 (1/1), size 64 from HyperRam at 606192 to (size 64) L2 at 672576 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606192), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246016), 64, 0, UchanHR10);
	/* Moving S17_Mul_shift (1/1), size 16 from HyperRam at 615108 to (size 16) L2 at 672656 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615108), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246096), 16, 0, UchanHR11);
	/* Moving S17_Infos (1/1), size 13 from HyperRam at 615124 to (size 13) L2 at 672672 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615124), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246112), 13, 0, UchanHR12);
	/* Moving S17_Custom_infos (1/1), size 13 from HyperRam at 615140 to (size 13) L2 at 672688 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615140), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246128), 13, 0, UchanHR13);
	AT_GraphPerf[4] = gap_cl_readhwtimer();
	S14_Op_Conv_9_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+0) + 81920)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+327680) + 81920)) /* Out */
	);
	AT_GraphPerf[4] = gap_cl_readhwtimer() - AT_GraphPerf[4];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_15_weights using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of Constant__1153 using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S17_Mul_shift using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S17_Infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S17_Custom_infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	AT_GraphPerf[5] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[5] - Start_IO;
	S17_Conv2d_16x16x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246016)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+426544)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246096)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246112)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246128)) /* CustomInfos */
	);
	AT_GraphPerf[5] = gap_cl_readhwtimer() - AT_GraphPerf[5];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_18_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1156 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S20_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S20_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S20_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S20_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[6] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[6] - Start_IO;
	S20_Conv2d_16x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491520)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+491664)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+491728)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491744)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491760)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491776)) /* CustomInfos */
	);
	AT_GraphPerf[6] = gap_cl_readhwtimer() - AT_GraphPerf[6];
	/* Moving Conv_21_weights (1/1), size 256 from HyperRam at 582496 to (size 256) L2 at 918080 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582496), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491520), 256, 0, UchanHR0);
	/* Moving Constant__1159 (1/1), size 64 from HyperRam at 606320 to (size 64) L2 at 918336 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606320), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 491776), 64, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_21_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1159 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S23_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S23_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S23_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	AT_GraphPerf[7] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[7] - Start_IO;
	S23_Conv2d_16x16x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491520)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+491776)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+491840)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491856)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+491872)) /* Infos */
	);
	AT_GraphPerf[7] = gap_cl_readhwtimer() - AT_GraphPerf[7];
	AT_GraphPerf[8] = gap_cl_readhwtimer();
	S24_Op_expr_0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* expr_0_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* expr_0_in_1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+327680)) /* expr_0_out_0 */
	);
	AT_GraphPerf[8] = gap_cl_readhwtimer() - AT_GraphPerf[8];
	/* Moving Conv_26_weights (1/1), size 1024 from HyperRam at 545280 to (size 1024) L2 at 590400 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 545280), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 1024, 0, UchanHR0);
	/* Moving Constant__1162 (1/1), size 128 from HyperRam at 599792 to (size 128) L2 at 591424 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599792), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164864), 128, 0, UchanHR1);
	/* Moving S28_Mul_scale (1/1), size 32 from HyperRam at 613296 to (size 32) L2 at 591552 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613296), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164992), 32, 0, UchanHR2);
	/* Moving S28_Mul_shift (1/1), size 32 from HyperRam at 613328 to (size 32) L2 at 591584 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613328), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165024), 32, 0, UchanHR3);
	/* Moving S28_Infos (1/1), size 13 from HyperRam at 615268 to (size 13) L2 at 591616 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615268), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165056), 13, 0, UchanHR4);
	/* Moving S28_Custom_infos (1/1), size 13 from HyperRam at 615284 to (size 13) L2 at 591632 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615284), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165072), 13, 0, UchanHR5);
	/* Moving Constant__1165 (1/1), size 128 from HyperRam at 599920 to (size 128) L2 at 631904 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599920), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205344), 128, 0, UchanHR6);
	/* Moving S31_Mul_scale (1/1), size 32 from HyperRam at 613360 to (size 32) L2 at 632160 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613360), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205600), 32, 0, UchanHR7);
	/* Moving S31_Mul_shift (1/1), size 32 from HyperRam at 613392 to (size 32) L2 at 632192 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613392), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205632), 32, 0, UchanHR8);
	/* Moving S31_Infos (1/1), size 13 from HyperRam at 615300 to (size 13) L2 at 632224 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615300), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205664), 13, 0, UchanHR9);
	/* Moving S31_Custom_infos (1/1), size 13 from HyperRam at 615316 to (size 13) L2 at 632240 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615316), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205680), 13, 0, UchanHR10);
	/* Moving Constant__1168 (1/1), size 256 from HyperRam at 582752 to (size 256) L2 at 631648 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 582752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205088), 256, 0, UchanHR11);
	/* Moving S34_Mul_scale (1/1), size 64 from HyperRam at 606384 to (size 64) L2 at 632032 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606384), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205472), 64, 0, UchanHR12);
	/* Moving S34_Mul_shift (1/1), size 64 from HyperRam at 606448 to (size 64) L2 at 632096 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606448), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205536), 64, 0, UchanHR13);
	/* Moving S34_Infos (1/1), size 13 from HyperRam at 615332 to (size 13) L2 at 632256 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615332), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205696), 13, 0, UchanHR14);
	/* Moving S34_Custom_infos (1/1), size 13 from HyperRam at 615348 to (size 13) L2 at 632272 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615348), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205712), 13, 0, UchanHR15);
	/* Moving Constant__1171 (1/1), size 256 from HyperRam at 583008 to (size 256) L2 at 631360 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583008), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 204800), 256, 0, UchanHR16);
	/* Moving S37_Infos (1/1), size 13 from HyperRam at 615364 to (size 13) L2 at 631616 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615364), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205056), 13, 0, UchanHR17);
	/* Moving S37_Custom_infos (1/1), size 13 from HyperRam at 615380 to (size 13) L2 at 631632 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615380), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205072), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_26_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1162 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S28_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S28_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S28_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S28_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[9] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[9] - Start_IO;
	S28_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+327680)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+164864)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+164992)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165024)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165056)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165072)) /* CustomInfos */
	);
	AT_GraphPerf[9] = gap_cl_readhwtimer() - AT_GraphPerf[9];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1165 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S31_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S31_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S31_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S31_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[10] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[10] - Start_IO;
	S31_Conv2d_32x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (model_L2_Memory+426256)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+205344)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+205600)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205632)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205664)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205680)) /* CustomInfos */
	);
	AT_GraphPerf[10] = gap_cl_readhwtimer() - AT_GraphPerf[10];
	/* Moving S37_Mul_scale (1/1), size 64 from HyperRam at 606512 to (size 64) L2 at 631904 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606512), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205344), 64, 0, UchanHR0);
	/* Moving S37_Mul_shift (1/1), size 64 from HyperRam at 606576 to (size 64) L2 at 631968 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606576), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205408), 64, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1168 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S34_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S34_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S34_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S34_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[11] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[11] - Start_IO;
	S34_Conv2d_64x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+307200)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+205088)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+205472)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205536)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205696)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205712)) /* CustomInfos */
	);
	AT_GraphPerf[11] = gap_cl_readhwtimer() - AT_GraphPerf[11];
	/* Moving S39_Infos (1/1), size 8 from HyperRam at 617604 to (size 8) L2 at 591424 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617604), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164864), 8, 0, UchanHR2);
	/* Moving Conv_41_weights (1/1), size 1024 from HyperRam at 546304 to (size 1024) L2 at 590400 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 546304), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 1024, 0, UchanHR3);
	/* Moving Constant__1177 (1/1), size 128 from HyperRam at 600048 to (size 128) L2 at 591712 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600048), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165152), 128, 0, UchanHR4);
	/* Moving S43_Mul_scale (1/1), size 32 from HyperRam at 613424 to (size 32) L2 at 591968 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613424), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165408), 32, 0, UchanHR5);
	/* Moving S43_Mul_shift (1/1), size 32 from HyperRam at 613456 to (size 32) L2 at 592000 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613456), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165440), 32, 0, UchanHR6);
	/* Moving S43_Infos (1/1), size 13 from HyperRam at 615396 to (size 13) L2 at 592116 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615396), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165556), 13, 0, UchanHR7);
	/* Moving S43_Custom_infos (1/1), size 17 from HyperRam at 614192 to (size 17) L2 at 592096 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614192), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165536), 17, 0, UchanHR8);
	/* Moving Constant__1180 (1/1), size 128 from HyperRam at 600176 to (size 128) L2 at 591840 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600176), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165280), 128, 0, UchanHR9);
	/* Moving S46_Mul_scale (1/1), size 32 from HyperRam at 613488 to (size 32) L2 at 592032 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613488), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165472), 32, 0, UchanHR10);
	/* Moving S46_Mul_shift (1/1), size 32 from HyperRam at 613520 to (size 32) L2 at 592064 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165504), 32, 0, UchanHR11);
	/* Moving S46_Infos (1/1), size 13 from HyperRam at 615412 to (size 13) L2 at 592132 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615412), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165572), 13, 0, UchanHR12);
	/* Moving S46_Custom_infos (1/1), size 13 from HyperRam at 615428 to (size 13) L2 at 592148 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615428), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165588), 13, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1171 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S37_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S37_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S37_Infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S37_Custom_infos using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	AT_GraphPerf[12] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[12] - Start_IO;
	S37_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+212992)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+204800)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+205344)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205408)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205056)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205072)) /* CustomInfos */
	);
	AT_GraphPerf[12] = gap_cl_readhwtimer() - AT_GraphPerf[12];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S39_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	AT_GraphPerf[13] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[13] - Start_IO;
	S39_Op_Conv_41_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164864)) /* Infos */
	);
	AT_GraphPerf[13] = gap_cl_readhwtimer() - AT_GraphPerf[13];
	/* Moving Conv_44_weights (1/1), size 288 from HyperRam at 581088 to (size 288) L2 at 591424 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581088), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164864), 288, 0, UchanHR0);
	/* Moving Conv_51_weights (1/1), size 1024 from HyperRam at 548352 to (size 1024) L2 at 672320 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 548352), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 1024, 0, UchanHR1);
	/* Moving Constant__1186 (1/1), size 128 from HyperRam at 600432 to (size 128) L2 at 673344 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600432), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246784), 128, 0, UchanHR2);
	/* Moving S53_Mul_scale (1/1), size 32 from HyperRam at 613616 to (size 32) L2 at 673472 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613616), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 32, 0, UchanHR14);
	/* Moving S53_Mul_shift (1/1), size 32 from HyperRam at 613648 to (size 32) L2 at 673504 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613648), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246944), 32, 0, UchanHR15);
	/* Moving S53_Infos (1/1), size 13 from HyperRam at 615460 to (size 13) L2 at 673536 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615460), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246976), 13, 0, UchanHR16);
	/* Moving S53_Custom_infos (1/1), size 13 from HyperRam at 615476 to (size 13) L2 at 673552 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615476), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246992), 13, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_41_weights using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of Constant__1177 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S43_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S43_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S43_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S43_Custom_infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	AT_GraphPerf[14] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[14] - Start_IO;
	S43_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+165152)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+165408)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165440)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165556)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165536)) /* CustomInfos */
	);
	AT_GraphPerf[14] = gap_cl_readhwtimer() - AT_GraphPerf[14];
	/* Moving Conv_47_weights (1/1), size 1024 from HyperRam at 547328 to (size 1024) L2 at 590400 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 547328), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 1024, 0, UchanHR3);
	/* Moving Constant__1183 (1/1), size 128 from HyperRam at 600304 to (size 128) L2 at 591712 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600304), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165152), 128, 0, UchanHR4);
	/* Moving S49_Mul_scale (1/1), size 32 from HyperRam at 613552 to (size 32) L2 at 591968 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613552), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165408), 32, 0, UchanHR5);
	/* Moving S49_Mul_shift (1/1), size 32 from HyperRam at 613584 to (size 32) L2 at 592000 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613584), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165440), 32, 0, UchanHR6);
	/* Moving S49_Infos (1/1), size 13 from HyperRam at 615444 to (size 13) L2 at 592096 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615444), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165536), 13, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_44_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1180 using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S46_Mul_scale using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S46_Mul_shift using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S46_Infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S46_Custom_infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	AT_GraphPerf[15] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[15] - Start_IO;
	S46_Conv2d_32x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164864)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+165280)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+165472)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165504)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165572)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165588)) /* CustomInfos */
	);
	AT_GraphPerf[15] = gap_cl_readhwtimer() - AT_GraphPerf[15];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_47_weights using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of Constant__1183 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S49_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S49_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S49_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	AT_GraphPerf[16] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[16] - Start_IO;
	S49_Conv2d_32x32x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+165152)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+165408)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165440)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165536)) /* Infos */
	);
	AT_GraphPerf[16] = gap_cl_readhwtimer() - AT_GraphPerf[16];
	/* Moving S60_Infos (1/1), size 13 from HyperRam at 615540 to (size 13) L2 at 673572 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615540), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247012), 13, 0, UchanHR0);
	AT_GraphPerf[17] = gap_cl_readhwtimer();
	S40_Op_Conv_35_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+81920) + 40960)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 40960)) /* Out */
	);
	AT_GraphPerf[17] = gap_cl_readhwtimer() - AT_GraphPerf[17];
	AT_GraphPerf[18] = gap_cl_readhwtimer();
	S50_Op_expr_1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* expr_1_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* expr_1_in_1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)) /* expr_1_out_0 */
	);
	AT_GraphPerf[18] = gap_cl_readhwtimer() - AT_GraphPerf[18];
	/* Moving Conv_54_weights (1/1), size 288 from HyperRam at 581376 to (size 288) L2 at 508480 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581376), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 81920), 288, 0, UchanHR3);
	/* Moving Constant__1189 (1/1), size 128 from HyperRam at 600560 to (size 128) L2 at 508768 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600560), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82208), 128, 0, UchanHR4);
	/* Moving S56_Mul_scale (1/1), size 32 from HyperRam at 613680 to (size 32) L2 at 508896 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613680), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82336), 32, 0, UchanHR5);
	/* Moving S56_Mul_shift (1/1), size 32 from HyperRam at 613712 to (size 32) L2 at 508928 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82368), 32, 0, UchanHR6);
	/* Moving S56_Infos (1/1), size 13 from HyperRam at 615492 to (size 13) L2 at 508960 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615492), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82400), 13, 0, UchanHR7);
	/* Moving S56_Custom_infos (1/1), size 13 from HyperRam at 615508 to (size 13) L2 at 508976 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615508), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82416), 13, 0, UchanHR8);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_51_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1186 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S53_Mul_scale using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S53_Mul_shift using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S53_Infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S53_Custom_infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	AT_GraphPerf[19] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[19] - Start_IO;
	S53_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246784)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246912)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246944)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246976)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246992)) /* CustomInfos */
	);
	AT_GraphPerf[19] = gap_cl_readhwtimer() - AT_GraphPerf[19];
	/* Moving Conv_57_weights (1/1), size 1024 from HyperRam at 549376 to (size 1024) L2 at 672320 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 549376), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 1024, 0, UchanHR1);
	/* Moving Constant__1192 (1/1), size 128 from HyperRam at 600688 to (size 128) L2 at 673344 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600688), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246784), 128, 0, UchanHR2);
	/* Moving S59_Mul_scale (1/1), size 32 from HyperRam at 613744 to (size 32) L2 at 673472 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613744), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 32, 0, UchanHR9);
	/* Moving S59_Mul_shift (1/1), size 32 from HyperRam at 613776 to (size 32) L2 at 673504 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613776), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246944), 32, 0, UchanHR10);
	/* Moving S59_Infos (1/1), size 13 from HyperRam at 615524 to (size 13) L2 at 673556 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615524), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246996), 13, 0, UchanHR11);
	/* Moving S59_Custom_infos (1/1), size 17 from HyperRam at 614212 to (size 17) L2 at 673536 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614212), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246976), 17, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_54_weights using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of Constant__1189 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S56_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S56_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S56_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S56_Custom_infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	AT_GraphPerf[20] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[20] - Start_IO;
	S56_Conv2d_32x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+82208)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+82336)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82368)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82400)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82416)) /* CustomInfos */
	);
	AT_GraphPerf[20] = gap_cl_readhwtimer() - AT_GraphPerf[20];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_57_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1192 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S59_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S59_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S59_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S59_Custom_infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	AT_GraphPerf[21] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[21] - Start_IO;
	S59_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246784)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246912)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246944)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246996)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246976)) /* CustomInfos */
	);
	AT_GraphPerf[21] = gap_cl_readhwtimer() - AT_GraphPerf[21];
	/* Moving Conv_61_weights (1/1), size 1024 from HyperRam at 550400 to (size 1024) L2 at 549440 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 550400), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 1024, 0, UchanHR1);
	/* Moving Constant__1195 (1/1), size 128 from HyperRam at 600816 to (size 128) L2 at 550752 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600816), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124192), 128, 0, UchanHR2);
	/* Moving S63_Mul_scale (1/1), size 32 from HyperRam at 613808 to (size 32) L2 at 551008 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613808), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124448), 32, 0, UchanHR3);
	/* Moving S63_Mul_shift (1/1), size 32 from HyperRam at 613840 to (size 32) L2 at 551040 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613840), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124480), 32, 0, UchanHR4);
	/* Moving S63_Infos (1/1), size 13 from HyperRam at 615556 to (size 13) L2 at 551176 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615556), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124616), 13, 0, UchanHR5);
	/* Moving S63_Custom_infos (1/1), size 17 from HyperRam at 614232 to (size 17) L2 at 551136 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614232), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124576), 17, 0, UchanHR6);
	/* Moving Conv_64_weights (1/1), size 288 from HyperRam at 581664 to (size 288) L2 at 550464 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581664), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123904), 288, 0, UchanHR7);
	/* Moving Constant__1198 (1/1), size 128 from HyperRam at 600944 to (size 128) L2 at 550880 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 600944), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124320), 128, 0, UchanHR8);
	/* Moving S66_Mul_scale (1/1), size 32 from HyperRam at 613872 to (size 32) L2 at 551072 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613872), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124512), 32, 0, UchanHR9);
	/* Moving S66_Mul_shift (1/1), size 32 from HyperRam at 613904 to (size 32) L2 at 551104 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613904), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124544), 32, 0, UchanHR10);
	/* Moving S66_Infos (1/1), size 13 from HyperRam at 615572 to (size 13) L2 at 551192 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615572), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124632), 13, 0, UchanHR11);
	/* Moving S66_Custom_infos (1/1), size 17 from HyperRam at 614252 to (size 17) L2 at 551156 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614252), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124596), 17, 0, UchanHR12);
	/* Moving Constant__1204 (1/1), size 256 from HyperRam at 583264 to (size 256) L2 at 672896 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583264), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246336), 256, 0, UchanHR13);
	/* Moving S74_Mul_scale (1/1), size 64 from HyperRam at 606640 to (size 64) L2 at 673408 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606640), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246848), 64, 0, UchanHR14);
	/* Moving S74_Mul_shift (1/1), size 64 from HyperRam at 606704 to (size 64) L2 at 673472 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606704), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 64, 0, UchanHR15);
	/* Moving S74_Infos (1/1), size 13 from HyperRam at 615636 to (size 13) L2 at 673664 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615636), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247104), 13, 0, UchanHR16);
	/* Moving S74_Custom_infos (1/1), size 13 from HyperRam at 615652 to (size 13) L2 at 673680 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615652), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247120), 13, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S60_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	AT_GraphPerf[22] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[22] - Start_IO;
	S60_MatAdd_32x32x40(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247012)) /* Infos */
	);
	AT_GraphPerf[22] = gap_cl_readhwtimer() - AT_GraphPerf[22];
	/* Moving Conv_75_weights (1/1), size 576 from HyperRam at 560640 to (size 576) L2 at 672320 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 560640), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 576, 0, UchanHR0);
	/* Moving Constant__1207 (1/1), size 256 from HyperRam at 583520 to (size 256) L2 at 673152 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246592), 256, 0, UchanHR18);
	/* Moving S77_Mul_scale (1/1), size 64 from HyperRam at 606768 to (size 64) L2 at 673536 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606768), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246976), 64, 0, UchanHR19);
	/* Moving S77_Mul_shift (1/1), size 64 from HyperRam at 606832 to (size 64) L2 at 673600 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606832), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247040), 64, 0, UchanHR20);
	/* Moving S77_Infos (1/1), size 13 from HyperRam at 615668 to (size 13) L2 at 673696 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615668), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247136), 13, 0, UchanHR21);
	/* Moving S77_Custom_infos (1/1), size 13 from HyperRam at 615684 to (size 13) L2 at 673712 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615684), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247152), 13, 0, UchanHR22);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_61_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1195 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S63_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S63_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S63_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S63_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[23] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[23] - Start_IO;
	S63_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+124192)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+124448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124480)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124616)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124576)) /* CustomInfos */
	);
	AT_GraphPerf[23] = gap_cl_readhwtimer() - AT_GraphPerf[23];
	/* Moving Conv_67_weights (1/1), size 1024 from HyperRam at 551424 to (size 1024) L2 at 549440 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 551424), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 1024, 0, UchanHR1);
	/* Moving Constant__1201 (1/1), size 128 from HyperRam at 601072 to (size 128) L2 at 550752 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601072), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124192), 128, 0, UchanHR2);
	/* Moving S69_Mul_scale (1/1), size 32 from HyperRam at 613936 to (size 32) L2 at 551008 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613936), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124448), 32, 0, UchanHR3);
	/* Moving S69_Mul_shift (1/1), size 32 from HyperRam at 613968 to (size 32) L2 at 551040 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613968), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124480), 32, 0, UchanHR4);
	/* Moving S69_Infos (1/1), size 13 from HyperRam at 615588 to (size 13) L2 at 551136 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615588), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124576), 13, 0, UchanHR5);
	/* Moving S69_Custom_infos (1/1), size 13 from HyperRam at 615604 to (size 13) L2 at 551176 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615604), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124616), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_64_weights using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of Constant__1198 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S66_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S66_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S66_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S66_Custom_infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	AT_GraphPerf[24] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[24] - Start_IO;
	S66_Conv2d_32x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123904)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+124320)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+124512)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124544)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124632)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124596)) /* CustomInfos */
	);
	AT_GraphPerf[24] = gap_cl_readhwtimer() - AT_GraphPerf[24];
	/* Moving S70_Infos (1/1), size 13 from HyperRam at 615620 to (size 13) L2 at 550464 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615620), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123904), 13, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_67_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1201 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S69_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S69_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S69_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S69_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[25] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[25] - Start_IO;
	S69_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+124192)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+124448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124480)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124576)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124616)) /* CustomInfos */
	);
	AT_GraphPerf[25] = gap_cl_readhwtimer() - AT_GraphPerf[25];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S70_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	AT_GraphPerf[26] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[26] - Start_IO;
	S70_MatAdd_32x32x40(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* In1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123904)) /* Infos */
	);
	AT_GraphPerf[26] = gap_cl_readhwtimer() - AT_GraphPerf[26];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1204 using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S74_Mul_scale using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S74_Mul_shift using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S74_Infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S74_Custom_infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	AT_GraphPerf[27] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[27] - Start_IO;
	S74_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+217088)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246336)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+0) + 81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246848)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246912)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247104)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247120)) /* CustomInfos */
	);
	AT_GraphPerf[27] = gap_cl_readhwtimer() - AT_GraphPerf[27];
	/* Moving Constant__1210 (1/1), size 512 from HyperRam at 571584 to (size 512) L2 at 610880 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 571584), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184320), 512, 0, UchanHR1);
	/* Moving S80_Mul_scale (1/1), size 128 from HyperRam at 601200 to (size 128) L2 at 611392 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601200), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184832), 128, 0, UchanHR2);
	/* Moving S80_Mul_shift (1/1), size 128 from HyperRam at 601328 to (size 128) L2 at 611520 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601328), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184960), 128, 0, UchanHR3);
	/* Moving S80_Infos (1/1), size 13 from HyperRam at 615700 to (size 13) L2 at 611648 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615700), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185088), 13, 0, UchanHR4);
	/* Moving S80_Custom_infos (1/1), size 13 from HyperRam at 615716 to (size 13) L2 at 611664 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615716), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185104), 13, 0, UchanHR5);
	/* Moving S83_Mul_shift (1/1), size 128 from HyperRam at 601584 to (size 128) L2 at 672960 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601584), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246400), 128, 0, UchanHR6);
	/* Moving S83_Infos (1/1), size 13 from HyperRam at 615732 to (size 13) L2 at 673088 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615732), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246528), 13, 0, UchanHR7);
	/* Moving S83_Custom_infos (1/1), size 13 from HyperRam at 615748 to (size 13) L2 at 673104 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615748), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246544), 13, 0, UchanHR8);
	/* Moving S89_Mul_scale (1/1), size 64 from HyperRam at 606896 to (size 64) L2 at 673408 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606896), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246848), 64, 0, UchanHR9);
	/* Moving S89_Mul_shift (1/1), size 64 from HyperRam at 606960 to (size 64) L2 at 673472 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606960), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 64, 0, UchanHR10);
	/* Moving S89_Custom_infos (1/1), size 17 from HyperRam at 614272 to (size 17) L2 at 673664 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614272), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247104), 17, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_75_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1207 using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S77_Mul_scale using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S77_Mul_shift using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	/* Waiting completion of transfer of S77_Infos using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S77_Custom_infos using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	AT_GraphPerf[28] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[28] - Start_IO;
	S77_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+0) + 81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246592)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246976)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247040)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247136)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247152)) /* CustomInfos */
	);
	AT_GraphPerf[28] = gap_cl_readhwtimer() - AT_GraphPerf[28];
	/* Moving Constant__1213 (1/1), size 512 from HyperRam at 572096 to (size 512) L2 at 672320 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 572096), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 512, 0, UchanHR0);
	/* Moving S83_Mul_scale (1/1), size 128 from HyperRam at 601456 to (size 128) L2 at 672832 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601456), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246272), 128, 0, UchanHR12);
	/* Moving S85_Infos (1/1), size 8 from HyperRam at 617612 to (size 8) L2 at 673152 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617612), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246592), 8, 0, UchanHR13);
	/* Moving S89_Infos (1/1), size 13 from HyperRam at 615764 to (size 13) L2 at 673684 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615764), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247124), 13, 0, UchanHR14);
	/* Moving S92_Mul_scale (1/1), size 64 from HyperRam at 607024 to (size 64) L2 at 673536 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607024), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246976), 64, 0, UchanHR15);
	/* Moving S92_Mul_shift (1/1), size 64 from HyperRam at 607088 to (size 64) L2 at 673600 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607088), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247040), 64, 0, UchanHR16);
	/* Moving S92_Infos (1/1), size 13 from HyperRam at 615780 to (size 13) L2 at 673700 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615780), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247140), 13, 0, UchanHR17);
	/* Moving S92_Custom_infos (1/1), size 13 from HyperRam at 615796 to (size 13) L2 at 673716 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615796), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247156), 13, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1210 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S80_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S80_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S80_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S80_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[29] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[29] - Start_IO;
	S80_Conv2d_128x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+180224)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+184320)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+184832)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184960)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185088)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185104)) /* CustomInfos */
	);
	AT_GraphPerf[29] = gap_cl_readhwtimer() - AT_GraphPerf[29];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1213 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S83_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S83_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S83_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S83_Custom_infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	AT_GraphPerf[30] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[30] - Start_IO;
	S83_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+0)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+245760)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246272)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246400)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246528)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246544)) /* CustomInfos */
	);
	AT_GraphPerf[30] = gap_cl_readhwtimer() - AT_GraphPerf[30];
	/* Moving Constant__1219 (1/1), size 256 from HyperRam at 583776 to (size 256) L2 at 672896 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 583776), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246336), 256, 0, UchanHR0);
	/* Moving Conv_90_weights (1/1), size 576 from HyperRam at 561216 to (size 576) L2 at 672320 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 561216), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 576, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S85_Infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	AT_GraphPerf[31] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[31] - Start_IO;
	S85_Op_Conv_87_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246592)) /* Infos */
	);
	AT_GraphPerf[31] = gap_cl_readhwtimer() - AT_GraphPerf[31];
	/* Moving Constant__1222 (1/1), size 256 from HyperRam at 584032 to (size 256) L2 at 673152 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584032), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246592), 256, 0, UchanHR2);
	/* Moving Constant__1228 (1/1), size 256 from HyperRam at 584544 to (size 256) L2 at 713280 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584544), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286720), 256, 0, UchanHR3);
	/* Moving S99_Mul_scale (1/1), size 64 from HyperRam at 607280 to (size 64) L2 at 713536 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607280), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286976), 64, 0, UchanHR4);
	/* Moving S99_Mul_shift (1/1), size 64 from HyperRam at 607344 to (size 64) L2 at 713600 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607344), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287040), 64, 0, UchanHR5);
	/* Moving S99_Infos (1/1), size 13 from HyperRam at 615828 to (size 13) L2 at 713684 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615828), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287124), 13, 0, UchanHR6);
	/* Moving S99_Custom_infos (1/1), size 17 from HyperRam at 614292 to (size 17) L2 at 713664 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614292), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287104), 17, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1219 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S89_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S89_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S89_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S89_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[32] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[32] - Start_IO;
	S89_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+221184)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246336)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246848)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246912)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247124)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247104)) /* CustomInfos */
	);
	AT_GraphPerf[32] = gap_cl_readhwtimer() - AT_GraphPerf[32];
	/* Moving Constant__1225 (1/1), size 256 from HyperRam at 584288 to (size 256) L2 at 672896 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584288), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246336), 256, 0, UchanHR0);
	/* Moving S95_Mul_scale (1/1), size 64 from HyperRam at 607152 to (size 64) L2 at 673408 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607152), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246848), 64, 0, UchanHR8);
	/* Moving S95_Mul_shift (1/1), size 64 from HyperRam at 607216 to (size 64) L2 at 673472 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607216), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 64, 0, UchanHR9);
	/* Moving S95_Infos (1/1), size 13 from HyperRam at 615812 to (size 13) L2 at 673664 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615812), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247104), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_90_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1222 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S92_Mul_scale using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S92_Mul_shift using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S92_Infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S92_Custom_infos using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	AT_GraphPerf[33] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[33] - Start_IO;
	S92_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246592)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246976)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247040)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247140)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247156)) /* CustomInfos */
	);
	AT_GraphPerf[33] = gap_cl_readhwtimer() - AT_GraphPerf[33];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1225 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S95_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S95_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S95_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[34] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[34] - Start_IO;
	S95_Conv2d_64x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+225280)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246336)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246848)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246912)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247104)) /* Infos */
	);
	AT_GraphPerf[34] = gap_cl_readhwtimer() - AT_GraphPerf[34];
	/* Moving S106_Infos (1/1), size 13 from HyperRam at 615892 to (size 13) L2 at 713700 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615892), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287140), 13, 0, UchanHR0);
	AT_GraphPerf[35] = gap_cl_readhwtimer();
	S86_Op_Conv_81_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 20480)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 20480)) /* Out */
	);
	AT_GraphPerf[35] = gap_cl_readhwtimer() - AT_GraphPerf[35];
	AT_GraphPerf[36] = gap_cl_readhwtimer();
	S96_Op_expr_2(
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* expr_2_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* expr_2_in_1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)) /* expr_2_out_0 */
	);
	AT_GraphPerf[36] = gap_cl_readhwtimer() - AT_GraphPerf[36];
	/* Moving Conv_100_weights (1/1), size 576 from HyperRam at 561792 to (size 576) L2 at 610880 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 561792), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184320), 576, 0, UchanHR1);
	/* Moving Constant__1231 (1/1), size 256 from HyperRam at 584800 to (size 256) L2 at 611456 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 584800), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184896), 256, 0, UchanHR2);
	/* Moving S102_Mul_scale (1/1), size 64 from HyperRam at 607408 to (size 64) L2 at 611712 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607408), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185152), 64, 0, UchanHR8);
	/* Moving S102_Mul_shift (1/1), size 64 from HyperRam at 607472 to (size 64) L2 at 611776 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607472), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185216), 64, 0, UchanHR9);
	/* Moving S102_Infos (1/1), size 13 from HyperRam at 615844 to (size 13) L2 at 611840 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615844), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185280), 13, 0, UchanHR10);
	/* Moving S102_Custom_infos (1/1), size 13 from HyperRam at 615860 to (size 13) L2 at 611856 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615860), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185296), 13, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1228 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S99_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S99_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S99_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S99_Custom_infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	AT_GraphPerf[37] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[37] - Start_IO;
	S99_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+229376)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+286720)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+286976)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287040)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287124)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287104)) /* CustomInfos */
	);
	AT_GraphPerf[37] = gap_cl_readhwtimer() - AT_GraphPerf[37];
	/* Moving Constant__1234 (1/1), size 256 from HyperRam at 585056 to (size 256) L2 at 713280 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585056), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286720), 256, 0, UchanHR3);
	/* Moving S105_Mul_scale (1/1), size 64 from HyperRam at 607536 to (size 64) L2 at 713536 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607536), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286976), 64, 0, UchanHR4);
	/* Moving S105_Mul_shift (1/1), size 64 from HyperRam at 607600 to (size 64) L2 at 713600 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607600), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287040), 64, 0, UchanHR5);
	/* Moving S105_Infos (1/1), size 13 from HyperRam at 615876 to (size 13) L2 at 713684 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615876), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287124), 13, 0, UchanHR6);
	/* Moving S105_Custom_infos (1/1), size 17 from HyperRam at 614312 to (size 17) L2 at 713664 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614312), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287104), 17, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_100_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1231 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S102_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S102_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S102_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S102_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[38] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[38] - Start_IO;
	S102_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+184896)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+185152)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185216)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185280)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185296)) /* CustomInfos */
	);
	AT_GraphPerf[38] = gap_cl_readhwtimer() - AT_GraphPerf[38];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1234 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S105_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S105_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S105_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S105_Custom_infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	AT_GraphPerf[39] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[39] - Start_IO;
	S105_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+233472)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+286720)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+286976)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287040)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287124)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287104)) /* CustomInfos */
	);
	AT_GraphPerf[39] = gap_cl_readhwtimer() - AT_GraphPerf[39];
	/* Moving Constant__1237 (1/1), size 256 from HyperRam at 585312 to (size 256) L2 at 652416 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585312), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 225856), 256, 0, UchanHR1);
	/* Moving S109_Mul_scale (1/1), size 64 from HyperRam at 607664 to (size 64) L2 at 652928 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607664), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226368), 64, 0, UchanHR2);
	/* Moving S109_Mul_shift (1/1), size 64 from HyperRam at 607728 to (size 64) L2 at 652992 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607728), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226432), 64, 0, UchanHR3);
	/* Moving S109_Infos (1/1), size 13 from HyperRam at 615908 to (size 13) L2 at 653204 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615908), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226644), 13, 0, UchanHR4);
	/* Moving S109_Custom_infos (1/1), size 17 from HyperRam at 614332 to (size 17) L2 at 653184 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614332), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226624), 17, 0, UchanHR5);
	/* Moving Conv_110_weights (1/1), size 576 from HyperRam at 562368 to (size 576) L2 at 651840 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 562368), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 225280), 576, 0, UchanHR6);
	/* Moving Constant__1240 (1/1), size 256 from HyperRam at 585568 to (size 256) L2 at 652672 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585568), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226112), 256, 0, UchanHR7);
	/* Moving S112_Mul_scale (1/1), size 64 from HyperRam at 607792 to (size 64) L2 at 653056 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607792), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226496), 64, 0, UchanHR8);
	/* Moving S112_Mul_shift (1/1), size 64 from HyperRam at 607856 to (size 64) L2 at 653120 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607856), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226560), 64, 0, UchanHR9);
	/* Moving S112_Infos (1/1), size 13 from HyperRam at 615924 to (size 13) L2 at 653220 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615924), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226660), 13, 0, UchanHR10);
	/* Moving S112_Custom_infos (1/1), size 13 from HyperRam at 615940 to (size 13) L2 at 653236 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615940), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226676), 13, 0, UchanHR11);
	/* Moving Constant__1246 (1/1), size 512 from HyperRam at 572608 to (size 512) L2 at 714432 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 572608), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287872), 512, 0, UchanHR12);
	/* Moving S120_Mul_scale (1/1), size 128 from HyperRam at 601712 to (size 128) L2 at 715456 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 288896), 128, 0, UchanHR13);
	/* Moving S120_Mul_shift (1/1), size 128 from HyperRam at 601840 to (size 128) L2 at 715584 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601840), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289024), 128, 0, UchanHR14);
	/* Moving S120_Infos (1/1), size 13 from HyperRam at 616004 to (size 13) L2 at 715968 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616004), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289408), 13, 0, UchanHR15);
	/* Moving S120_Custom_infos (1/1), size 13 from HyperRam at 616020 to (size 13) L2 at 715984 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616020), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289424), 13, 0, UchanHR16);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S106_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	AT_GraphPerf[40] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[40] - Start_IO;
	S106_MatAdd_64x16x20(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+287140)) /* Infos */
	);
	AT_GraphPerf[40] = gap_cl_readhwtimer() - AT_GraphPerf[40];
	/* Moving Constant__1249 (1/1), size 512 from HyperRam at 573120 to (size 512) L2 at 714944 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 573120), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 288384), 512, 0, UchanHR0);
	/* Moving S123_Mul_scale (1/1), size 128 from HyperRam at 601968 to (size 128) L2 at 715712 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 601968), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289152), 128, 0, UchanHR17);
	/* Moving S123_Mul_shift (1/1), size 128 from HyperRam at 602096 to (size 128) L2 at 715840 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602096), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289280), 128, 0, UchanHR18);
	/* Moving S123_Infos (1/1), size 13 from HyperRam at 616036 to (size 13) L2 at 716000 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616036), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289440), 13, 0, UchanHR19);
	/* Moving S123_Custom_infos (1/1), size 13 from HyperRam at 616052 to (size 13) L2 at 716016 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616052), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289456), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1237 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S109_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S109_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S109_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S109_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[41] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[41] - Start_IO;
	S109_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+237568)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+225856)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+226368)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226432)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226644)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226624)) /* CustomInfos */
	);
	AT_GraphPerf[41] = gap_cl_readhwtimer() - AT_GraphPerf[41];
	/* Moving Constant__1243 (1/1), size 256 from HyperRam at 585824 to (size 256) L2 at 652416 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 585824), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 225856), 256, 0, UchanHR1);
	/* Moving S115_Mul_scale (1/1), size 64 from HyperRam at 607920 to (size 64) L2 at 652928 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607920), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226368), 64, 0, UchanHR2);
	/* Moving S115_Mul_shift (1/1), size 64 from HyperRam at 607984 to (size 64) L2 at 652992 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 607984), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226432), 64, 0, UchanHR3);
	/* Moving S115_Infos (1/1), size 13 from HyperRam at 615956 to (size 13) L2 at 653184 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615956), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226624), 13, 0, UchanHR4);
	/* Moving S115_Custom_infos (1/1), size 13 from HyperRam at 615972 to (size 13) L2 at 653200 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615972), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 226640), 13, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_110_weights using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of Constant__1240 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S112_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S112_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S112_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S112_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[42] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[42] - Start_IO;
	S112_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+226112)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+226496)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226560)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226660)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226676)) /* CustomInfos */
	);
	AT_GraphPerf[42] = gap_cl_readhwtimer() - AT_GraphPerf[42];
	/* Moving S116_Infos (1/1), size 13 from HyperRam at 615988 to (size 13) L2 at 651840 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615988), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 225280), 13, 0, UchanHR6);
	/* Moving Conv_127_weights (1/1), size 32768 from HyperRam at 425984 to (size 32768) L2 at 766528 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 425984), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 339968), 32768, 0, UchanHR7);
	/* Moving Constant__1255 (1/1), size 512 from HyperRam at 573632 to (size 512) L2 at 799296 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 573632), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 372736), 512, 0, UchanHR8);
	/* Moving S129_Mul_scale (1/1), size 128 from HyperRam at 602224 to (size 128) L2 at 799808 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602224), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 373248), 128, 0, UchanHR9);
	/* Moving S129_Mul_shift (1/1), size 128 from HyperRam at 602352 to (size 128) L2 at 799936 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602352), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 373376), 128, 0, UchanHR10);
	/* Moving S129_Infos (1/1), size 13 from HyperRam at 616100 to (size 13) L2 at 800084 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616100), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 373524), 13, 0, UchanHR11);
	/* Moving S129_Custom_infos (1/1), size 17 from HyperRam at 614352 to (size 17) L2 at 800064 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614352), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 373504), 17, 0, UchanHR21);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1243 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S115_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S115_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S115_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S115_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[43] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[43] - Start_IO;
	S115_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+241664)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+225856)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+226368)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226432)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226624)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+226640)) /* CustomInfos */
	);
	AT_GraphPerf[43] = gap_cl_readhwtimer() - AT_GraphPerf[43];
	/* Moving S130_Infos (1/1), size 13 from HyperRam at 616116 to (size 13) L2 at 733760 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616116), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 13, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S116_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[44] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[44] - Start_IO;
	S116_MatAdd_64x16x20(
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* In1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+225280)) /* Infos */
	);
	AT_GraphPerf[44] = gap_cl_readhwtimer() - AT_GraphPerf[44];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1246 using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S120_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S120_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S120_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S120_Custom_infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	AT_GraphPerf[45] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[45] - Start_IO;
	S120_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+16384)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+287872)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 40960)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+288896)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289024)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289408)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289424)) /* CustomInfos */
	);
	AT_GraphPerf[45] = gap_cl_readhwtimer() - AT_GraphPerf[45];
	/* Moving Constant__1252 (1/1), size 1024 from HyperRam at 552448 to (size 1024) L2 at 682560 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 552448), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256000), 1024, 0, UchanHR2);
	/* Moving S126_Mul_scale (1/1), size 256 from HyperRam at 586080 to (size 256) L2 at 683584 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586080), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257024), 256, 0, UchanHR3);
	/* Moving S126_Mul_shift (1/1), size 256 from HyperRam at 586336 to (size 256) L2 at 683840 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586336), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257280), 256, 0, UchanHR4);
	/* Moving S126_Infos (1/1), size 13 from HyperRam at 616068 to (size 13) L2 at 684096 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616068), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257536), 13, 0, UchanHR5);
	/* Moving S126_Custom_infos (1/1), size 13 from HyperRam at 616084 to (size 13) L2 at 684112 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616084), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257552), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1249 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S123_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S123_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S123_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S123_Custom_infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[46] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[46] - Start_IO;
	S123_Conv2d_128x1x3x3_Custom(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 40960)), /* In */
		((signed char * __restrict__) (model_L2_Memory+423952)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+288384)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+289152)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289280)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289440)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289456)) /* CustomInfos */
	);
	AT_GraphPerf[46] = gap_cl_readhwtimer() - AT_GraphPerf[46];
	/* Moving Constant__1258 (1/1), size 1024 from HyperRam at 553472 to (size 1024) L2 at 930368 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 553472), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 503808), 1024, 0, UchanHR0);
	/* Moving S136_Mul_scale (1/1), size 256 from HyperRam at 586592 to (size 256) L2 at 931392 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586592), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 504832), 256, 0, UchanHR12);
	/* Moving S136_Mul_shift (1/1), size 256 from HyperRam at 586848 to (size 256) L2 at 931648 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 586848), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 505088), 256, 0, UchanHR13);
	/* Moving S136_Infos (1/1), size 13 from HyperRam at 616164 to (size 13) L2 at 931904 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616164), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 505344), 13, 0, UchanHR14);
	/* Moving S136_Custom_infos (1/1), size 13 from HyperRam at 616180 to (size 13) L2 at 931920 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616180), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 505360), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1252 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S126_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S126_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S126_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S126_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[47] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[47] - Start_IO;
	S126_Conv2d_256x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+378896)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+256000)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+257024)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257280)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257536)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257552)) /* CustomInfos */
	);
	AT_GraphPerf[47] = gap_cl_readhwtimer() - AT_GraphPerf[47];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_127_weights using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of Constant__1255 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S129_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S129_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S129_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S129_Custom_infos using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	AT_GraphPerf[48] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[48] - Start_IO;
	S129_Conv2d_128x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+339968)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+372736)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+373248)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+373376)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+373524)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+373504)) /* CustomInfos */
	);
	AT_GraphPerf[48] = gap_cl_readhwtimer() - AT_GraphPerf[48];
	/* Moving S131_Infos (1/1), size 13 from HyperRam at 616132 to (size 13) L2 at 713280 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616132), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286720), 13, 0, UchanHR2);
	/* Moving S132_Infos (1/1), size 13 from HyperRam at 616148 to (size 13) L2 at 713296 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616148), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 286736), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S130_Infos using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	AT_GraphPerf[49] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[49] - Start_IO;
	S130_MaxPool_13x13(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 30720)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307200)) /* Infos */
	);
	AT_GraphPerf[49] = gap_cl_readhwtimer() - AT_GraphPerf[49];
	/* Moving Conv_134_weights (1/1), size 131072 from HyperRam at 0 to (size 131072) L2 at 733760 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 0), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 131072, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S131_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	AT_GraphPerf[50] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[50] - Start_IO;
	S131_MaxPool_5x5(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 10240)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)) /* Infos */
	);
	AT_GraphPerf[50] = gap_cl_readhwtimer() - AT_GraphPerf[50];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S132_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	AT_GraphPerf[51] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[51] - Start_IO;
	S132_MaxPool_9x9(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 20480)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+286736)) /* Infos */
	);
	AT_GraphPerf[51] = gap_cl_readhwtimer() - AT_GraphPerf[51];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_134_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1258 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S136_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S136_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S136_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S136_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[52] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[52] - Start_IO;
	S136_Conv2d_256x512x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307200)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+503808)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+504832)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+505088)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+505344)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+505360)) /* CustomInfos */
	);
	AT_GraphPerf[52] = gap_cl_readhwtimer() - AT_GraphPerf[52];
	/* Moving Constant__1261 (1/1), size 1024 from HyperRam at 554496 to (size 1024) L2 at 692800 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 554496), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 266240), 1024, 0, UchanHR0);
	/* Moving S139_Mul_scale (1/1), size 256 from HyperRam at 587104 to (size 256) L2 at 693824 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587104), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267264), 256, 0, UchanHR1);
	/* Moving S139_Mul_shift (1/1), size 256 from HyperRam at 587360 to (size 256) L2 at 694080 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587360), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267520), 256, 0, UchanHR2);
	/* Moving S139_Infos (1/1), size 13 from HyperRam at 616196 to (size 13) L2 at 694356 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616196), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267796), 13, 0, UchanHR3);
	/* Moving S139_Custom_infos (1/1), size 17 from HyperRam at 614372 to (size 17) L2 at 694336 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614372), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267776), 17, 0, UchanHR4);
	/* Moving S141_Infos (1/1), size 8 from HyperRam at 617620 to (size 8) L2 at 703040 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617620), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 276480), 8, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1261 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S139_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S139_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S139_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S139_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[53] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[53] - Start_IO;
	S139_Conv2d_256x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+313360)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+266240)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+267264)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+267520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+267796)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+267776)) /* CustomInfos */
	);
	AT_GraphPerf[53] = gap_cl_readhwtimer() - AT_GraphPerf[53];
	/* Moving Constant__1267 (1/1), size 512 from HyperRam at 574144 to (size 512) L2 at 714432 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 574144), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 287872), 512, 0, UchanHR0);
	/* Moving S145_Mul_scale (1/1), size 128 from HyperRam at 602480 to (size 128) L2 at 715456 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602480), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 288896), 128, 0, UchanHR1);
	/* Moving S145_Mul_shift (1/1), size 128 from HyperRam at 602608 to (size 128) L2 at 715584 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602608), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289024), 128, 0, UchanHR2);
	/* Moving S145_Infos (1/1), size 13 from HyperRam at 616212 to (size 13) L2 at 715988 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616212), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289428), 13, 0, UchanHR3);
	/* Moving S145_Custom_infos (1/1), size 17 from HyperRam at 614392 to (size 17) L2 at 715968 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614392), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289408), 17, 0, UchanHR4);
	/* Moving Constant__1270 (1/1), size 512 from HyperRam at 574656 to (size 512) L2 at 714944 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 574656), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 288384), 512, 0, UchanHR6);
	/* Moving S148_Mul_scale (1/1), size 128 from HyperRam at 602736 to (size 128) L2 at 715712 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602736), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289152), 128, 0, UchanHR7);
	/* Moving S148_Mul_shift (1/1), size 128 from HyperRam at 602864 to (size 128) L2 at 715840 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602864), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289280), 128, 0, UchanHR8);
	/* Moving S148_Infos (1/1), size 13 from HyperRam at 616228 to (size 13) L2 at 716004 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616228), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289444), 13, 0, UchanHR9);
	/* Moving S148_Custom_infos (1/1), size 13 from HyperRam at 616244 to (size 13) L2 at 716020 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616244), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 289460), 13, 0, UchanHR10);
	/* Moving Constant__1273 (1/1), size 512 from HyperRam at 575168 to (size 512) L2 at 723520 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 575168), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 296960), 512, 0, UchanHR11);
	/* Moving S151_Mul_scale (1/1), size 128 from HyperRam at 602992 to (size 128) L2 at 724032 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 602992), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 297472), 128, 0, UchanHR12);
	/* Moving S151_Mul_shift (1/1), size 128 from HyperRam at 603120 to (size 128) L2 at 724160 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603120), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 297600), 128, 0, UchanHR13);
	/* Moving S151_Infos (1/1), size 13 from HyperRam at 616260 to (size 13) L2 at 724308 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616260), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 297748), 13, 0, UchanHR14);
	/* Moving S151_Custom_infos (1/1), size 17 from HyperRam at 614412 to (size 17) L2 at 724288 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614412), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 297728), 17, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S141_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[54] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[54] - Start_IO;
	S141_Op_Conv_143_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+266240)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+276480)) /* Infos */
	);
	AT_GraphPerf[54] = gap_cl_readhwtimer() - AT_GraphPerf[54];
	/* Moving Conv_156_weights (1/1), size 32768 from HyperRam at 458752 to (size 32768) L2 at 789056 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 458752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 362496), 32768, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1267 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S145_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S145_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S145_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S145_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[55] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[55] - Start_IO;
	S145_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+266240)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+32768)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+287872)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+276480)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+288896)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289024)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289428)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289408)) /* CustomInfos */
	);
	AT_GraphPerf[55] = gap_cl_readhwtimer() - AT_GraphPerf[55];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1270 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S148_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S148_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S148_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S148_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[56] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[56] - Start_IO;
	S148_Conv2d_128x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+276480)), /* In */
		((signed char * __restrict__) (model_L2_Memory+425104)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+288384)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+266240)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+289152)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289280)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289444)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+289460)) /* CustomInfos */
	);
	AT_GraphPerf[56] = gap_cl_readhwtimer() - AT_GraphPerf[56];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1273 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S151_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S151_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S151_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S151_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[57] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[57] - Start_IO;
	S151_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+266240)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+49152)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+296960)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+276480)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+297472)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+297600)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+297748)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+297728)) /* CustomInfos */
	);
	AT_GraphPerf[57] = gap_cl_readhwtimer() - AT_GraphPerf[57];
	/* Moving Conv_153_weights (1/1), size 65536 from HyperRam at 196608 to (size 65536) L2 at 723520 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 196608), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 296960), 65536, 0, UchanHR0);
	/* Moving Constant__1276 (1/1), size 1024 from HyperRam at 555520 to (size 1024) L2 at 692800 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 555520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 266240), 1024, 0, UchanHR1);
	/* Moving S155_Mul_scale (1/1), size 256 from HyperRam at 587616 to (size 256) L2 at 694336 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587616), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267776), 256, 0, UchanHR2);
	/* Moving S155_Mul_shift (1/1), size 256 from HyperRam at 587872 to (size 256) L2 at 694592 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 587872), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268032), 256, 0, UchanHR3);
	/* Moving S155_Infos (1/1), size 13 from HyperRam at 616276 to (size 13) L2 at 695124 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616276), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268564), 13, 0, UchanHR4);
	/* Moving S155_Custom_infos (1/1), size 13 from HyperRam at 616292 to (size 13) L2 at 695140 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616292), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268580), 13, 0, UchanHR6);
	/* Moving Constant__1279 (1/1), size 512 from HyperRam at 575680 to (size 512) L2 at 693824 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 575680), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 267264), 512, 0, UchanHR7);
	/* Moving S158_Mul_scale (1/1), size 128 from HyperRam at 603248 to (size 128) L2 at 694848 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603248), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268288), 128, 0, UchanHR8);
	/* Moving S158_Mul_shift (1/1), size 128 from HyperRam at 603376 to (size 128) L2 at 694976 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603376), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268416), 128, 0, UchanHR9);
	/* Moving S158_Infos (1/1), size 13 from HyperRam at 616308 to (size 13) L2 at 695156 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616308), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268596), 13, 0, UchanHR10);
	/* Moving S158_Custom_infos (1/1), size 17 from HyperRam at 614432 to (size 17) L2 at 695104 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614432), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 268544), 17, 0, UchanHR11);
	AT_GraphPerf[58] = gap_cl_readhwtimer();
	S142_Op_Conv_137_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 10240)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+276480) + 10240)) /* Out */
	);
	AT_GraphPerf[58] = gap_cl_readhwtimer() - AT_GraphPerf[58];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_153_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1276 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S155_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S155_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S155_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S155_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[59] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[59] - Start_IO;
	S155_Conv2d_256x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+276480)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+296960)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+266240)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+267776)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268032)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268564)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268580)) /* CustomInfos */
	);
	AT_GraphPerf[59] = gap_cl_readhwtimer() - AT_GraphPerf[59];
	/* Moving Conv_162_weights (1/1), size 32768 from HyperRam at 491520 to (size 32768) L2 at 733760 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 491520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 32768, 0, UchanHR0);
	/* Moving Constant__1282 (1/1), size 512 from HyperRam at 576192 to (size 512) L2 at 766528 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 576192), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 339968), 512, 0, UchanHR1);
	/* Moving S163_Mul_scale (1/1), size 128 from HyperRam at 603504 to (size 128) L2 at 767040 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603504), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 340480), 128, 0, UchanHR2);
	/* Moving S163_Mul_shift (1/1), size 128 from HyperRam at 603632 to (size 128) L2 at 767168 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603632), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 340608), 128, 0, UchanHR3);
	/* Moving S163_Infos (1/1), size 13 from HyperRam at 616324 to (size 13) L2 at 767316 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616324), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 340756), 13, 0, UchanHR4);
	/* Moving S163_Custom_infos (1/1), size 17 from HyperRam at 614452 to (size 17) L2 at 767296 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614452), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 340736), 17, 0, UchanHR6);
	/* Moving S165_Infos (1/1), size 8 from HyperRam at 617628 to (size 8) L2 at 767332 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617628), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 340772), 8, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_156_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1279 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S158_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S158_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S158_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S158_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[60] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[60] - Start_IO;
	S158_Conv2d_128x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+362496)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+267264)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+286720) + 10240)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+268288)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268416)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268596)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+268544)) /* CustomInfos */
	);
	AT_GraphPerf[60] = gap_cl_readhwtimer() - AT_GraphPerf[60];
	AT_GraphPerf[61] = gap_cl_readhwtimer();
	S159_Op_Resize_160(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+286720) + 10240)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)) /* Out */
	);
	AT_GraphPerf[61] = gap_cl_readhwtimer() - AT_GraphPerf[61];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_162_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1282 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S163_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S163_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S163_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S163_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[62] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[62] - Start_IO;
	S163_Conv2d_128x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307200)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+339968)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+340480)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+340608)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+340756)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+340736)) /* CustomInfos */
	);
	AT_GraphPerf[62] = gap_cl_readhwtimer() - AT_GraphPerf[62];
	/* Moving Constant__1288 (1/1), size 256 from HyperRam at 588128 to (size 256) L2 at 631936 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588128), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205376), 256, 0, UchanHR0);
	/* Moving S169_Mul_scale (1/1), size 64 from HyperRam at 608048 to (size 64) L2 at 632448 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608048), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205888), 64, 0, UchanHR1);
	/* Moving S169_Mul_shift (1/1), size 64 from HyperRam at 608112 to (size 64) L2 at 632512 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608112), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205952), 64, 0, UchanHR2);
	/* Moving S169_Infos (1/1), size 13 from HyperRam at 616340 to (size 13) L2 at 632724 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616340), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206164), 13, 0, UchanHR3);
	/* Moving S169_Custom_infos (1/1), size 17 from HyperRam at 614472 to (size 17) L2 at 632704 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614472), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206144), 17, 0, UchanHR4);
	/* Moving Conv_171_weights (1/1), size 576 from HyperRam at 562944 to (size 576) L2 at 631360 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 562944), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 204800), 576, 0, UchanHR5);
	/* Moving Constant__1291 (1/1), size 256 from HyperRam at 588384 to (size 256) L2 at 632192 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588384), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 205632), 256, 0, UchanHR6);
	/* Moving S172_Mul_scale (1/1), size 64 from HyperRam at 608176 to (size 64) L2 at 632576 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608176), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206016), 64, 0, UchanHR7);
	/* Moving S172_Mul_shift (1/1), size 64 from HyperRam at 608240 to (size 64) L2 at 632640 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608240), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206080), 64, 0, UchanHR8);
	/* Moving S172_Infos (1/1), size 13 from HyperRam at 616356 to (size 13) L2 at 632740 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616356), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206180), 13, 0, UchanHR9);
	/* Moving S172_Custom_infos (1/1), size 13 from HyperRam at 616372 to (size 13) L2 at 632756 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616372), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 206196), 13, 0, UchanHR10);
	/* Moving Constant__1294 (1/1), size 256 from HyperRam at 588640 to (size 256) L2 at 733760 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588640), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 256, 0, UchanHR11);
	/* Moving S175_Mul_scale (1/1), size 64 from HyperRam at 608304 to (size 64) L2 at 734016 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608304), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307456), 64, 0, UchanHR13);
	/* Moving S175_Mul_shift (1/1), size 64 from HyperRam at 608368 to (size 64) L2 at 734080 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608368), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307520), 64, 0, UchanHR14);
	/* Moving S175_Infos (1/1), size 13 from HyperRam at 616388 to (size 13) L2 at 734164 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616388), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307604), 13, 0, UchanHR15);
	/* Moving S175_Custom_infos (1/1), size 17 from HyperRam at 614492 to (size 17) L2 at 734144 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614492), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307584), 17, 0, UchanHR16);
	/* Moving S179_Mul_scale (1/1), size 128 from HyperRam at 603760 to (size 128) L2 at 734528 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603760), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307968), 128, 0, UchanHR17);
	/* Moving S179_Mul_shift (1/1), size 128 from HyperRam at 603888 to (size 128) L2 at 734656 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 603888), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308096), 128, 0, UchanHR18);
	/* Moving S179_Infos (1/1), size 13 from HyperRam at 616404 to (size 13) L2 at 734932 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616404), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308372), 13, 0, UchanHR19);
	/* Moving S179_Custom_infos (1/1), size 13 from HyperRam at 616420 to (size 13) L2 at 734948 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616420), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308388), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S165_Infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	AT_GraphPerf[63] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[63] - Start_IO;
	S165_Op_Conv_168_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+340772)) /* Infos */
	);
	AT_GraphPerf[63] = gap_cl_readhwtimer() - AT_GraphPerf[63];
	/* Moving Constant__1300 (1/1), size 256 from HyperRam at 588896 to (size 256) L2 at 734272 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 588896), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307712), 256, 0, UchanHR12);
	/* Moving S182_Mul_scale (1/1), size 64 from HyperRam at 608432 to (size 64) L2 at 734784 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608432), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308224), 64, 0, UchanHR21);
	/* Moving S182_Mul_shift (1/1), size 64 from HyperRam at 608496 to (size 64) L2 at 734848 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608496), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308288), 64, 0, UchanHR22);
	/* Moving S182_Infos (1/1), size 13 from HyperRam at 616436 to (size 13) L2 at 734964 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616436), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308404), 13, 0, UchanHR23);
	/* Moving S182_Custom_infos (1/1), size 17 from HyperRam at 614512 to (size 17) L2 at 734912 using event 24 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614512), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308352), 17, 0, UchanHR24);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1288 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S169_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S169_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S169_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S169_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[64] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[64] - Start_IO;
	S169_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+245760)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+205376)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+205888)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+205952)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+206164)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+206144)) /* CustomInfos */
	);
	AT_GraphPerf[64] = gap_cl_readhwtimer() - AT_GraphPerf[64];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_171_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1291 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S172_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S172_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S172_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S172_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[65] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[65] - Start_IO;
	S172_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+205632)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+206016)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+206080)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+206180)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+206196)) /* CustomInfos */
	);
	AT_GraphPerf[65] = gap_cl_readhwtimer() - AT_GraphPerf[65];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1294 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S175_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S175_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S175_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S175_Custom_infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	AT_GraphPerf[66] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[66] - Start_IO;
	S175_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+249856)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+307200)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+307456)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307604)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307584)) /* CustomInfos */
	);
	AT_GraphPerf[66] = gap_cl_readhwtimer() - AT_GraphPerf[66];
	/* Moving Constant__1297 (1/1), size 512 from HyperRam at 576704 to (size 512) L2 at 733760 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 576704), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 512, 0, UchanHR0);
	AT_GraphPerf[67] = gap_cl_readhwtimer();
	S166_Op_Conv_162_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 20480)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+204800) + 20480)) /* Out */
	);
	AT_GraphPerf[67] = gap_cl_readhwtimer() - AT_GraphPerf[67];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1297 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S179_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S179_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S179_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S179_Custom_infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[68] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[68] - Start_IO;
	S179_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+204800)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+65536)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+307200)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+307968)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308096)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308372)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308388)) /* CustomInfos */
	);
	AT_GraphPerf[68] = gap_cl_readhwtimer() - AT_GraphPerf[68];
	/* Moving S184_Infos (1/1), size 8 from HyperRam at 617636 to (size 8) L2 at 734180 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617636), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307620), 8, 0, UchanHR0);
	/* Moving Constant__1303 (1/1), size 256 from HyperRam at 589152 to (size 256) L2 at 733760 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589152), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 256, 0, UchanHR1);
	/* Moving S188_Mul_scale (1/1), size 64 from HyperRam at 608560 to (size 64) L2 at 734016 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608560), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307456), 64, 0, UchanHR2);
	/* Moving S188_Mul_shift (1/1), size 64 from HyperRam at 608624 to (size 64) L2 at 734080 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608624), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307520), 64, 0, UchanHR3);
	/* Moving S188_Infos (1/1), size 13 from HyperRam at 616452 to (size 13) L2 at 734164 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616452), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307604), 13, 0, UchanHR4);
	/* Moving S188_Custom_infos (1/1), size 17 from HyperRam at 614532 to (size 17) L2 at 734144 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614532), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307584), 17, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1300 using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S182_Mul_scale using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S182_Mul_shift using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S182_Infos using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	/* Waiting completion of transfer of S182_Custom_infos using event 24 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR24);
	AT_GraphPerf[69] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[69] - Start_IO;
	S182_Conv2d_64x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+188416)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+307712)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 20480)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+308224)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308288)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308404)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308352)) /* CustomInfos */
	);
	AT_GraphPerf[69] = gap_cl_readhwtimer() - AT_GraphPerf[69];
	AT_GraphPerf[70] = gap_cl_readhwtimer();
	S183_Op_Resize_185(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 20480)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)) /* Out */
	);
	AT_GraphPerf[70] = gap_cl_readhwtimer() - AT_GraphPerf[70];
	/* Moving Constant__1315 (1/1), size 128 from HyperRam at 604272 to (size 128) L2 at 734784 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604272), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308224), 128, 0, UchanHR6);
	/* Moving S200_Mul_scale (1/1), size 32 from HyperRam at 614128 to (size 32) L2 at 734912 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614128), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308352), 32, 0, UchanHR7);
	/* Moving S200_Mul_shift (1/1), size 32 from HyperRam at 614160 to (size 32) L2 at 734944 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614160), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308384), 32, 0, UchanHR8);
	/* Moving S200_Infos (1/1), size 13 from HyperRam at 616516 to (size 13) L2 at 734976 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616516), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308416), 13, 0, UchanHR9);
	/* Moving S200_Custom_infos (1/1), size 13 from HyperRam at 616532 to (size 13) L2 at 734992 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616532), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 308432), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S184_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	AT_GraphPerf[71] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[71] - Start_IO;
	S184_Op_Concat_186_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307620)) /* Infos */
	);
	AT_GraphPerf[71] = gap_cl_readhwtimer() - AT_GraphPerf[71];
	/* Moving S190_Infos (1/1), size 8 from HyperRam at 617644 to (size 8) L2 at 734180 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617644), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307620), 8, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1303 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S188_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S188_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S188_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S188_Custom_infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	AT_GraphPerf[72] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[72] - Start_IO;
	S188_Conv2d_64x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+196608)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+307200)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+307456)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307604)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307584)) /* CustomInfos */
	);
	AT_GraphPerf[72] = gap_cl_readhwtimer() - AT_GraphPerf[72];
	/* Moving Conv_193_weights (1/1), size 1024 from HyperRam at 556544 to (size 1024) L2 at 508480 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 556544), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 81920), 1024, 0, UchanHR1);
	/* Moving Constant__1309 (1/1), size 128 from HyperRam at 604016 to (size 128) L2 at 509792 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604016), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83232), 128, 0, UchanHR2);
	/* Moving S194_Mul_scale (1/1), size 32 from HyperRam at 614000 to (size 32) L2 at 510048 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614000), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83488), 32, 0, UchanHR3);
	/* Moving S194_Mul_shift (1/1), size 32 from HyperRam at 614032 to (size 32) L2 at 510080 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614032), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83520), 32, 0, UchanHR4);
	/* Moving S194_Infos (1/1), size 13 from HyperRam at 616468 to (size 13) L2 at 510196 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616468), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83636), 13, 0, UchanHR5);
	/* Moving S194_Custom_infos (1/1), size 17 from HyperRam at 614552 to (size 17) L2 at 510176 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614552), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83616), 17, 0, UchanHR11);
	/* Moving Conv_196_weights (1/1), size 288 from HyperRam at 581952 to (size 288) L2 at 509504 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 581952), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82944), 288, 0, UchanHR12);
	/* Moving Constant__1312 (1/1), size 128 from HyperRam at 604144 to (size 128) L2 at 509920 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604144), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83360), 128, 0, UchanHR13);
	/* Moving S197_Mul_scale (1/1), size 32 from HyperRam at 614064 to (size 32) L2 at 510112 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614064), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83552), 32, 0, UchanHR14);
	/* Moving S197_Mul_shift (1/1), size 32 from HyperRam at 614096 to (size 32) L2 at 510144 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614096), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83584), 32, 0, UchanHR15);
	/* Moving S197_Infos (1/1), size 13 from HyperRam at 616484 to (size 13) L2 at 510212 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616484), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83652), 13, 0, UchanHR16);
	/* Moving S197_Custom_infos (1/1), size 13 from HyperRam at 616500 to (size 13) L2 at 510228 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616500), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 83668), 13, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S190_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	AT_GraphPerf[73] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[73] - Start_IO;
	S190_Op_Conv_193_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307620)) /* Infos */
	);
	AT_GraphPerf[73] = gap_cl_readhwtimer() - AT_GraphPerf[73];
	/* Moving Conv_199_weights (1/1), size 1024 from HyperRam at 557568 to (size 1024) L2 at 733760 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 557568), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 1024, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_193_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1309 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S194_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S194_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S194_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S194_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[74] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[74] - Start_IO;
	S194_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+83232)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+83488)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83636)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83616)) /* CustomInfos */
	);
	AT_GraphPerf[74] = gap_cl_readhwtimer() - AT_GraphPerf[74];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_196_weights using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of Constant__1312 using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S197_Mul_scale using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S197_Mul_shift using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S197_Infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S197_Custom_infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	AT_GraphPerf[75] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[75] - Start_IO;
	S197_Conv2d_32x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+40960)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82944)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+83360)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+83552)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83584)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83652)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+83668)) /* CustomInfos */
	);
	AT_GraphPerf[75] = gap_cl_readhwtimer() - AT_GraphPerf[75];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_199_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant__1315 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S200_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S200_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S200_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S200_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[76] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[76] - Start_IO;
	S200_Conv2d_32x32x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307200)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+308224)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+308352)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308384)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308416)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+308432)) /* CustomInfos */
	);
	AT_GraphPerf[76] = gap_cl_readhwtimer() - AT_GraphPerf[76];
	/* Moving Constant__1318 (1/1), size 256 from HyperRam at 589408 to (size 256) L2 at 733760 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589408), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307200), 256, 0, UchanHR0);
	/* Moving S204_Mul_scale (1/1), size 64 from HyperRam at 608688 to (size 64) L2 at 734016 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608688), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307456), 64, 0, UchanHR1);
	/* Moving S204_Mul_shift (1/1), size 64 from HyperRam at 608752 to (size 64) L2 at 734080 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307520), 64, 0, UchanHR2);
	/* Moving S204_Infos (1/1), size 13 from HyperRam at 616548 to (size 13) L2 at 734164 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616548), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307604), 13, 0, UchanHR3);
	/* Moving S204_Custom_infos (1/1), size 17 from HyperRam at 614572 to (size 17) L2 at 734144 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614572), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 307584), 17, 0, UchanHR4);
	AT_GraphPerf[77] = gap_cl_readhwtimer();
	S191_Op_Conv_187_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 40960)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+81920) + 40960)) /* Out */
	);
	AT_GraphPerf[77] = gap_cl_readhwtimer() - AT_GraphPerf[77];
	/* Moving Conv_206_weights (1/1), size 576 from HyperRam at 563520 to (size 576) L2 at 590400 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 563520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 576, 0, UchanHR5);
	/* Moving Constant__1321 (1/1), size 256 from HyperRam at 589664 to (size 256) L2 at 590976 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589664), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164416), 256, 0, UchanHR6);
	/* Moving S207_Mul_scale (1/1), size 64 from HyperRam at 608816 to (size 64) L2 at 591232 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608816), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164672), 64, 0, UchanHR7);
	/* Moving S207_Mul_shift (1/1), size 64 from HyperRam at 608880 to (size 64) L2 at 591296 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608880), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164736), 64, 0, UchanHR8);
	/* Moving S207_Infos (1/1), size 13 from HyperRam at 616564 to (size 13) L2 at 591360 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616564), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164800), 13, 0, UchanHR9);
	/* Moving S207_Custom_infos (1/1), size 13 from HyperRam at 616580 to (size 13) L2 at 591376 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616580), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164816), 13, 0, UchanHR10);
	/* Moving Constant__1333 (1/1), size 256 from HyperRam at 590176 to (size 256) L2 at 611456 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590176), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184896), 256, 0, UchanHR11);
	/* Moving S219_Mul_scale (1/1), size 64 from HyperRam at 609072 to (size 64) L2 at 611968 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609072), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185408), 64, 0, UchanHR12);
	/* Moving S219_Mul_shift (1/1), size 64 from HyperRam at 609136 to (size 64) L2 at 612032 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609136), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185472), 64, 0, UchanHR13);
	/* Moving S219_Infos (1/1), size 13 from HyperRam at 616644 to (size 13) L2 at 612244 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616644), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185684), 13, 0, UchanHR14);
	/* Moving S219_Custom_infos (1/1), size 17 from HyperRam at 614592 to (size 17) L2 at 612224 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614592), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185664), 17, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1318 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S204_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S204_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S204_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S204_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[78] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[78] - Start_IO;
	S204_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+253952)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+307200)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+307456)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307604)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+307584)) /* CustomInfos */
	);
	AT_GraphPerf[78] = gap_cl_readhwtimer() - AT_GraphPerf[78];
	/* Moving Constant__1324 (1/1), size 256 from HyperRam at 589920 to (size 256) L2 at 528960 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 589920), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102400), 256, 0, UchanHR0);
	/* Moving S210_Mul_scale (1/1), size 64 from HyperRam at 608944 to (size 64) L2 at 529216 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 608944), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102656), 64, 0, UchanHR1);
	/* Moving S210_Mul_shift (1/1), size 64 from HyperRam at 609008 to (size 64) L2 at 529280 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609008), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102720), 64, 0, UchanHR2);
	/* Moving S210_Infos (1/1), size 13 from HyperRam at 616596 to (size 13) L2 at 529344 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616596), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102784), 13, 0, UchanHR3);
	/* Moving S210_Custom_infos (1/1), size 13 from HyperRam at 616612 to (size 13) L2 at 529360 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616612), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102800), 13, 0, UchanHR4);
	/* Moving Constant__1327 (1/1), size 512 from HyperRam at 577216 to (size 512) L2 at 549440 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 577216), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 512, 0, UchanHR16);
	/* Moving S214_Mul_scale (1/1), size 128 from HyperRam at 604400 to (size 128) L2 at 549952 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604400), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123392), 128, 0, UchanHR17);
	/* Moving S214_Mul_shift (1/1), size 128 from HyperRam at 604528 to (size 128) L2 at 550080 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604528), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123520), 128, 0, UchanHR18);
	/* Moving S214_Infos (1/1), size 13 from HyperRam at 616628 to (size 13) L2 at 550208 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616628), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123648), 13, 0, UchanHR19);
	/* Moving Conv_222_weights (1/1), size 576 from HyperRam at 564096 to (size 576) L2 at 610880 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 564096), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184320), 576, 0, UchanHR20);
	/* Moving Constant__1336 (1/1), size 256 from HyperRam at 590432 to (size 256) L2 at 611712 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590432), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185152), 256, 0, UchanHR21);
	/* Moving S222_Mul_scale (1/1), size 64 from HyperRam at 609200 to (size 64) L2 at 612096 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609200), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185536), 64, 0, UchanHR22);
	/* Moving S222_Mul_shift (1/1), size 64 from HyperRam at 609264 to (size 64) L2 at 612160 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609264), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185600), 64, 0, UchanHR23);
	/* Moving S222_Infos (1/1), size 13 from HyperRam at 616660 to (size 13) L2 at 612260 using event 24 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616660), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185700), 13, 0, UchanHR24);
	/* Moving S222_Custom_infos (1/1), size 13 from HyperRam at 616676 to (size 13) L2 at 612276 using event 25 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616676), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185716), 13, 0, UchanHR25);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_206_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1321 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S207_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S207_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S207_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S207_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[79] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[79] - Start_IO;
	S207_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+164416)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+164672)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164736)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164800)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164816)) /* CustomInfos */
	);
	AT_GraphPerf[79] = gap_cl_readhwtimer() - AT_GraphPerf[79];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1324 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S210_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S210_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S210_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S210_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[80] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[80] - Start_IO;
	S210_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+258048)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+102400)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+102656)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102720)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102784)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102800)) /* CustomInfos */
	);
	AT_GraphPerf[80] = gap_cl_readhwtimer() - AT_GraphPerf[80];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1327 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S214_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S214_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S214_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	AT_GraphPerf[81] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[81] - Start_IO;
	S214_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+81920)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+122880)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+123392)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123648)) /* Infos */
	);
	AT_GraphPerf[81] = gap_cl_readhwtimer() - AT_GraphPerf[81];
	AT_GraphPerf[82] = gap_cl_readhwtimer();
	S216_Op_Conv_213_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+81920) + 20480)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+143360) + 20480)) /* Out */
	);
	AT_GraphPerf[82] = gap_cl_readhwtimer() - AT_GraphPerf[82];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1333 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S219_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S219_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S219_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S219_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[83] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[83] - Start_IO;
	S219_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+262144)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+184896)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+185408)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185472)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185684)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185664)) /* CustomInfos */
	);
	AT_GraphPerf[83] = gap_cl_readhwtimer() - AT_GraphPerf[83];
	/* Moving Constant__1339 (1/1), size 256 from HyperRam at 590688 to (size 256) L2 at 528960 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590688), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102400), 256, 0, UchanHR0);
	/* Moving S225_Mul_scale (1/1), size 64 from HyperRam at 609328 to (size 64) L2 at 529216 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609328), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102656), 64, 0, UchanHR1);
	/* Moving S225_Mul_shift (1/1), size 64 from HyperRam at 609392 to (size 64) L2 at 529280 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609392), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102720), 64, 0, UchanHR2);
	/* Moving S225_Infos (1/1), size 13 from HyperRam at 616692 to (size 13) L2 at 529364 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616692), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102804), 13, 0, UchanHR3);
	/* Moving S225_Custom_infos (1/1), size 17 from HyperRam at 614612 to (size 17) L2 at 529344 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614612), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102784), 17, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_222_weights using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	/* Waiting completion of transfer of Constant__1336 using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S222_Mul_scale using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S222_Mul_shift using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	/* Waiting completion of transfer of S222_Infos using event 24 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR24);
	/* Waiting completion of transfer of S222_Custom_infos using event 25 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR25);
	AT_GraphPerf[84] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[84] - Start_IO;
	S222_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+185152)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+185536)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185600)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185700)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+185716)) /* CustomInfos */
	);
	AT_GraphPerf[84] = gap_cl_readhwtimer() - AT_GraphPerf[84];
	/* Moving Constant__1342 (1/1), size 512 from HyperRam at 577728 to (size 512) L2 at 549440 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 577728), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 512, 0, UchanHR5);
	/* Moving S229_Mul_scale (1/1), size 128 from HyperRam at 604656 to (size 128) L2 at 549952 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604656), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123392), 128, 0, UchanHR6);
	/* Moving S229_Mul_shift (1/1), size 128 from HyperRam at 604784 to (size 128) L2 at 550080 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604784), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123520), 128, 0, UchanHR7);
	/* Moving S229_Infos (1/1), size 13 from HyperRam at 616708 to (size 13) L2 at 550228 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616708), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123668), 13, 0, UchanHR8);
	/* Moving S229_Custom_infos (1/1), size 17 from HyperRam at 614632 to (size 17) L2 at 550208 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614632), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123648), 17, 0, UchanHR9);
	/* Moving Conv_232_weights (1/1), size 1152 from HyperRam at 542976 to (size 1152) L2 at 559680 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 542976), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133120), 1152, 0, UchanHR10);
	/* Moving Constant__1345 (1/1), size 512 from HyperRam at 578240 to (size 512) L2 at 560832 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 578240), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 134272), 512, 0, UchanHR11);
	/* Moving S232_Mul_scale (1/1), size 128 from HyperRam at 604912 to (size 128) L2 at 561856 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 604912), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135296), 128, 0, UchanHR12);
	/* Moving S232_Mul_shift (1/1), size 128 from HyperRam at 605040 to (size 128) L2 at 561984 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605040), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135424), 128, 0, UchanHR13);
	/* Moving S232_Infos (1/1), size 13 from HyperRam at 616724 to (size 13) L2 at 562408 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616724), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135848), 13, 0, UchanHR14);
	/* Moving S232_Custom_infos (1/1), size 17 from HyperRam at 614652 to (size 17) L2 at 562368 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614652), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135808), 17, 0, UchanHR15);
	/* Moving Constant__1348 (1/1), size 512 from HyperRam at 578752 to (size 512) L2 at 561344 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 578752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 134784), 512, 0, UchanHR16);
	/* Moving S235_Mul_scale (1/1), size 128 from HyperRam at 605168 to (size 128) L2 at 562112 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605168), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135552), 128, 0, UchanHR17);
	/* Moving S235_Mul_shift (1/1), size 128 from HyperRam at 605296 to (size 128) L2 at 562240 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605296), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135680), 128, 0, UchanHR18);
	/* Moving S235_Infos (1/1), size 13 from HyperRam at 616740 to (size 13) L2 at 562424 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616740), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135864), 13, 0, UchanHR19);
	/* Moving S235_Custom_infos (1/1), size 17 from HyperRam at 614672 to (size 17) L2 at 562388 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614672), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 135828), 17, 0, UchanHR20);
	/* Moving Constant__1351 (1/1), size 1024 from HyperRam at 558592 to (size 1024) L2 at 655936 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 558592), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 229376), 1024, 0, UchanHR21);
	/* Moving S240_Mul_scale (1/1), size 256 from HyperRam at 590944 to (size 256) L2 at 656960 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 590944), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 230400), 256, 0, UchanHR22);
	/* Moving S240_Mul_shift (1/1), size 256 from HyperRam at 591200 to (size 256) L2 at 657216 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591200), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 230656), 256, 0, UchanHR23);
	/* Moving S240_Infos (1/1), size 13 from HyperRam at 616756 to (size 13) L2 at 657492 using event 24 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616756), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 230932), 13, 0, UchanHR24);
	/* Moving S240_Custom_infos (1/1), size 17 from HyperRam at 614692 to (size 17) L2 at 657472 using event 25 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614692), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 230912), 17, 0, UchanHR25);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1339 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S225_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S225_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S225_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S225_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[85] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[85] - Start_IO;
	S225_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+266240)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+102400)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+102656)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102720)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102804)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102784)) /* CustomInfos */
	);
	AT_GraphPerf[85] = gap_cl_readhwtimer() - AT_GraphPerf[85];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1342 using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S229_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S229_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S229_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S229_Custom_infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	AT_GraphPerf[86] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[86] - Start_IO;
	S229_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+98304)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+122880)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+123392)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123520)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123668)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+123648)) /* CustomInfos */
	);
	AT_GraphPerf[86] = gap_cl_readhwtimer() - AT_GraphPerf[86];
	/* Moving S237_Infos (1/1), size 8 from HyperRam at 617652 to (size 8) L2 at 569920 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617652), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143360), 8, 0, UchanHR0);
	/* Moving Conv_239_weights (1/1), size 65536 from HyperRam at 262144 to (size 65536) L2 at 590400 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 262144), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 65536, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_232_weights using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of Constant__1345 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S232_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S232_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S232_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S232_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[87] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[87] - Start_IO;
	S232_Conv2d_128x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133120)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+134272)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+135296)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135424)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135848)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135808)) /* CustomInfos */
	);
	AT_GraphPerf[87] = gap_cl_readhwtimer() - AT_GraphPerf[87];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1348 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S235_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S235_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S235_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S235_Custom_infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[88] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[88] - Start_IO;
	S235_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+114688)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+134784)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+135552)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135680)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135864)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+135828)) /* CustomInfos */
	);
	AT_GraphPerf[88] = gap_cl_readhwtimer() - AT_GraphPerf[88];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S237_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	AT_GraphPerf[89] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[89] - Start_IO;
	S237_Op_Conv_239_fusion_qin0(
		((signed char * __restrict__) (model_L2_Memory_Dyn+286720)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)) /* Infos */
	);
	AT_GraphPerf[89] = gap_cl_readhwtimer() - AT_GraphPerf[89];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_239_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1351 using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S240_Mul_scale using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S240_Mul_shift using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	/* Waiting completion of transfer of S240_Infos using event 24 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR24);
	/* Waiting completion of transfer of S240_Custom_infos using event 25 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR25);
	AT_GraphPerf[90] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[90] - Start_IO;
	S240_Conv2d_256x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+229376)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+230400)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+230656)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+230932)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+230912)) /* CustomInfos */
	);
	AT_GraphPerf[90] = gap_cl_readhwtimer() - AT_GraphPerf[90];
	/* Moving Constant__1357 (1/1), size 512 from HyperRam at 579264 to (size 512) L2 at 559680 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 579264), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133120), 512, 0, UchanHR0);
	/* Moving S245_Mul_scale (1/1), size 128 from HyperRam at 605424 to (size 128) L2 at 560192 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605424), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133632), 128, 0, UchanHR1);
	/* Moving S245_Mul_shift (1/1), size 128 from HyperRam at 605552 to (size 128) L2 at 560320 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605552), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133760), 128, 0, UchanHR2);
	/* Moving S245_Infos (1/1), size 13 from HyperRam at 616772 to (size 13) L2 at 560468 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616772), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133908), 13, 0, UchanHR3);
	/* Moving S245_Custom_infos (1/1), size 17 from HyperRam at 614712 to (size 17) L2 at 560448 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133888), 17, 0, UchanHR4);
	/* Moving Conv_248_weights (1/1), size 1152 from HyperRam at 544128 to (size 1152) L2 at 610880 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 544128), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184320), 1152, 0, UchanHR5);
	/* Moving Constant__1360 (1/1), size 512 from HyperRam at 579776 to (size 512) L2 at 612032 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 579776), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185472), 512, 0, UchanHR6);
	/* Moving S248_Mul_scale (1/1), size 128 from HyperRam at 605680 to (size 128) L2 at 612544 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605680), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 185984), 128, 0, UchanHR7);
	/* Moving S248_Mul_shift (1/1), size 128 from HyperRam at 605808 to (size 128) L2 at 612672 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605808), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 186112), 128, 0, UchanHR8);
	/* Moving S248_Infos (1/1), size 13 from HyperRam at 616788 to (size 13) L2 at 612820 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616788), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 186260), 13, 0, UchanHR9);
	/* Moving S248_Custom_infos (1/1), size 17 from HyperRam at 614732 to (size 17) L2 at 612800 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614732), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 186240), 17, 0, UchanHR10);
	AT_GraphPerf[91] = gap_cl_readhwtimer();
	S242_Op_Conv_239_split_copy(
		((signed char * __restrict__) ((model_L2_Memory_Dyn+143360) + 10240)), /* In */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+163840) + 10240)) /* Out */
	);
	AT_GraphPerf[91] = gap_cl_readhwtimer() - AT_GraphPerf[91];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1357 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S245_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S245_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S245_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S245_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[92] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[92] - Start_IO;
	S245_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+131072)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+133120)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+133632)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133760)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133908)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133888)) /* CustomInfos */
	);
	AT_GraphPerf[92] = gap_cl_readhwtimer() - AT_GraphPerf[92];
	/* Moving Constant__1363 (1/1), size 512 from HyperRam at 580288 to (size 512) L2 at 570944 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 580288), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144384), 512, 0, UchanHR0);
	/* Moving S251_Mul_scale (1/1), size 128 from HyperRam at 605936 to (size 128) L2 at 571968 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 605936), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145408), 128, 0, UchanHR1);
	/* Moving S251_Mul_shift (1/1), size 128 from HyperRam at 606064 to (size 128) L2 at 572096 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 606064), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145536), 128, 0, UchanHR2);
	/* Moving S251_Infos (1/1), size 13 from HyperRam at 616804 to (size 13) L2 at 572264 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616804), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145704), 13, 0, UchanHR3);
	/* Moving S251_Custom_infos (1/1), size 17 from HyperRam at 614752 to (size 17) L2 at 572224 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145664), 17, 0, UchanHR4);
	/* Moving Constant__1366 (1/1), size 1024 from HyperRam at 559616 to (size 1024) L2 at 569920 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 559616), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143360), 1024, 0, UchanHR11);
	/* Moving S255_Mul_scale (1/1), size 256 from HyperRam at 591456 to (size 256) L2 at 571456 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591456), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144896), 256, 0, UchanHR12);
	/* Moving S255_Mul_shift (1/1), size 256 from HyperRam at 591712 to (size 256) L2 at 571712 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145152), 256, 0, UchanHR13);
	/* Moving S255_Infos (1/1), size 13 from HyperRam at 616820 to (size 13) L2 at 572280 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616820), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145720), 13, 0, UchanHR14);
	/* Moving S255_Custom_infos (1/1), size 17 from HyperRam at 614772 to (size 17) L2 at 572244 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614772), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 145684), 17, 0, UchanHR15);
	/* Moving Constant__1423 (1/1), size 256 from HyperRam at 597088 to (size 256) L2 at 575616 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597088), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149056), 256, 0, UchanHR16);
	/* Moving S336_Mul_scale (1/1), size 64 from HyperRam at 612016 to (size 64) L2 at 576128 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612016), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149568), 64, 0, UchanHR17);
	/* Moving S336_Mul_shift (1/1), size 64 from HyperRam at 612080 to (size 64) L2 at 576192 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612080), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149632), 64, 0, UchanHR18);
	/* Moving S336_Infos (1/1), size 13 from HyperRam at 617396 to (size 13) L2 at 576424 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617396), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149864), 13, 0, UchanHR19);
	/* Moving S336_Custom_infos (1/1), size 17 from HyperRam at 614932 to (size 17) L2 at 576384 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614932), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149824), 17, 0, UchanHR20);
	/* Moving Conv_327_weights (1/1), size 576 from HyperRam at 569280 to (size 576) L2 at 575040 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 569280), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 148480), 576, 0, UchanHR21);
	/* Moving Constant__1426 (1/1), size 256 from HyperRam at 597344 to (size 256) L2 at 575872 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597344), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149312), 256, 0, UchanHR22);
	/* Moving S339_Mul_scale (1/1), size 64 from HyperRam at 612144 to (size 64) L2 at 576256 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612144), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149696), 64, 0, UchanHR23);
	/* Moving S339_Mul_shift (1/1), size 64 from HyperRam at 612208 to (size 64) L2 at 576320 using event 24 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612208), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149760), 64, 0, UchanHR24);
	/* Moving S339_Infos (1/1), size 13 from HyperRam at 617412 to (size 13) L2 at 576440 using event 25 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617412), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149880), 13, 0, UchanHR25);
	/* Moving S339_Custom_infos (1/1), size 17 from HyperRam at 614952 to (size 17) L2 at 576404 using event 26 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614952), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 149844), 17, 0, UchanHR26);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_248_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1360 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S248_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S248_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S248_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S248_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[93] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[93] - Start_IO;
	S248_Conv2d_128x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+185472)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133120)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+185984)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+186112)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+186260)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+186240)) /* CustomInfos */
	);
	AT_GraphPerf[93] = gap_cl_readhwtimer() - AT_GraphPerf[93];
	/* Moving Conv_255_weights (1/1), size 65536 from HyperRam at 327680 to (size 65536) L2 at 610880 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 327680), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 184320), 65536, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1363 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S251_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S251_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S251_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S251_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[94] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[94] - Start_IO;
	S251_Conv2d_128x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+133120)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+147456)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+144384)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+145408)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145536)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145704)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145664)) /* CustomInfos */
	);
	AT_GraphPerf[94] = gap_cl_readhwtimer() - AT_GraphPerf[94];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_255_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1366 using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S255_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S255_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S255_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S255_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[95] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[95] - Start_IO;
	S255_Conv2d_256x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+184320)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+143360)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144896)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145152)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145720)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+145684)) /* CustomInfos */
	);
	AT_GraphPerf[95] = gap_cl_readhwtimer() - AT_GraphPerf[95];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1423 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S336_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S336_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S336_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S336_Custom_infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[96] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[96] - Start_IO;
	S336_Conv2d_64x256x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+163840)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+149056)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+149568)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149632)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149864)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149824)) /* CustomInfos */
	);
	AT_GraphPerf[96] = gap_cl_readhwtimer() - AT_GraphPerf[96];
	/* Moving Constant__1429 (1/1), size 256 from HyperRam at 597600 to (size 256) L2 at 564352 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597600), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137792), 256, 0, UchanHR0);
	/* Moving S342_Mul_scale (1/1), size 64 from HyperRam at 612272 to (size 64) L2 at 564864 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612272), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138304), 64, 0, UchanHR1);
	/* Moving S342_Mul_shift (1/1), size 64 from HyperRam at 612336 to (size 64) L2 at 564928 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612336), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138368), 64, 0, UchanHR2);
	/* Moving S342_Infos (1/1), size 13 from HyperRam at 617428 to (size 13) L2 at 565160 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617428), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138600), 13, 0, UchanHR3);
	/* Moving S342_Custom_infos (1/1), size 17 from HyperRam at 614972 to (size 17) L2 at 565120 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614972), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138560), 17, 0, UchanHR4);
	/* Moving Conv_333_weights (1/1), size 576 from HyperRam at 569856 to (size 576) L2 at 563776 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 569856), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137216), 576, 0, UchanHR5);
	/* Moving Constant__1432 (1/1), size 256 from HyperRam at 597856 to (size 256) L2 at 564608 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 597856), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138048), 256, 0, UchanHR6);
	/* Moving S345_Mul_scale (1/1), size 64 from HyperRam at 612400 to (size 64) L2 at 564992 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612400), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138432), 64, 0, UchanHR7);
	/* Moving S345_Mul_shift (1/1), size 64 from HyperRam at 612464 to (size 64) L2 at 565056 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612464), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138496), 64, 0, UchanHR8);
	/* Moving S345_Infos (1/1), size 13 from HyperRam at 617444 to (size 13) L2 at 565176 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617444), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138616), 13, 0, UchanHR9);
	/* Moving S345_Custom_infos (1/1), size 17 from HyperRam at 614992 to (size 17) L2 at 565140 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614992), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138580), 17, 0, UchanHR10);
	/* Moving Conv_339_weights (1/1), size 64 from HyperRam at 612656 to (size 64) L2 at 559680 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612656), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133120), 64, 0, UchanHR11);
	/* Moving Constant_head_cls_preds_2_bias (1/1), size 4 from HyperRam at 617724 to (size 4) L2 at 559760 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617724), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133200), 4, 0, UchanHR12);
	/* Moving S352_Mul_scale (1/1), size 1 from HyperRam at 617728 to (size 1) L2 at 559764 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617728), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133204), 1, 0, UchanHR13);
	/* Moving S352_Mul_shift (1/1), size 1 from HyperRam at 617732 to (size 1) L2 at 559768 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617732), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133208), 1, 0, UchanHR14);
	/* Moving S352_Infos (1/1), size 13 from HyperRam at 617476 to (size 13) L2 at 559744 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617476), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133184), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_327_weights using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of Constant__1426 using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S339_Mul_scale using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	/* Waiting completion of transfer of S339_Mul_shift using event 24 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR24);
	/* Waiting completion of transfer of S339_Infos using event 25 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR25);
	/* Waiting completion of transfer of S339_Custom_infos using event 26 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR26);
	AT_GraphPerf[97] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[97] - Start_IO;
	S339_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+148480)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+149312)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+149696)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149760)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149880)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+149844)) /* CustomInfos */
	);
	AT_GraphPerf[97] = gap_cl_readhwtimer() - AT_GraphPerf[97];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1429 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S342_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S342_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S342_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S342_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[98] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[98] - Start_IO;
	S342_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+411664)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+137792)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138304)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138368)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138600)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138560)) /* CustomInfos */
	);
	AT_GraphPerf[98] = gap_cl_readhwtimer() - AT_GraphPerf[98];
	/* Moving Constant__1435 (1/1), size 256 from HyperRam at 598112 to (size 256) L2 at 564352 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598112), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137792), 256, 0, UchanHR0);
	/* Moving S348_Mul_scale (1/1), size 64 from HyperRam at 612528 to (size 64) L2 at 564864 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612528), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138304), 64, 0, UchanHR1);
	/* Moving S348_Mul_shift (1/1), size 64 from HyperRam at 612592 to (size 64) L2 at 564928 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612592), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138368), 64, 0, UchanHR2);
	/* Moving S348_Infos (1/1), size 13 from HyperRam at 617460 to (size 13) L2 at 565120 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617460), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138560), 13, 0, UchanHR3);
	/* Moving S355_Infos (1/1), size 13 from HyperRam at 617492 to (size 13) L2 at 565160 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617492), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138600), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_333_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1432 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S345_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S345_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S345_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S345_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[99] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[99] - Start_IO;
	S345_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137216)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+138048)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138432)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138496)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138616)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138580)) /* CustomInfos */
	);
	AT_GraphPerf[99] = gap_cl_readhwtimer() - AT_GraphPerf[99];
	/* Moving Conv_340_weights (1/1), size 576 from HyperRam at 570432 to (size 576) L2 at 563776 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 570432), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137216), 576, 0, UchanHR5);
	/* Moving Constant__1441 (1/1), size 256 from HyperRam at 598624 to (size 256) L2 at 564608 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598624), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138048), 256, 0, UchanHR6);
	/* Moving S358_Mul_scale (1/1), size 64 from HyperRam at 612848 to (size 64) L2 at 564992 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612848), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138432), 64, 0, UchanHR7);
	/* Moving S358_Mul_shift (1/1), size 64 from HyperRam at 612912 to (size 64) L2 at 565056 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612912), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138496), 64, 0, UchanHR8);
	/* Moving S358_Infos (1/1), size 13 from HyperRam at 617508 to (size 13) L2 at 565176 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617508), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138616), 13, 0, UchanHR9);
	/* Moving S358_Custom_infos (1/1), size 17 from HyperRam at 615032 to (size 17) L2 at 565140 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615032), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138580), 17, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1435 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S348_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S348_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S348_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	AT_GraphPerf[100] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[100] - Start_IO;
	S348_Conv2d_64x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+415760)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+137792)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138304)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138368)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138560)) /* Infos */
	);
	AT_GraphPerf[100] = gap_cl_readhwtimer() - AT_GraphPerf[100];
	/* Moving Constant__1438 (1/1), size 256 from HyperRam at 598368 to (size 256) L2 at 564352 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598368), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137792), 256, 0, UchanHR0);
	/* Moving S355_Mul_scale (1/1), size 64 from HyperRam at 612720 to (size 64) L2 at 564864 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612720), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138304), 64, 0, UchanHR1);
	/* Moving S355_Mul_shift (1/1), size 64 from HyperRam at 612784 to (size 64) L2 at 564928 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612784), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138368), 64, 0, UchanHR2);
	/* Moving S355_Custom_infos (1/1), size 17 from HyperRam at 615012 to (size 17) L2 at 565120 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615012), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138560), 17, 0, UchanHR3);
	AT_GraphPerf[101] = gap_cl_readhwtimer();
	S349_Op_expr_78(
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* expr_78_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)) /* expr_78_out_0 */
	);
	AT_GraphPerf[101] = gap_cl_readhwtimer() - AT_GraphPerf[101];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_339_weights using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of Constant_head_cls_preds_2_bias using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S352_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S352_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S352_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[102] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[102] - Start_IO;
	S352_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133120)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+133200)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+255360) + 400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+133204)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133208)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133184)) /* Infos */
	);
	AT_GraphPerf[102] = gap_cl_readhwtimer() - AT_GraphPerf[102];
	/* Moving Conv_349_weights (1/1), size 4096 from HyperRam at 536576 to (size 4096) L2 at 559680 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 536576), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 133120), 4096, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_340_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1438 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S355_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S355_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S355_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S355_Custom_infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	AT_GraphPerf[103] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[103] - Start_IO;
	S355_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137216)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+137792)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138304)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138368)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138600)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138560)) /* CustomInfos */
	);
	AT_GraphPerf[103] = gap_cl_readhwtimer() - AT_GraphPerf[103];
	/* Moving Constant__1396 (1/1), size 256 from HyperRam at 594528 to (size 256) L2 at 570496 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594528), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143936), 256, 0, UchanHR0);
	/* Moving S297_Mul_scale (1/1), size 64 from HyperRam at 610736 to (size 64) L2 at 571008 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610736), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144448), 64, 0, UchanHR1);
	/* Moving S297_Mul_shift (1/1), size 64 from HyperRam at 610800 to (size 64) L2 at 571072 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610800), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144512), 64, 0, UchanHR2);
	/* Moving S297_Infos (1/1), size 13 from HyperRam at 617172 to (size 13) L2 at 571304 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617172), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144744), 13, 0, UchanHR3);
	/* Moving S297_Custom_infos (1/1), size 17 from HyperRam at 614792 to (size 17) L2 at 571264 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614792), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144704), 17, 0, UchanHR4);
	/* Moving Conv_346_weights (1/1), size 576 from HyperRam at 571008 to (size 576) L2 at 563776 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 571008), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137216), 576, 0, UchanHR5);
	/* Moving Constant__1444 (1/1), size 256 from HyperRam at 598880 to (size 256) L2 at 564352 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 598880), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137792), 256, 0, UchanHR12);
	/* Moving S361_Mul_scale (1/1), size 64 from HyperRam at 612976 to (size 64) L2 at 564864 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 612976), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138304), 64, 0, UchanHR13);
	/* Moving S361_Mul_shift (1/1), size 64 from HyperRam at 613040 to (size 64) L2 at 564928 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613040), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138368), 64, 0, UchanHR14);
	/* Moving S361_Infos (1/1), size 13 from HyperRam at 617524 to (size 13) L2 at 565160 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617524), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138600), 13, 0, UchanHR15);
	/* Moving S361_Custom_infos (1/1), size 17 from HyperRam at 615052 to (size 17) L2 at 565120 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615052), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138560), 17, 0, UchanHR16);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1441 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S358_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S358_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S358_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S358_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[104] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[104] - Start_IO;
	S358_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+419856)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+138048)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138432)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138496)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138616)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138580)) /* CustomInfos */
	);
	AT_GraphPerf[104] = gap_cl_readhwtimer() - AT_GraphPerf[104];
	/* Moving Conv_294_weights (1/1), size 576 from HyperRam at 566976 to (size 576) L2 at 569920 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 566976), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143360), 576, 0, UchanHR6);
	/* Moving Constant__1399 (1/1), size 256 from HyperRam at 594784 to (size 256) L2 at 570752 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594784), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144192), 256, 0, UchanHR7);
	/* Moving S300_Mul_scale (1/1), size 64 from HyperRam at 610864 to (size 64) L2 at 571136 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610864), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144576), 64, 0, UchanHR8);
	/* Moving S300_Mul_shift (1/1), size 64 from HyperRam at 610928 to (size 64) L2 at 571200 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610928), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144640), 64, 0, UchanHR9);
	/* Moving S300_Infos (1/1), size 13 from HyperRam at 617188 to (size 13) L2 at 571320 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617188), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144760), 13, 0, UchanHR10);
	/* Moving S300_Custom_infos (1/1), size 17 from HyperRam at 614812 to (size 17) L2 at 571284 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614812), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144724), 17, 0, UchanHR17);
	/* Moving Constant__1447 (1/1), size 256 from HyperRam at 599136 to (size 256) L2 at 564608 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599136), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138048), 256, 0, UchanHR18);
	/* Moving S364_Mul_scale (1/1), size 64 from HyperRam at 613104 to (size 64) L2 at 564992 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613104), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138432), 64, 0, UchanHR19);
	/* Moving S364_Mul_shift (1/1), size 64 from HyperRam at 613168 to (size 64) L2 at 565056 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613168), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138496), 64, 0, UchanHR20);
	/* Moving S364_Infos (1/1), size 13 from HyperRam at 617540 to (size 13) L2 at 565176 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617540), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138616), 13, 0, UchanHR21);
	/* Moving S364_Custom_infos (1/1), size 17 from HyperRam at 615072 to (size 17) L2 at 565140 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 615072), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 138580), 17, 0, UchanHR22);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_346_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1444 using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S361_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S361_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S361_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of S361_Custom_infos using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	AT_GraphPerf[105] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[105] - Start_IO;
	S361_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137216)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+137792)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138304)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138368)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138600)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138560)) /* CustomInfos */
	);
	AT_GraphPerf[105] = gap_cl_readhwtimer() - AT_GraphPerf[105];
	/* Moving Conv_353_weights (1/1), size 64 from HyperRam at 613232 to (size 64) L2 at 563776 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 613232), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137216), 64, 0, UchanHR5);
	/* Moving Constant_head_obj_preds_2_bias (1/1), size 4 from HyperRam at 617744 to (size 4) L2 at 563856 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617744), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137296), 4, 0, UchanHR12);
	/* Moving S370_Mul_scale (1/1), size 1 from HyperRam at 617748 to (size 1) L2 at 563860 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617748), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137300), 1, 0, UchanHR13);
	/* Moving S370_Mul_shift (1/1), size 1 from HyperRam at 617752 to (size 1) L2 at 563864 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617752), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137304), 1, 0, UchanHR14);
	/* Moving S370_Infos (1/1), size 13 from HyperRam at 617588 to (size 13) L2 at 563840 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617588), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 137280), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_349_weights using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of Constant__1447 using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S364_Mul_scale using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S364_Mul_shift using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	/* Waiting completion of transfer of S364_Infos using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S364_Custom_infos using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	AT_GraphPerf[106] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[106] - Start_IO;
	S364_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+133120)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+138048)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+138432)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138496)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138616)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+138580)) /* CustomInfos */
	);
	AT_GraphPerf[106] = gap_cl_readhwtimer() - AT_GraphPerf[106];
	/* Moving Conv_352_weights (1/1), size 256 from HyperRam at 599392 to (size 256) L2 at 554560 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 599392), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 128000), 256, 0, UchanHR11);
	/* Moving Constant_head_reg_preds_2_bias (1/1), size 16 from HyperRam at 617556 to (size 16) L2 at 554816 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617556), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 128256), 16, 0, UchanHR16);
	/* Moving S367_Mul_scale (1/1), size 4 from HyperRam at 617736 to (size 4) L2 at 554848 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617736), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 128288), 4, 0, UchanHR18);
	/* Moving S367_Mul_shift (1/1), size 4 from HyperRam at 617740 to (size 4) L2 at 554852 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617740), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 128292), 4, 0, UchanHR19);
	/* Moving S367_Infos (1/1), size 13 from HyperRam at 617572 to (size 13) L2 at 554832 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617572), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 128272), 13, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_353_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant_head_obj_preds_2_bias using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S370_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S370_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S370_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[107] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[107] - Start_IO;
	S370_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137216)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+137296)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+255360) + 320)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+137300)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137304)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+137280)) /* Infos */
	);
	AT_GraphPerf[107] = gap_cl_readhwtimer() - AT_GraphPerf[107];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_352_weights using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of Constant_head_reg_preds_2_bias using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S367_Mul_scale using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S367_Mul_shift using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S367_Infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[108] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[108] - Start_IO;
	S367_Conv2d_4x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128000)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+128256)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+255360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+128288)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128292)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+128272)) /* Infos */
	);
	AT_GraphPerf[108] = gap_cl_readhwtimer() - AT_GraphPerf[108];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1396 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S297_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S297_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S297_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S297_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[109] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[109] - Start_IO;
	S297_Conv2d_64x128x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+204800)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+143936)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144512)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144744)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144704)) /* CustomInfos */
	);
	AT_GraphPerf[109] = gap_cl_readhwtimer() - AT_GraphPerf[109];
	/* Moving Constant__1402 (1/1), size 256 from HyperRam at 595040 to (size 256) L2 at 570496 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595040), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143936), 256, 0, UchanHR0);
	/* Moving S303_Mul_scale (1/1), size 64 from HyperRam at 610992 to (size 64) L2 at 571008 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610992), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144448), 64, 0, UchanHR1);
	/* Moving S303_Mul_shift (1/1), size 64 from HyperRam at 611056 to (size 64) L2 at 571072 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611056), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144512), 64, 0, UchanHR2);
	/* Moving S303_Infos (1/1), size 13 from HyperRam at 617204 to (size 13) L2 at 571304 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617204), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144744), 13, 0, UchanHR3);
	/* Moving S303_Custom_infos (1/1), size 17 from HyperRam at 614832 to (size 17) L2 at 571264 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614832), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144704), 17, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_294_weights using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of Constant__1399 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S300_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S300_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S300_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S300_Custom_infos using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	AT_GraphPerf[110] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[110] - Start_IO;
	S300_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+144192)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144576)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144640)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144760)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144724)) /* CustomInfos */
	);
	AT_GraphPerf[110] = gap_cl_readhwtimer() - AT_GraphPerf[110];
	/* Moving Conv_300_weights (1/1), size 576 from HyperRam at 567552 to (size 576) L2 at 569920 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 567552), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143360), 576, 0, UchanHR5);
	/* Moving Constant__1405 (1/1), size 256 from HyperRam at 595296 to (size 256) L2 at 570752 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595296), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144192), 256, 0, UchanHR6);
	/* Moving S306_Mul_scale (1/1), size 64 from HyperRam at 611120 to (size 64) L2 at 571136 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611120), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144576), 64, 0, UchanHR7);
	/* Moving S306_Mul_shift (1/1), size 64 from HyperRam at 611184 to (size 64) L2 at 571200 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611184), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144640), 64, 0, UchanHR8);
	/* Moving S306_Infos (1/1), size 13 from HyperRam at 617220 to (size 13) L2 at 571320 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617220), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144760), 13, 0, UchanHR9);
	/* Moving S306_Custom_infos (1/1), size 17 from HyperRam at 614852 to (size 17) L2 at 571284 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614852), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144724), 17, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1402 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S303_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S303_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S303_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S303_Custom_infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[111] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[111] - Start_IO;
	S303_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+290816)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+143936)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144512)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144744)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144704)) /* CustomInfos */
	);
	AT_GraphPerf[111] = gap_cl_readhwtimer() - AT_GraphPerf[111];
	/* Moving Constant__1408 (1/1), size 256 from HyperRam at 595552 to (size 256) L2 at 570496 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595552), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143936), 256, 0, UchanHR0);
	/* Moving S309_Mul_scale (1/1), size 64 from HyperRam at 611248 to (size 64) L2 at 571008 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611248), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144448), 64, 0, UchanHR1);
	/* Moving S309_Mul_shift (1/1), size 64 from HyperRam at 611312 to (size 64) L2 at 571072 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611312), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144512), 64, 0, UchanHR2);
	/* Moving S309_Infos (1/1), size 13 from HyperRam at 617236 to (size 13) L2 at 571264 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617236), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144704), 13, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_300_weights using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of Constant__1405 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S306_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S306_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S306_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S306_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[112] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[112] - Start_IO;
	S306_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+144192)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144576)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144640)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144760)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144724)) /* CustomInfos */
	);
	AT_GraphPerf[112] = gap_cl_readhwtimer() - AT_GraphPerf[112];
	/* Moving Conv_306_weights (1/1), size 64 from HyperRam at 611376 to (size 64) L2 at 570752 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611376), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144192), 64, 0, UchanHR4);
	/* Moving Constant_head_cls_preds_1_bias (1/1), size 4 from HyperRam at 617692 to (size 4) L2 at 570832 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617692), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144272), 4, 0, UchanHR5);
	/* Moving S313_Mul_scale (1/1), size 1 from HyperRam at 617696 to (size 1) L2 at 570836 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617696), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144276), 1, 0, UchanHR6);
	/* Moving S313_Mul_shift (1/1), size 1 from HyperRam at 617700 to (size 1) L2 at 570840 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617700), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144280), 1, 0, UchanHR7);
	/* Moving S313_Infos (1/1), size 13 from HyperRam at 617252 to (size 13) L2 at 570816 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617252), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144256), 13, 0, UchanHR8);
	/* Moving Conv_307_weights (1/1), size 576 from HyperRam at 568128 to (size 576) L2 at 569920 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 568128), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143360), 576, 0, UchanHR9);
	/* Moving S316_Infos (1/1), size 13 from HyperRam at 617268 to (size 13) L2 at 571284 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617268), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144724), 13, 0, UchanHR10);
	/* Moving S316_Custom_infos (1/1), size 13 from HyperRam at 617284 to (size 13) L2 at 571300 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617284), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144740), 13, 0, UchanHR11);
	/* Moving S319_Mul_scale (1/1), size 64 from HyperRam at 611568 to (size 64) L2 at 571136 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611568), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144576), 64, 0, UchanHR12);
	/* Moving S319_Mul_shift (1/1), size 64 from HyperRam at 611632 to (size 64) L2 at 571200 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611632), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144640), 64, 0, UchanHR13);
	/* Moving S319_Infos (1/1), size 13 from HyperRam at 617300 to (size 13) L2 at 571316 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617300), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144756), 13, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1408 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S309_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S309_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S309_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	AT_GraphPerf[113] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[113] - Start_IO;
	S309_Conv2d_64x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+294912)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+143936)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144512)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144704)) /* Infos */
	);
	AT_GraphPerf[113] = gap_cl_readhwtimer() - AT_GraphPerf[113];
	/* Moving Constant__1411 (1/1), size 256 from HyperRam at 595808 to (size 256) L2 at 570496 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 595808), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 143936), 256, 0, UchanHR0);
	/* Moving S316_Mul_scale (1/1), size 64 from HyperRam at 611440 to (size 64) L2 at 571008 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611440), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144448), 64, 0, UchanHR1);
	/* Moving S316_Mul_shift (1/1), size 64 from HyperRam at 611504 to (size 64) L2 at 571072 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611504), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144512), 64, 0, UchanHR2);
	/* Moving S319_Custom_infos (1/1), size 17 from HyperRam at 614872 to (size 17) L2 at 571264 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614872), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144704), 17, 0, UchanHR3);
	AT_GraphPerf[114] = gap_cl_readhwtimer();
	S310_Op_expr_68(
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* expr_68_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)) /* expr_68_out_0 */
	);
	AT_GraphPerf[114] = gap_cl_readhwtimer() - AT_GraphPerf[114];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_306_weights using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of Constant_head_cls_preds_1_bias using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S313_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	/* Waiting completion of transfer of S313_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S313_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	AT_GraphPerf[115] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[115] - Start_IO;
	S313_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144192)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+144272)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+253440) + 1600)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144276)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144280)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144256)) /* Infos */
	);
	AT_GraphPerf[115] = gap_cl_readhwtimer() - AT_GraphPerf[115];
	/* Moving Constant__1414 (1/1), size 256 from HyperRam at 596064 to (size 256) L2 at 570752 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596064), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 144192), 256, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_307_weights using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of Constant__1411 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S316_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S316_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S316_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S316_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[116] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[116] - Start_IO;
	S316_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+143360)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+143936)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144448)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144512)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144724)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144740)) /* CustomInfos */
	);
	AT_GraphPerf[116] = gap_cl_readhwtimer() - AT_GraphPerf[116];
	/* Moving Constant__1369 (1/1), size 256 from HyperRam at 591968 to (size 256) L2 at 590976 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 591968), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164416), 256, 0, UchanHR0);
	/* Moving S258_Mul_scale (1/1), size 64 from HyperRam at 609456 to (size 64) L2 at 591488 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609456), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164928), 64, 0, UchanHR1);
	/* Moving S258_Mul_shift (1/1), size 64 from HyperRam at 609520 to (size 64) L2 at 591552 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609520), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164992), 64, 0, UchanHR2);
	/* Moving S258_Infos (1/1), size 13 from HyperRam at 616836 to (size 13) L2 at 591744 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616836), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165184), 13, 0, UchanHR5);
	/* Moving S258_Custom_infos (1/1), size 13 from HyperRam at 616852 to (size 13) L2 at 591760 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616852), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165200), 13, 0, UchanHR6);
	/* Moving Conv_313_weights (1/1), size 576 from HyperRam at 568704 to (size 576) L2 at 549440 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 568704), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 576, 0, UchanHR7);
	/* Moving Constant__1417 (1/1), size 256 from HyperRam at 596320 to (size 256) L2 at 550016 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596320), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123456), 256, 0, UchanHR8);
	/* Moving S322_Mul_scale (1/1), size 64 from HyperRam at 611696 to (size 64) L2 at 550528 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611696), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123968), 64, 0, UchanHR9);
	/* Moving S322_Mul_shift (1/1), size 64 from HyperRam at 611760 to (size 64) L2 at 550592 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611760), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124032), 64, 0, UchanHR10);
	/* Moving S322_Infos (1/1), size 13 from HyperRam at 617316 to (size 13) L2 at 550824 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617316), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124264), 13, 0, UchanHR11);
	/* Moving S322_Custom_infos (1/1), size 17 from HyperRam at 614892 to (size 17) L2 at 550784 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614892), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124224), 17, 0, UchanHR15);
	/* Moving Constant__1420 (1/1), size 256 from HyperRam at 596576 to (size 256) L2 at 550272 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596576), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 123712), 256, 0, UchanHR16);
	/* Moving S325_Mul_scale (1/1), size 64 from HyperRam at 611824 to (size 64) L2 at 550656 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611824), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124096), 64, 0, UchanHR17);
	/* Moving S325_Mul_shift (1/1), size 64 from HyperRam at 611888 to (size 64) L2 at 550720 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611888), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124160), 64, 0, UchanHR18);
	/* Moving S325_Infos (1/1), size 13 from HyperRam at 617332 to (size 13) L2 at 550840 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617332), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124280), 13, 0, UchanHR19);
	/* Moving S325_Custom_infos (1/1), size 17 from HyperRam at 614912 to (size 17) L2 at 550804 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 614912), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 124244), 17, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1414 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S319_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S319_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S319_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S319_Custom_infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	AT_GraphPerf[117] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[117] - Start_IO;
	S319_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+299008)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+144192)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+144576)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144640)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144756)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+144704)) /* CustomInfos */
	);
	AT_GraphPerf[117] = gap_cl_readhwtimer() - AT_GraphPerf[117];
	/* Moving Conv_261_weights (1/1), size 576 from HyperRam at 564672 to (size 576) L2 at 590400 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 564672), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 576, 0, UchanHR3);
	/* Moving Constant__1372 (1/1), size 256 from HyperRam at 592224 to (size 256) L2 at 591232 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592224), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164672), 256, 0, UchanHR4);
	/* Moving S261_Mul_scale (1/1), size 64 from HyperRam at 609584 to (size 64) L2 at 591616 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609584), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165056), 64, 0, UchanHR12);
	/* Moving S261_Mul_shift (1/1), size 64 from HyperRam at 609648 to (size 64) L2 at 591680 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609648), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165120), 64, 0, UchanHR13);
	/* Moving S261_Infos (1/1), size 13 from HyperRam at 616868 to (size 13) L2 at 591776 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616868), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165216), 13, 0, UchanHR14);
	/* Moving S261_Custom_infos (1/1), size 13 from HyperRam at 616884 to (size 13) L2 at 591792 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616884), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 165232), 13, 0, UchanHR21);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_313_weights using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of Constant__1417 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S322_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S322_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S322_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S322_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[118] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[118] - Start_IO;
	S322_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+123456)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+123968)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124032)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124264)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124224)) /* CustomInfos */
	);
	AT_GraphPerf[118] = gap_cl_readhwtimer() - AT_GraphPerf[118];
	/* Moving Constant__1375 (1/1), size 256 from HyperRam at 592480 to (size 256) L2 at 672896 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592480), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246336), 256, 0, UchanHR7);
	/* Moving S264_Mul_scale (1/1), size 64 from HyperRam at 609712 to (size 64) L2 at 673408 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246848), 64, 0, UchanHR8);
	/* Moving S264_Mul_shift (1/1), size 64 from HyperRam at 609776 to (size 64) L2 at 673472 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609776), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 64, 0, UchanHR9);
	/* Moving S264_Infos (1/1), size 13 from HyperRam at 616900 to (size 13) L2 at 673664 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616900), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247104), 13, 0, UchanHR10);
	/* Moving S264_Custom_infos (1/1), size 13 from HyperRam at 616916 to (size 13) L2 at 673680 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616916), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247120), 13, 0, UchanHR11);
	/* Moving Conv_320_weights (1/1), size 64 from HyperRam at 611952 to (size 64) L2 at 549440 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 611952), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122880), 64, 0, UchanHR15);
	/* Moving Constant_head_obj_preds_1_bias (1/1), size 4 from HyperRam at 617712 to (size 4) L2 at 549520 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617712), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122960), 4, 0, UchanHR22);
	/* Moving S331_Mul_scale (1/1), size 1 from HyperRam at 617716 to (size 1) L2 at 549524 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617716), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122964), 1, 0, UchanHR23);
	/* Moving S331_Mul_shift (1/1), size 1 from HyperRam at 617720 to (size 1) L2 at 549528 using event 24 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617720), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122968), 1, 0, UchanHR24);
	/* Moving S331_Infos (1/1), size 13 from HyperRam at 617380 to (size 13) L2 at 549504 using event 25 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617380), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 122944), 13, 0, UchanHR25);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1420 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of S325_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S325_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S325_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S325_Custom_infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	AT_GraphPerf[119] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[119] - Start_IO;
	S325_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+303104)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+123712)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+124096)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124160)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124280)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+124244)) /* CustomInfos */
	);
	AT_GraphPerf[119] = gap_cl_readhwtimer() - AT_GraphPerf[119];
	/* Moving Conv_267_weights (1/1), size 576 from HyperRam at 565248 to (size 576) L2 at 672320 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 565248), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 245760), 576, 0, UchanHR16);
	/* Moving Constant__1378 (1/1), size 256 from HyperRam at 592736 to (size 256) L2 at 673152 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592736), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246592), 256, 0, UchanHR17);
	/* Moving S267_Mul_scale (1/1), size 64 from HyperRam at 609840 to (size 64) L2 at 673536 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609840), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246976), 64, 0, UchanHR18);
	/* Moving S267_Mul_shift (1/1), size 64 from HyperRam at 609904 to (size 64) L2 at 673600 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609904), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247040), 64, 0, UchanHR19);
	/* Moving S267_Infos (1/1), size 13 from HyperRam at 616932 to (size 13) L2 at 673696 using event 20 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616932), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247136), 13, 0, UchanHR20);
	/* Moving S267_Custom_infos (1/1), size 13 from HyperRam at 616948 to (size 13) L2 at 673712 using event 26 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616948), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247152), 13, 0, UchanHR26);
	/* Moving Conv_319_weights (1/1), size 256 from HyperRam at 596832 to (size 256) L2 at 528960 using event 27 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 596832), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102400), 256, 0, UchanHR27);
	/* Moving Constant_head_reg_preds_1_bias (1/1), size 16 from HyperRam at 617348 to (size 16) L2 at 529216 using event 28 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617348), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102656), 16, 0, UchanHR28);
	/* Moving S328_Mul_scale (1/1), size 4 from HyperRam at 617704 to (size 4) L2 at 529248 using event 29 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617704), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102688), 4, 0, UchanHR29);
	/* Moving S328_Mul_shift (1/1), size 4 from HyperRam at 617708 to (size 4) L2 at 529252 using event 30 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617708), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102692), 4, 0, UchanHR30);
	/* Moving S328_Infos (1/1), size 13 from HyperRam at 617364 to (size 13) L2 at 529232 using event 31 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617364), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 102672), 13, 0, UchanHR31);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_320_weights using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	/* Waiting completion of transfer of Constant_head_obj_preds_1_bias using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S331_Mul_scale using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	/* Waiting completion of transfer of S331_Mul_shift using event 24 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR24);
	/* Waiting completion of transfer of S331_Infos using event 25 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR25);
	AT_GraphPerf[120] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[120] - Start_IO;
	S331_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122880)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+122960)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+253440) + 1280)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+122964)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122968)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+122944)) /* Infos */
	);
	AT_GraphPerf[120] = gap_cl_readhwtimer() - AT_GraphPerf[120];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_319_weights using event 27 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR27);
	/* Waiting completion of transfer of Constant_head_reg_preds_1_bias using event 28 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR28);
	/* Waiting completion of transfer of S328_Mul_scale using event 29 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR29);
	/* Waiting completion of transfer of S328_Mul_shift using event 30 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR30);
	/* Waiting completion of transfer of S328_Infos using event 31 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR31);
	AT_GraphPerf[121] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[121] - Start_IO;
	S328_Conv2d_4x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102400)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+102656)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+253440)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+102688)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102692)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+102672)) /* Infos */
	);
	AT_GraphPerf[121] = gap_cl_readhwtimer() - AT_GraphPerf[121];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1369 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S258_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S258_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S258_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S258_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[122] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[122] - Start_IO;
	S258_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+270336)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+164416)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+164928)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164992)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165184)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165200)) /* CustomInfos */
	);
	AT_GraphPerf[122] = gap_cl_readhwtimer() - AT_GraphPerf[122];
	/* Moving Conv_273_weights (1/1), size 64 from HyperRam at 610096 to (size 64) L2 at 683232 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610096), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256672), 64, 0, UchanHR0);
	/* Moving Constant_head_cls_preds_0_bias (1/1), size 4 from HyperRam at 617660 to (size 4) L2 at 683312 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617660), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256752), 4, 0, UchanHR1);
	/* Moving S274_Mul_scale (1/1), size 1 from HyperRam at 617664 to (size 1) L2 at 683316 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617664), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256756), 1, 0, UchanHR2);
	/* Moving S274_Mul_shift (1/1), size 1 from HyperRam at 617668 to (size 1) L2 at 683320 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617668), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256760), 1, 0, UchanHR5);
	/* Moving S274_Infos (1/1), size 13 from HyperRam at 616980 to (size 13) L2 at 683296 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616980), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256736), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_261_weights using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of Constant__1372 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S261_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S261_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S261_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S261_Custom_infos using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	AT_GraphPerf[123] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[123] - Start_IO;
	S261_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+164672)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+165056)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165120)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165216)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+165232)) /* CustomInfos */
	);
	AT_GraphPerf[123] = gap_cl_readhwtimer() - AT_GraphPerf[123];
	/* Moving Conv_274_weights (1/1), size 576 from HyperRam at 565824 to (size 576) L2 at 682400 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 565824), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 255840), 576, 0, UchanHR3);
	/* Moving Constant__1384 (1/1), size 256 from HyperRam at 593248 to (size 256) L2 at 682976 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593248), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256416), 256, 0, UchanHR4);
	/* Moving S277_Mul_scale (1/1), size 64 from HyperRam at 610160 to (size 64) L2 at 683488 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610160), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256928), 64, 0, UchanHR12);
	/* Moving S277_Mul_shift (1/1), size 64 from HyperRam at 610224 to (size 64) L2 at 683552 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610224), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256992), 64, 0, UchanHR13);
	/* Moving S277_Infos (1/1), size 13 from HyperRam at 616996 to (size 13) L2 at 683744 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616996), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257184), 13, 0, UchanHR14);
	/* Moving S277_Custom_infos (1/1), size 13 from HyperRam at 617012 to (size 13) L2 at 683760 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617012), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257200), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1375 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S264_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S264_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S264_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	/* Waiting completion of transfer of S264_Custom_infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	AT_GraphPerf[124] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[124] - Start_IO;
	S264_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+274432)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246336)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246848)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246912)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247104)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247120)) /* CustomInfos */
	);
	AT_GraphPerf[124] = gap_cl_readhwtimer() - AT_GraphPerf[124];
	/* Moving Constant__1381 (1/1), size 256 from HyperRam at 592992 to (size 256) L2 at 672896 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 592992), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246336), 256, 0, UchanHR7);
	/* Moving S270_Mul_scale (1/1), size 64 from HyperRam at 609968 to (size 64) L2 at 673408 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 609968), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246848), 64, 0, UchanHR8);
	/* Moving S270_Mul_shift (1/1), size 64 from HyperRam at 610032 to (size 64) L2 at 673472 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610032), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 246912), 64, 0, UchanHR9);
	/* Moving S270_Infos (1/1), size 13 from HyperRam at 616964 to (size 13) L2 at 673664 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 616964), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 247104), 13, 0, UchanHR10);
	/* Moving S280_Mul_scale (1/1), size 64 from HyperRam at 610288 to (size 64) L2 at 683616 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610288), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257056), 64, 0, UchanHR11);
	/* Moving S280_Mul_shift (1/1), size 64 from HyperRam at 610352 to (size 64) L2 at 683680 using event 21 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610352), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257120), 64, 0, UchanHR21);
	/* Moving S280_Infos (1/1), size 13 from HyperRam at 617028 to (size 13) L2 at 683776 using event 22 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617028), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257216), 13, 0, UchanHR22);
	/* Moving S280_Custom_infos (1/1), size 13 from HyperRam at 617044 to (size 13) L2 at 683792 using event 23 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617044), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257232), 13, 0, UchanHR23);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_267_weights using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR16);
	/* Waiting completion of transfer of Constant__1378 using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR17);
	/* Waiting completion of transfer of S267_Mul_scale using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR18);
	/* Waiting completion of transfer of S267_Mul_shift using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR19);
	/* Waiting completion of transfer of S267_Infos using event 20 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR20);
	/* Waiting completion of transfer of S267_Custom_infos using event 26 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR26);
	AT_GraphPerf[125] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[125] - Start_IO;
	S267_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246592)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246976)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247040)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247136)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247152)) /* CustomInfos */
	);
	AT_GraphPerf[125] = gap_cl_readhwtimer() - AT_GraphPerf[125];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1381 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S270_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S270_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S270_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[126] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[126] - Start_IO;
	S270_Conv2d_64x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+278528)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+246336)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+246848)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+246912)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+247104)) /* Infos */
	);
	AT_GraphPerf[126] = gap_cl_readhwtimer() - AT_GraphPerf[126];
	AT_GraphPerf[127] = gap_cl_readhwtimer();
	S271_Op_expr_57(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* expr_57_in_0 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)) /* expr_57_out_0 */
	);
	AT_GraphPerf[127] = gap_cl_readhwtimer() - AT_GraphPerf[127];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_273_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant_head_cls_preds_0_bias using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S274_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S274_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S274_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[128] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[128] - Start_IO;
	S274_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+256672)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+256752)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 6400)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+256756)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+256760)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+256736)) /* Infos */
	);
	AT_GraphPerf[128] = gap_cl_readhwtimer() - AT_GraphPerf[128];
	/* Moving Constant__1387 (1/1), size 256 from HyperRam at 593504 to (size 256) L2 at 683232 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593504), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256672), 256, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_274_weights using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of Constant__1384 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S277_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S277_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S277_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S277_Custom_infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[129] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[129] - Start_IO;
	S277_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+255840)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+256416)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+256928)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+256992)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257184)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257200)) /* CustomInfos */
	);
	AT_GraphPerf[129] = gap_cl_readhwtimer() - AT_GraphPerf[129];
	/* Moving Conv_280_weights (1/1), size 576 from HyperRam at 566400 to (size 576) L2 at 682400 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 566400), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 255840), 576, 0, UchanHR1);
	/* Moving Constant__1390 (1/1), size 256 from HyperRam at 593760 to (size 256) L2 at 682976 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 593760), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256416), 256, 0, UchanHR2);
	/* Moving S283_Mul_scale (1/1), size 64 from HyperRam at 610416 to (size 64) L2 at 683488 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610416), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256928), 64, 0, UchanHR3);
	/* Moving S283_Mul_shift (1/1), size 64 from HyperRam at 610480 to (size 64) L2 at 683552 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610480), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 256992), 64, 0, UchanHR4);
	/* Moving S283_Infos (1/1), size 13 from HyperRam at 617060 to (size 13) L2 at 683744 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617060), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257184), 13, 0, UchanHR5);
	/* Moving S283_Custom_infos (1/1), size 13 from HyperRam at 617076 to (size 13) L2 at 683760 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617076), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 257200), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1387 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S280_Mul_scale using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of S280_Mul_shift using event 21 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR21);
	/* Waiting completion of transfer of S280_Infos using event 22 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR22);
	/* Waiting completion of transfer of S280_Custom_infos using event 23 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR23);
	AT_GraphPerf[130] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[130] - Start_IO;
	S280_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+163840)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+282624)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+256672)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+257056)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257120)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257216)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257232)) /* CustomInfos */
	);
	AT_GraphPerf[130] = gap_cl_readhwtimer() - AT_GraphPerf[130];
	/* Moving Constant__1393 (1/1), size 256 from HyperRam at 594016 to (size 256) L2 at 590400 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594016), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 163840), 256, 0, UchanHR0);
	/* Moving S286_Mul_scale (1/1), size 64 from HyperRam at 610544 to (size 64) L2 at 590656 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610544), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164096), 64, 0, UchanHR7);
	/* Moving S286_Mul_shift (1/1), size 64 from HyperRam at 610608 to (size 64) L2 at 590720 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610608), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164160), 64, 0, UchanHR8);
	/* Moving S286_Infos (1/1), size 13 from HyperRam at 617092 to (size 13) L2 at 590848 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617092), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164288), 13, 0, UchanHR9);
	/* Moving S286_Custom_infos (1/1), size 13 from HyperRam at 617108 to (size 13) L2 at 590864 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617108), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164304), 13, 0, UchanHR10);
	/* Moving Conv_287_weights (1/1), size 64 from HyperRam at 610672 to (size 64) L2 at 590784 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 610672), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164224), 64, 0, UchanHR11);
	/* Moving Constant_head_obj_preds_0_bias (1/1), size 4 from HyperRam at 617680 to (size 4) L2 at 590896 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617680), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164336), 4, 0, UchanHR12);
	/* Moving S292_Mul_scale (1/1), size 1 from HyperRam at 617684 to (size 1) L2 at 590900 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617684), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164340), 1, 0, UchanHR13);
	/* Moving S292_Mul_shift (1/1), size 1 from HyperRam at 617688 to (size 1) L2 at 590904 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617688), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164344), 1, 0, UchanHR14);
	/* Moving S292_Infos (1/1), size 13 from HyperRam at 617156 to (size 13) L2 at 590880 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617156), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 164320), 13, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_280_weights using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of Constant__1390 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S283_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S283_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	/* Waiting completion of transfer of S283_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR5);
	/* Waiting completion of transfer of S283_Custom_infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR6);
	AT_GraphPerf[131] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[131] - Start_IO;
	S283_Conv2d_64x1x3x3_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (model_L2_Memory_Dyn+255840)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory_Dyn+256416)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+256928)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+256992)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257184)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+257200)) /* CustomInfos */
	);
	AT_GraphPerf[131] = gap_cl_readhwtimer() - AT_GraphPerf[131];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant__1393 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of S286_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR7);
	/* Waiting completion of transfer of S286_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR8);
	/* Waiting completion of transfer of S286_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR9);
	/* Waiting completion of transfer of S286_Custom_infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR10);
	AT_GraphPerf[132] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[132] - Start_IO;
	S286_Conv2d_64x64x1x1_Custom(
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory+286720)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+163840)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+164096)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164160)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164288)), /* Infos */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164304)) /* CustomInfos */
	);
	AT_GraphPerf[132] = gap_cl_readhwtimer() - AT_GraphPerf[132];
	/* Moving Conv_286_weights (1/1), size 256 from HyperRam at 594272 to (size 256) L2 at 508480 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 594272), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 81920), 256, 0, UchanHR0);
	/* Moving Constant_head_reg_preds_0_bias (1/1), size 16 from HyperRam at 617124 to (size 16) L2 at 508736 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617124), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82176), 16, 0, UchanHR1);
	/* Moving S289_Mul_scale (1/1), size 4 from HyperRam at 617672 to (size 4) L2 at 508768 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617672), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82208), 4, 0, UchanHR2);
	/* Moving S289_Mul_shift (1/1), size 4 from HyperRam at 617676 to (size 4) L2 at 508772 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617676), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82212), 4, 0, UchanHR3);
	/* Moving S289_Infos (1/1), size 13 from HyperRam at 617140 to (size 13) L2 at 508752 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) model_L3_Memory + 617140), ((AT_HYPERRAM_INT_ADDR_TYPE) model_L2_Memory_Dyn + 82192), 13, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_287_weights using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR11);
	/* Waiting completion of transfer of Constant_head_obj_preds_0_bias using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR12);
	/* Waiting completion of transfer of S292_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR13);
	/* Waiting completion of transfer of S292_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR14);
	/* Waiting completion of transfer of S292_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR15);
	AT_GraphPerf[133] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[133] - Start_IO;
	S292_Conv2d_1x64x1x1_Sigmoid(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164224)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+164336)), /* Bias */
		((signed char * __restrict__) ((model_L2_Memory_Dyn+245760) + 5120)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+164340)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164344)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+164320)) /* Infos */
	);
	AT_GraphPerf[133] = gap_cl_readhwtimer() - AT_GraphPerf[133];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Conv_286_weights using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR0);
	/* Waiting completion of transfer of Constant_head_reg_preds_0_bias using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR1);
	/* Waiting completion of transfer of S289_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR2);
	/* Waiting completion of transfer of S289_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR3);
	/* Waiting completion of transfer of S289_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, UchanHR4);
	AT_GraphPerf[134] = gap_cl_readhwtimer();
	AT_GraphPerf[136] += AT_GraphPerf[134] - Start_IO;
	S289_Conv2d_4x64x1x1(
		((signed char * __restrict__) (model_L2_Memory_Dyn+0)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+81920)), /* In1 */
		((signed int * __restrict__) (model_L2_Memory_Dyn+82176)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory_Dyn+82208)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82212)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory_Dyn+82192)) /* Infos */
	);
	AT_GraphPerf[134] = gap_cl_readhwtimer() - AT_GraphPerf[134];
	AT_GraphPerf[135] = gap_cl_readhwtimer();
	S373_Concat(
		((signed char * __restrict__) (model_L2_Memory_Dyn+245760)), /* In1 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+253440)), /* In2 */
		((signed char * __restrict__) (model_L2_Memory_Dyn+255360)), /* In3 */
		((signed char * __restrict__) Output_1) /* Out */
	);
	AT_GraphPerf[135] = gap_cl_readhwtimer() - AT_GraphPerf[135];
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	return 0;
}
