NAND gate with two implementations