ARM GAS  /tmp/ccyNMp9o.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._sys_exit,"ax",%progbits
  18              		.align	1
  19              		.global	_sys_exit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	_sys_exit:
  27              	.LVL0:
  28              	.LFB133:
  29              		.file 1 "Core/Src/usart.c"
   1:Core/Src/usart.c **** //////////////////////////////////////////////////////////////////////////////////
   2:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·åªé”Ÿæ–¤æ‹·å­¦ä¹ ä½¿é”ŸçŸ«ï½æ‹·æœªé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ
   3:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç¡¬é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç‰‡é”Ÿæ–¤æ‹·STM32F407VGT6,STM32F407VxT6é”Ÿæ–¤æ‹·å
   4:Core/Src/usart.c **** //QDtech-TFTæ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹· for STM32 FSMC
   5:Core/Src/usart.c **** //Chan@ShenZhen QDtech co.,LTD
   6:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·å¸é”Ÿæ–¤æ‹·ç«™:www.qdtft.com
   7:Core/Src/usart.c **** //wikié”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç«™é”Ÿæ–¤æ‹·http://www.lcdwiki.com
   8:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·å¸é”Ÿç»“ä¾›é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æ”¯é”Ÿè¡—ï½æ‹·é”Ÿè½¿ä½•ç¡·æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿè§£æ¬¢è
   9:Core/Src/usart.c **** //é”Ÿæ•™ä¼™æ‹·(é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·) :+86 0755-21077707
  10:Core/Src/usart.c **** //é”Ÿè¡—ä¼™æ‹·: (é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·)18823372746 é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·)15989313508
  11:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·:(é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·/é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·) sales@qdtft.com  (é”Ÿæ¡”çŒ´æ‹·/é”Ÿæ–¤æ
  12:Core/Src/usart.c **** //QQ:(é”Ÿæ–¤æ‹·å‰é”Ÿæ–¤æ‹·è¯¢)3002706772 (é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æ”¯é”Ÿæ–¤æ‹·)3002778157
  13:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·QQç¾¤:778679828
  14:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·:2020/06/29
  15:Core/Src/usart.c **** //é”ŸèŠ¥æœ¬é”Ÿæ–¤æ‹·V1.0
  16:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·æƒé”Ÿæ–¤æ‹·é”Ÿå«ï½æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é¼é”Ÿæ–¤æ‹·é”Ÿï¿½
  17:Core/Src/usart.c **** //Copyright(C) é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å…¨é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”ŸæŽ¥ç¡·æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿç«
  18:Core/Src/usart.c **** //All rights reserved
  19:Core/Src/usart.c **** /************************************************************************************
  20:Core/Src/usart.c **** //STM32F407VxT6é”Ÿæ–¤æ‹·å°ç³»ç»Ÿé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿè—‰è§¦é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç¤ºé”Ÿæ–¤æ‹·
  21:Core/Src/usart.c **** //     LED0                 --->            PA1
  22:Core/Src/usart.c **** //     KEY0                 --->            PE4
  23:Core/Src/usart.c **** //     24C02_IIC_SCL        --->            PB8
  24:Core/Src/usart.c **** //     24C02_IIC_SDA        --->            PB9
  25:Core/Src/usart.c **** //æ”¯é”Ÿæ–¤æ‹·ILI9341/ILI9486/ILI9488/ST7793/ST7796S/R61509/NT35310/NT35510/SSD1963
  26:Core/Src/usart.c **** //TFT LCDé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç›´é”ŸæŽ¥è¯§æ‹·é”Ÿæ–¤æ‹·STM32F407VxT6é”Ÿæ–¤æ‹·å°ç³»ç»Ÿé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹
  27:Core/Src/usart.c **** //STM32é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æŒ‡TFTLCDé”Ÿæ–¤æ‹·åˆé”Ÿæ–¤æ‹·åŸé”Ÿæ–¤æ‹·é”Ÿæ–
  28:Core/Src/usart.c **** //=================================é”Ÿæ–¤æ‹·æºé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·==================================
  29:Core/Src/usart.c **** //     LCDæ¨¡é”Ÿæ–¤æ‹·                    STM32é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
ARM GAS  /tmp/ccyNMp9o.s 			page 2


  30:Core/Src/usart.c **** //      VDD           --->           DC5V/3.3V          //é”Ÿæ–¤æ‹·æº
  31:Core/Src/usart.c **** //      GND           --->             GND              //é”Ÿæ–¤æ‹·æºé”Ÿæ–¤æ‹·
  32:Core/Src/usart.c **** //=============================æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿç«­æ–¤æ‹·é”Ÿæ–¤æ‹·========
  33:Core/Src/usart.c **** //     LCDæ¨¡é”Ÿæ–¤æ‹·                    STM32é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
  34:Core/Src/usart.c **** //      DB0           --->            PD14        -|   
  35:Core/Src/usart.c **** //      DB1           --->            PD15         |  
  36:Core/Src/usart.c **** //      DB2           --->            PD0          | 
  37:Core/Src/usart.c **** //      DB3           --->            PD1          | 
  38:Core/Src/usart.c **** //      DB4           --->            PE7          |
  39:Core/Src/usart.c **** //      DB5           --->            PE8          |
  40:Core/Src/usart.c **** //      DB6           --->            PE9          |
  41:Core/Src/usart.c **** //      DB7           --->            PE10         |===>æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·16ä½é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹
  42:Core/Src/usart.c **** //      DB8           --->            PE11         |
  43:Core/Src/usart.c **** //      DB9           --->            PE12         |
  44:Core/Src/usart.c **** //      DB10          --->            PE13         |
  45:Core/Src/usart.c **** //      DB11          --->            PE14         |
  46:Core/Src/usart.c **** //      DB12          --->            PE15         |
  47:Core/Src/usart.c **** //      DB13          --->            PD8          |
  48:Core/Src/usart.c **** //      DB14          --->            PD9          |
  49:Core/Src/usart.c **** //      DB15          --->            PD10        -|
  50:Core/Src/usart.c **** //=============================æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿç«­æ–¤æ‹·é”Ÿæ–¤æ‹·========
  51:Core/Src/usart.c **** //     LCDæ¨¡é”Ÿæ–¤æ‹· 				            STM32é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹· 
  52:Core/Src/usart.c **** //      WR            --->            PD5             //æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å†™é”Ÿæ–¤æ‹·é”Ÿæ·åŒ¡æ
  53:Core/Src/usart.c **** //      RD            --->            PD4             //æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ
  54:Core/Src/usart.c **** //      RS            --->            PD11            //æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·/é”Ÿ
  55:Core/Src/usart.c **** //      RST           --->          é”Ÿæ–¤æ‹·ä½é”Ÿæ–¤æ‹·é”Ÿè„šï½æ‹·é»˜é”Ÿè¾ƒï½æ‹·  //æ¶²é”Ÿæ–¤æ‹
  56:Core/Src/usart.c **** //      CS            --->            PD7             //æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç‰‡é€‰é”Ÿæ–¤æ‹·é”Ÿæ–¤æ
  57:Core/Src/usart.c **** //      BL            --->            PB15            //æ¶²é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ
  58:Core/Src/usart.c **** //===============================é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·============
  59:Core/Src/usart.c **** //	   LCDæ¨¡é”Ÿæ–¤æ‹·                    STM32é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹· 
  60:Core/Src/usart.c **** //      PEN           --->            PB1             //é”Ÿæ–¤æ‹·é”Ÿæ·ä¼™æ‹·é”Ÿæ–¤æ‹·ç’ãƒ¯æ‹·é”Ÿæ
  61:Core/Src/usart.c **** //      MI            --->            PB2             //é”Ÿæ–¤æ‹·é”Ÿå€Ÿè§¦é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·SPIé”Ÿæ
  62:Core/Src/usart.c **** //      MO            --->            PC4             //é”Ÿæ–¤æ‹·é”Ÿå€Ÿè§¦é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·SPIé”Ÿæ
  63:Core/Src/usart.c **** //      TCS           --->            PC13            //é”Ÿæ–¤æ‹·é”Ÿå€Ÿè§¦é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ç‰‡é€‰é
  64:Core/Src/usart.c **** //      TCK           --->            PB0             //é”Ÿæ–¤æ‹·é”Ÿå€Ÿè§¦é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·SPIé”Ÿæ
  65:Core/Src/usart.c **** *************************************************************************************/
  66:Core/Src/usart.c **** /* @attention
  67:Core/Src/usart.c ****   *
  68:Core/Src/usart.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  69:Core/Src/usart.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  70:Core/Src/usart.c ****   * TIME. AS A RESULT, QD electronic SHALL NOT BE HELD LIABLE FOR ANY
  71:Core/Src/usart.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  72:Core/Src/usart.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  73:Core/Src/usart.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  74:Core/Src/usart.c **** *************************************************************************************/
  75:Core/Src/usart.c **** #include "sys.h"
  76:Core/Src/usart.c **** #include "usart.h"
  77:Core/Src/usart.c **** 
  78:Core/Src/usart.c **** //////////////////////////////////////////////////////////////////
  79:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿé“°è¾¾æ‹·é”Ÿæ–¤æ‹·,æ”¯é”Ÿæ–¤æ‹·printfé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿ
  80:Core/Src/usart.c **** #if !USE_MICROLIB
  81:Core/Src/usart.c **** #pragma import(__use_no_semihosting) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·__use_no_semihostingé”Ÿæ–¤æ‹·é”Ÿè„šï½æ‹·ç
  82:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·å‡†é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·è¦é”Ÿæ–¤æ‹·æ”¯é”Ÿè¡—çŒ´æ‹·é”Ÿæ–¤æ‹·
  83:Core/Src/usart.c **** struct __FILE
  84:Core/Src/usart.c **** {
  85:Core/Src/usart.c **** 	int handle;
  86:Core/Src/usart.c **** };
ARM GAS  /tmp/ccyNMp9o.s 			page 3


  87:Core/Src/usart.c **** 
  88:Core/Src/usart.c **** FILE __stdout;
  89:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·_sys_exit()é”Ÿçš†æ†‹æ‹·é”Ÿæ–¤æ‹·ä½¿é”ŸçŸ«å¸®æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æ¨¡å¼
  90:Core/Src/usart.c **** void _sys_exit(int x)
  91:Core/Src/usart.c **** {
  30              		.loc 1 91 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  92:Core/Src/usart.c **** 	x = x;
  35              		.loc 1 92 2 view .LVU1
  93:Core/Src/usart.c **** }
  36              		.loc 1 93 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE133:
  41              		.section	.text.fputc,"ax",%progbits
  42              		.align	1
  43              		.global	fputc
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	fputc:
  50              	.LVL1:
  51              	.LFB134:
  94:Core/Src/usart.c **** 
  95:Core/Src/usart.c **** #endif
  96:Core/Src/usart.c **** 
  97:Core/Src/usart.c **** //é”Ÿæˆªè®¹æ‹·é”Ÿæ–¤æ‹·fputcé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
  98:Core/Src/usart.c **** int fputc(int ch, FILE *f)
  99:Core/Src/usart.c **** {
  52              		.loc 1 99 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		.loc 1 99 1 is_stmt 0 view .LVU4
  57 0000 10B5     		push	{r4, lr}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 8
  60              		.cfi_offset 4, -8
  61              		.cfi_offset 14, -4
  62 0002 0446     		mov	r4, r0
 100:Core/Src/usart.c **** 	while (USART_GetFlagStatus(USART2,USART_FLAG_TC)==RESET);//å¾ªé”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·,ç›´é”Ÿæ–
  63              		.loc 1 100 2 is_stmt 1 view .LVU5
  64              	.LVL2:
  65              	.L3:
  66              		.loc 1 100 58 discriminator 1 view .LVU6
  67              		.loc 1 100 8 discriminator 1 view .LVU7
  68              		.loc 1 100 9 is_stmt 0 discriminator 1 view .LVU8
  69 0004 4021     		movs	r1, #64
  70 0006 0548     		ldr	r0, .L5
  71 0008 FFF7FEFF 		bl	USART_GetFlagStatus
  72              	.LVL3:
  73              		.loc 1 100 8 discriminator 1 view .LVU9
  74 000c 0028     		cmp	r0, #0
ARM GAS  /tmp/ccyNMp9o.s 			page 4


  75 000e F9D0     		beq	.L3
 101:Core/Src/usart.c **** 	USART_SendData(USART2, ch);
  76              		.loc 1 101 2 is_stmt 1 view .LVU10
  77 0010 A1B2     		uxth	r1, r4
  78 0012 0248     		ldr	r0, .L5
  79 0014 FFF7FEFF 		bl	USART_SendData
  80              	.LVL4:
 102:Core/Src/usart.c **** 	return ch;
  81              		.loc 1 102 2 view .LVU11
 103:Core/Src/usart.c **** }
  82              		.loc 1 103 1 is_stmt 0 view .LVU12
  83 0018 2046     		mov	r0, r4
  84 001a 10BD     		pop	{r4, pc}
  85              	.LVL5:
  86              	.L6:
  87              		.loc 1 103 1 view .LVU13
  88              		.align	2
  89              	.L5:
  90 001c 00440040 		.word	1073759232
  91              		.cfi_endproc
  92              	.LFE134:
  94              		.section	.text.USART1_Init,"ax",%progbits
  95              		.align	1
  96              		.global	USART1_Init
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	USART1_Init:
 103              	.LVL6:
 104              	.LFB135:
 104:Core/Src/usart.c **** 
 105:Core/Src/usart.c **** u8 USART_RX_BUF[USART_REC_LEN]; //é”Ÿæ–¤æ‹·é”Ÿç§¸ä¼™æ‹·é”Ÿæ–¤æ‹·,é”Ÿæ–¤æ‹·é”ŸçµŒSART_REC_LENé”Ÿæ–¤æ
 106:Core/Src/usart.c **** 
 107:Core/Src/usart.c **** //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·çŠ¶æ€
 108:Core/Src/usart.c **** //bit15é”Ÿæ–¤æ‹·	é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æ€é”Ÿè¡—ï¿½
 109:Core/Src/usart.c **** //bit14é”Ÿæ–¤æ‹·	é”Ÿæ–¤æ‹·é”Ÿç§¸ç¢‰æ‹·0x0d
 110:Core/Src/usart.c **** //bit13~0é”Ÿæ–¤æ‹·	é”Ÿæ–¤æ‹·é”Ÿç§¸ç¢‰æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æ•ˆé”Ÿè¡—æ–¤æ‹·é”Ÿæ–¤æ‹·ç›®
 111:Core/Src/usart.c **** u16 USART_RX_STA = 0; //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·çŠ¶æ€é”Ÿæ–¤æ‹·é”Ÿï¿½
 112:Core/Src/usart.c **** 
 113:Core/Src/usart.c **** /*****************************************************************************
 114:Core/Src/usart.c ****  * @name       :void USART1_Init(u32 bound)
 115:Core/Src/usart.c ****  * @date       :2020-05-08 
 116:Core/Src/usart.c ****  * @function   :Initialize USART1
 117:Core/Src/usart.c ****  * @parameters :bound:baudrate
 118:Core/Src/usart.c ****  * @retvalue   :None
 119:Core/Src/usart.c **** ******************************************************************************/
 120:Core/Src/usart.c **** void USART1_Init(u32 bound)
 121:Core/Src/usart.c **** {
 105              		.loc 1 121 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 121 1 is_stmt 0 view .LVU15
 110 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 20
ARM GAS  /tmp/ccyNMp9o.s 			page 5


 113              		.cfi_offset 4, -20
 114              		.cfi_offset 5, -16
 115              		.cfi_offset 6, -12
 116              		.cfi_offset 7, -8
 117              		.cfi_offset 14, -4
 118 0002 89B0     		sub	sp, sp, #36
 119              	.LCFI2:
 120              		.cfi_def_cfa_offset 56
 121 0004 0646     		mov	r6, r0
 122:Core/Src/usart.c **** 	//GPIOé”Ÿå‰¿åŒ¡æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 123:Core/Src/usart.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 122              		.loc 1 123 2 is_stmt 1 view .LVU16
 124:Core/Src/usart.c **** 	USART_InitTypeDef USART_InitStructure;
 123              		.loc 1 124 2 view .LVU17
 125:Core/Src/usart.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 124              		.loc 1 125 2 view .LVU18
 126:Core/Src/usart.c **** 	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);  //ä½¿é”Ÿæ–¤æ‹·GPIOAæ—¶é”Ÿæ–¤æ‹·
 125              		.loc 1 126 2 view .LVU19
 126 0006 0121     		movs	r1, #1
 127 0008 0846     		mov	r0, r1
 128              	.LVL7:
 129              		.loc 1 126 2 is_stmt 0 view .LVU20
 130 000a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 131              	.LVL8:
 127:Core/Src/usart.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE); //ä½¿é”Ÿæ–¤æ‹·USART1æ—¶é”Ÿæ–¤æ‹·
 132              		.loc 1 127 2 is_stmt 1 view .LVU21
 133 000e 0121     		movs	r1, #1
 134 0010 1020     		movs	r0, #16
 135 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 136              	.LVL9:
 128:Core/Src/usart.c **** 
 129:Core/Src/usart.c **** 	//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1é”Ÿæ–¤æ‹·åº”é”Ÿæ–¤æ‹·é”Ÿè„šé©æ‹·é”Ÿæ–¤æ‹·æ˜ é”Ÿæ–¤æ‹·
 130:Core/Src/usart.c **** 	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);  //GPIOA9é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ä¸ºUSART1
 137              		.loc 1 130 2 view .LVU22
 138 0016 274F     		ldr	r7, .L9
 139 0018 0722     		movs	r2, #7
 140 001a 0921     		movs	r1, #9
 141 001c 3846     		mov	r0, r7
 142 001e FFF7FEFF 		bl	GPIO_PinAFConfig
 143              	.LVL10:
 131:Core/Src/usart.c **** 	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1); //GPIOA10é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ä¸ºUSART1
 144              		.loc 1 131 2 view .LVU23
 145 0022 0722     		movs	r2, #7
 146 0024 0A21     		movs	r1, #10
 147 0026 3846     		mov	r0, r7
 148 0028 FFF7FEFF 		bl	GPIO_PinAFConfig
 149              	.LVL11:
 132:Core/Src/usart.c **** 
 133:Core/Src/usart.c **** 	//USART1é”Ÿå‰¿åŒ¡æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 134:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9é”Ÿæ–¤æ‹·GPIOA10
 150              		.loc 1 134 2 view .LVU24
 151              		.loc 1 134 30 is_stmt 0 view .LVU25
 152 002c 4FF4C063 		mov	r3, #1536
 153 0030 0693     		str	r3, [sp, #24]
 135:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;			//é”Ÿæ–¤æ‹·é”ŸçŸ«ç™¸æ‹·é”Ÿæ–¤æ‹·
 154              		.loc 1 135 2 is_stmt 1 view .LVU26
 155              		.loc 1 135 31 is_stmt 0 view .LVU27
ARM GAS  /tmp/ccyNMp9o.s 			page 6


 156 0032 0223     		movs	r3, #2
 157 0034 8DF81C30 		strb	r3, [sp, #28]
 136:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;		//é”ŸåŠ«è®¹æ‹·50MHz
 158              		.loc 1 136 2 is_stmt 1 view .LVU28
 159              		.loc 1 136 32 is_stmt 0 view .LVU29
 160 0038 8DF81D30 		strb	r3, [sp, #29]
 137:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//é”Ÿæ–¤æ‹·é”Ÿå±Šå¤é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿï¿½
 161              		.loc 1 137 2 is_stmt 1 view .LVU30
 162              		.loc 1 137 32 is_stmt 0 view .LVU31
 163 003c 0024     		movs	r4, #0
 164 003e 8DF81E40 		strb	r4, [sp, #30]
 138:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 165              		.loc 1 138 2 is_stmt 1 view .LVU32
 166              		.loc 1 138 31 is_stmt 0 view .LVU33
 167 0042 0125     		movs	r5, #1
 168 0044 8DF81F50 		strb	r5, [sp, #31]
 139:Core/Src/usart.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);					//é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·PA9é”Ÿæ–¤æ‹·PA10
 169              		.loc 1 139 2 is_stmt 1 view .LVU34
 170 0048 06A9     		add	r1, sp, #24
 171 004a 3846     		mov	r0, r7
 172 004c FFF7FEFF 		bl	GPIO_Init
 173              	.LVL12:
 140:Core/Src/usart.c **** 
 141:Core/Src/usart.c **** 	//USART1 é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 142:Core/Src/usart.c **** 	USART_InitStructure.USART_BaudRate = bound;										//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ
 174              		.loc 1 142 2 view .LVU35
 175              		.loc 1 142 37 is_stmt 0 view .LVU36
 176 0050 0296     		str	r6, [sp, #8]
 143:Core/Src/usart.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;						//é”Ÿè¡—ç­¹æ‹·ä¸º8ä½é”Ÿæ–¤æ‹·é”Ÿ
 177              		.loc 1 143 2 is_stmt 1 view .LVU37
 178              		.loc 1 143 39 is_stmt 0 view .LVU38
 179 0052 ADF80C40 		strh	r4, [sp, #12]	@ movhi
 144:Core/Src/usart.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;							//ä¸€é”Ÿæ–¤æ‹·åœæ­¢ä½
 180              		.loc 1 144 2 is_stmt 1 view .LVU39
 181              		.loc 1 144 37 is_stmt 0 view .LVU40
 182 0056 ADF80E40 		strh	r4, [sp, #14]	@ movhi
 145:Core/Src/usart.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;								//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å¶æ ¡é”Ÿæ–¤æ‹·ä½
 183              		.loc 1 145 2 is_stmt 1 view .LVU41
 184              		.loc 1 145 35 is_stmt 0 view .LVU42
 185 005a ADF81040 		strh	r4, [sp, #16]	@ movhi
 146:Core/Src/usart.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; //é”Ÿæ–¤æ‹·ç¡¬é”Ÿæ
 186              		.loc 1 146 2 is_stmt 1 view .LVU43
 187              		.loc 1 146 48 is_stmt 0 view .LVU44
 188 005e ADF81440 		strh	r4, [sp, #20]	@ movhi
 147:Core/Src/usart.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;					//é”Ÿç§¸å‡¤æ‹·æ¨¡å¼
 189              		.loc 1 147 2 is_stmt 1 view .LVU45
 190              		.loc 1 147 33 is_stmt 0 view .LVU46
 191 0062 0C23     		movs	r3, #12
 192 0064 ADF81230 		strh	r3, [sp, #18]	@ movhi
 148:Core/Src/usart.c **** 	USART_Init(USART1, &USART_InitStructure);										//é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1
 193              		.loc 1 148 2 is_stmt 1 view .LVU47
 194 0068 04F18044 		add	r4, r4, #1073741824
 195 006c 04F58834 		add	r4, r4, #69632
 196 0070 02A9     		add	r1, sp, #8
 197 0072 2046     		mov	r0, r4
 198 0074 FFF7FEFF 		bl	USART_Init
 199              	.LVL13:
ARM GAS  /tmp/ccyNMp9o.s 			page 7


 149:Core/Src/usart.c **** 
 150:Core/Src/usart.c **** 	USART_Cmd(USART1, ENABLE);					   //ä½¿é”Ÿæ°è¾¾æ‹·é”Ÿæ–¤æ‹·1
 200              		.loc 1 150 2 view .LVU48
 201 0078 2946     		mov	r1, r5
 202 007a 2046     		mov	r0, r4
 203 007c FFF7FEFF 		bl	USART_Cmd
 204              	.LVL14:
 151:Core/Src/usart.c **** 	USART_ClearFlag(USART1, USART_FLAG_TC);		   //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿè¡—ç–šï¿½
 205              		.loc 1 151 2 view .LVU49
 206 0080 4021     		movs	r1, #64
 207 0082 2046     		mov	r0, r4
 208 0084 FFF7FEFF 		bl	USART_ClearFlag
 209              	.LVL15:
 152:Core/Src/usart.c **** 	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE); //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å¸é”Ÿï¿½
 210              		.loc 1 152 2 view .LVU50
 211 0088 2A46     		mov	r2, r5
 212 008a 40F22551 		movw	r1, #1317
 213 008e 2046     		mov	r0, r4
 214 0090 FFF7FEFF 		bl	USART_ITConfig
 215              	.LVL16:
 153:Core/Src/usart.c **** 
 154:Core/Src/usart.c **** 	//Usart1 NVIC é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 155:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;		  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1é”Ÿå«è®¹æ‹·é€šé”Ÿæ–¤æ‹·
 216              		.loc 1 155 2 view .LVU51
 217              		.loc 1 155 37 is_stmt 0 view .LVU52
 218 0094 2523     		movs	r3, #37
 219 0096 8DF80430 		strb	r3, [sp, #4]
 156:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3; //é”Ÿæ–¤æ‹·å é”Ÿæ–¤æ‹·é”Ÿé¥ºç¡·æ‹·3
 220              		.loc 1 156 2 is_stmt 1 view .LVU53
 221              		.loc 1 156 55 is_stmt 0 view .LVU54
 222 009a 0323     		movs	r3, #3
 223 009c 8DF80530 		strb	r3, [sp, #5]
 157:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;		  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿé¥ºç¡·æ‹·3
 224              		.loc 1 157 2 is_stmt 1 view .LVU55
 225              		.loc 1 157 48 is_stmt 0 view .LVU56
 226 00a0 8DF80630 		strb	r3, [sp, #6]
 158:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			  //IRQé€šé”Ÿæ–¤æ‹·ä½¿é”Ÿæ–¤æ‹·
 227              		.loc 1 158 2 is_stmt 1 view .LVU57
 228              		.loc 1 158 40 is_stmt 0 view .LVU58
 229 00a4 8DF80750 		strb	r5, [sp, #7]
 159:Core/Src/usart.c **** 	NVIC_Init(&NVIC_InitStructure);							  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æŒ‡é”Ÿæ–¤æ‹·é”Ÿä¾¥è¯§æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–
 230              		.loc 1 159 2 is_stmt 1 view .LVU59
 231 00a8 01A8     		add	r0, sp, #4
 232 00aa FFF7FEFF 		bl	NVIC_Init
 233              	.LVL17:
 160:Core/Src/usart.c **** }
 234              		.loc 1 160 1 is_stmt 0 view .LVU60
 235 00ae 09B0     		add	sp, sp, #36
 236              	.LCFI3:
 237              		.cfi_def_cfa_offset 20
 238              		@ sp needed
 239 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 240              	.LVL18:
 241              	.L10:
 242              		.loc 1 160 1 view .LVU61
 243 00b2 00BF     		.align	2
 244              	.L9:
ARM GAS  /tmp/ccyNMp9o.s 			page 8


 245 00b4 00000240 		.word	1073872896
 246              		.cfi_endproc
 247              	.LFE135:
 249              		.section	.text.USART2_Init,"ax",%progbits
 250              		.align	1
 251              		.global	USART2_Init
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	USART2_Init:
 258              	.LVL19:
 259              	.LFB136:
 161:Core/Src/usart.c **** 
 162:Core/Src/usart.c **** 
 163:Core/Src/usart.c **** void USART2_Init(u32 bound)
 164:Core/Src/usart.c **** {
 260              		.loc 1 164 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 32
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 164 1 is_stmt 0 view .LVU63
 265 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 266              	.LCFI4:
 267              		.cfi_def_cfa_offset 24
 268              		.cfi_offset 4, -24
 269              		.cfi_offset 5, -20
 270              		.cfi_offset 6, -16
 271              		.cfi_offset 7, -12
 272              		.cfi_offset 8, -8
 273              		.cfi_offset 14, -4
 274 0004 88B0     		sub	sp, sp, #32
 275              	.LCFI5:
 276              		.cfi_def_cfa_offset 56
 277 0006 0646     		mov	r6, r0
 165:Core/Src/usart.c **** 	//GPIOé”Ÿå‰¿åŒ¡æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 166:Core/Src/usart.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 278              		.loc 1 166 2 is_stmt 1 view .LVU64
 167:Core/Src/usart.c **** 	USART_InitTypeDef USART_InitStructure;
 279              		.loc 1 167 2 view .LVU65
 168:Core/Src/usart.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 280              		.loc 1 168 2 view .LVU66
 169:Core/Src/usart.c **** 	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);  //ä½¿é”Ÿæ–¤æ‹·GPIOAæ—¶é”Ÿæ–¤æ‹·
 281              		.loc 1 169 2 view .LVU67
 282 0008 0121     		movs	r1, #1
 283 000a 0846     		mov	r0, r1
 284              	.LVL20:
 285              		.loc 1 169 2 is_stmt 0 view .LVU68
 286 000c FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 287              	.LVL21:
 170:Core/Src/usart.c **** 	RCC_APB2PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE); //ä½¿é”Ÿæ–¤æ‹·USART1æ—¶é”Ÿæ–¤æ‹·
 288              		.loc 1 170 2 is_stmt 1 view .LVU69
 289 0010 0121     		movs	r1, #1
 290 0012 4FF40030 		mov	r0, #131072
 291 0016 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 292              	.LVL22:
 171:Core/Src/usart.c **** 
ARM GAS  /tmp/ccyNMp9o.s 			page 9


 172:Core/Src/usart.c **** 	//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1é”Ÿæ–¤æ‹·åº”é”Ÿæ–¤æ‹·é”Ÿè„šé©æ‹·é”Ÿæ–¤æ‹·æ˜ é”Ÿæ–¤æ‹·
 173:Core/Src/usart.c **** 	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);  //GPIOA9é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ä¸ºUSART1
 293              		.loc 1 173 2 view .LVU70
 294 001a 264F     		ldr	r7, .L13
 295 001c 0722     		movs	r2, #7
 296 001e 0221     		movs	r1, #2
 297 0020 3846     		mov	r0, r7
 298 0022 FFF7FEFF 		bl	GPIO_PinAFConfig
 299              	.LVL23:
 174:Core/Src/usart.c **** 	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2); //GPIOA10é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·ä¸ºUSART1
 300              		.loc 1 174 2 view .LVU71
 301 0026 0722     		movs	r2, #7
 302 0028 0321     		movs	r1, #3
 303 002a 3846     		mov	r0, r7
 304 002c FFF7FEFF 		bl	GPIO_PinAFConfig
 305              	.LVL24:
 175:Core/Src/usart.c **** 
 176:Core/Src/usart.c **** 	//USART1é”Ÿå‰¿åŒ¡æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 177:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3; //GPIOA9é”Ÿæ–¤æ‹·GPIOA10
 306              		.loc 1 177 2 view .LVU72
 307              		.loc 1 177 30 is_stmt 0 view .LVU73
 308 0030 4FF00C08 		mov	r8, #12
 309 0034 CDF81880 		str	r8, [sp, #24]
 178:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;			//é”Ÿæ–¤æ‹·é”ŸçŸ«ç™¸æ‹·é”Ÿæ–¤æ‹·
 310              		.loc 1 178 2 is_stmt 1 view .LVU74
 311              		.loc 1 178 31 is_stmt 0 view .LVU75
 312 0038 0223     		movs	r3, #2
 313 003a 8DF81C30 		strb	r3, [sp, #28]
 179:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;		//é”ŸåŠ«è®¹æ‹·50MHz
 314              		.loc 1 179 2 is_stmt 1 view .LVU76
 315              		.loc 1 179 32 is_stmt 0 view .LVU77
 316 003e 8DF81D30 		strb	r3, [sp, #29]
 180:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//é”Ÿæ–¤æ‹·é”Ÿå±Šå¤é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿï¿½
 317              		.loc 1 180 2 is_stmt 1 view .LVU78
 318              		.loc 1 180 32 is_stmt 0 view .LVU79
 319 0042 0024     		movs	r4, #0
 320 0044 8DF81E40 		strb	r4, [sp, #30]
 181:Core/Src/usart.c **** 	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 321              		.loc 1 181 2 is_stmt 1 view .LVU80
 322              		.loc 1 181 31 is_stmt 0 view .LVU81
 323 0048 0125     		movs	r5, #1
 324 004a 8DF81F50 		strb	r5, [sp, #31]
 182:Core/Src/usart.c **** 	GPIO_Init(GPIOA, &GPIO_InitStructure);					//é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·PA9é”Ÿæ–¤æ‹·PA10
 325              		.loc 1 182 2 is_stmt 1 view .LVU82
 326 004e 06A9     		add	r1, sp, #24
 327 0050 3846     		mov	r0, r7
 328 0052 FFF7FEFF 		bl	GPIO_Init
 329              	.LVL25:
 183:Core/Src/usart.c **** 
 184:Core/Src/usart.c **** 	//USART1 é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 185:Core/Src/usart.c **** 	USART_InitStructure.USART_BaudRate = bound;										//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ
 330              		.loc 1 185 2 view .LVU83
 331              		.loc 1 185 37 is_stmt 0 view .LVU84
 332 0056 0296     		str	r6, [sp, #8]
 186:Core/Src/usart.c **** 	USART_InitStructure.USART_WordLength = USART_WordLength_8b;						//é”Ÿè¡—ç­¹æ‹·ä¸º8ä½é”Ÿæ–¤æ‹·é”Ÿ
 333              		.loc 1 186 2 is_stmt 1 view .LVU85
 334              		.loc 1 186 39 is_stmt 0 view .LVU86
ARM GAS  /tmp/ccyNMp9o.s 			page 10


 335 0058 ADF80C40 		strh	r4, [sp, #12]	@ movhi
 187:Core/Src/usart.c **** 	USART_InitStructure.USART_StopBits = USART_StopBits_1;							//ä¸€é”Ÿæ–¤æ‹·åœæ­¢ä½
 336              		.loc 1 187 2 is_stmt 1 view .LVU87
 337              		.loc 1 187 37 is_stmt 0 view .LVU88
 338 005c ADF80E40 		strh	r4, [sp, #14]	@ movhi
 188:Core/Src/usart.c **** 	USART_InitStructure.USART_Parity = USART_Parity_No;								//é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å¶æ ¡é”Ÿæ–¤æ‹·ä½
 339              		.loc 1 188 2 is_stmt 1 view .LVU89
 340              		.loc 1 188 35 is_stmt 0 view .LVU90
 341 0060 ADF81040 		strh	r4, [sp, #16]	@ movhi
 189:Core/Src/usart.c **** 	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; //é”Ÿæ–¤æ‹·ç¡¬é”Ÿæ
 342              		.loc 1 189 2 is_stmt 1 view .LVU91
 343              		.loc 1 189 48 is_stmt 0 view .LVU92
 344 0064 ADF81440 		strh	r4, [sp, #20]	@ movhi
 190:Core/Src/usart.c **** 	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;					//é”Ÿç§¸å‡¤æ‹·æ¨¡å¼
 345              		.loc 1 190 2 is_stmt 1 view .LVU93
 346              		.loc 1 190 33 is_stmt 0 view .LVU94
 347 0068 ADF81280 		strh	r8, [sp, #18]	@ movhi
 191:Core/Src/usart.c **** 	USART_Init(USART2, &USART_InitStructure);										//é”Ÿæ–¤æ‹·å§‹é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1
 348              		.loc 1 191 2 is_stmt 1 view .LVU95
 349 006c 124C     		ldr	r4, .L13+4
 350 006e 02A9     		add	r1, sp, #8
 351 0070 2046     		mov	r0, r4
 352 0072 FFF7FEFF 		bl	USART_Init
 353              	.LVL26:
 192:Core/Src/usart.c **** 
 193:Core/Src/usart.c **** 	USART_Cmd(USART2, ENABLE);					   //ä½¿é”Ÿæ°è¾¾æ‹·é”Ÿæ–¤æ‹·1
 354              		.loc 1 193 2 view .LVU96
 355 0076 2946     		mov	r1, r5
 356 0078 2046     		mov	r0, r4
 357 007a FFF7FEFF 		bl	USART_Cmd
 358              	.LVL27:
 194:Core/Src/usart.c **** 	USART_ClearFlag(USART2, USART_FLAG_TC);		   //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿè¡—ç–šï¿½
 359              		.loc 1 194 2 view .LVU97
 360 007e 4021     		movs	r1, #64
 361 0080 2046     		mov	r0, r4
 362 0082 FFF7FEFF 		bl	USART_ClearFlag
 363              	.LVL28:
 195:Core/Src/usart.c **** 	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE); //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·å¸é”Ÿï¿½
 364              		.loc 1 195 2 view .LVU98
 365 0086 2A46     		mov	r2, r5
 366 0088 40F22551 		movw	r1, #1317
 367 008c 2046     		mov	r0, r4
 368 008e FFF7FEFF 		bl	USART_ITConfig
 369              	.LVL29:
 196:Core/Src/usart.c **** 
 197:Core/Src/usart.c **** 	//Usart1 NVIC é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 198:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;		  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·1é”Ÿå«è®¹æ‹·é€šé”Ÿæ–¤æ‹·
 370              		.loc 1 198 2 view .LVU99
 371              		.loc 1 198 37 is_stmt 0 view .LVU100
 372 0092 2623     		movs	r3, #38
 373 0094 8DF80430 		strb	r3, [sp, #4]
 199:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3; //é”Ÿæ–¤æ‹·å é”Ÿæ–¤æ‹·é”Ÿé¥ºç¡·æ‹·3
 374              		.loc 1 199 2 is_stmt 1 view .LVU101
 375              		.loc 1 199 55 is_stmt 0 view .LVU102
 376 0098 0323     		movs	r3, #3
 377 009a 8DF80530 		strb	r3, [sp, #5]
 200:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;		  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿé¥ºç¡·æ‹·3
ARM GAS  /tmp/ccyNMp9o.s 			page 11


 378              		.loc 1 200 2 is_stmt 1 view .LVU103
 379              		.loc 1 200 48 is_stmt 0 view .LVU104
 380 009e 8DF80630 		strb	r3, [sp, #6]
 201:Core/Src/usart.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			  //IRQé€šé”Ÿæ–¤æ‹·ä½¿é”Ÿæ–¤æ‹·
 381              		.loc 1 201 2 is_stmt 1 view .LVU105
 382              		.loc 1 201 40 is_stmt 0 view .LVU106
 383 00a2 8DF80750 		strb	r5, [sp, #7]
 202:Core/Src/usart.c **** 	NVIC_Init(&NVIC_InitStructure);							  //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æŒ‡é”Ÿæ–¤æ‹·é”Ÿä¾¥è¯§æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–
 384              		.loc 1 202 2 is_stmt 1 view .LVU107
 385 00a6 01A8     		add	r0, sp, #4
 386 00a8 FFF7FEFF 		bl	NVIC_Init
 387              	.LVL30:
 203:Core/Src/usart.c **** }
 388              		.loc 1 203 1 is_stmt 0 view .LVU108
 389 00ac 08B0     		add	sp, sp, #32
 390              	.LCFI6:
 391              		.cfi_def_cfa_offset 24
 392              		@ sp needed
 393 00ae BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 394              	.LVL31:
 395              	.L14:
 396              		.loc 1 203 1 view .LVU109
 397 00b2 00BF     		.align	2
 398              	.L13:
 399 00b4 00000240 		.word	1073872896
 400 00b8 00440040 		.word	1073759232
 401              		.cfi_endproc
 402              	.LFE136:
 404              		.section	.text.USART1_IRQHandler,"ax",%progbits
 405              		.align	1
 406              		.global	USART1_IRQHandler
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 410              		.fpu fpv4-sp-d16
 412              	USART1_IRQHandler:
 413              	.LFB137:
 204:Core/Src/usart.c **** 
 205:Core/Src/usart.c **** 
 206:Core/Src/usart.c **** 
 207:Core/Src/usart.c **** /*****************************************************************************
 208:Core/Src/usart.c ****  * @name       :void USART1_Init(u32 bound)
 209:Core/Src/usart.c ****  * @date       :2020-05-08 
 210:Core/Src/usart.c ****  * @function   :USART1 interrupt service program
 211:Core/Src/usart.c ****  * @parameters :None
 212:Core/Src/usart.c ****  * @retvalue   :None
 213:Core/Src/usart.c **** ******************************************************************************/
 214:Core/Src/usart.c **** void USART1_IRQHandler(void)
 215:Core/Src/usart.c **** {
 414              		.loc 1 215 1 is_stmt 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418 0000 08B5     		push	{r3, lr}
 419              	.LCFI7:
 420              		.cfi_def_cfa_offset 8
 421              		.cfi_offset 3, -8
ARM GAS  /tmp/ccyNMp9o.s 			page 12


 422              		.cfi_offset 14, -4
 216:Core/Src/usart.c **** 	u8 Res;
 423              		.loc 1 216 2 view .LVU111
 217:Core/Src/usart.c **** 	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿå«è®¹æ‹·(é”Ÿæ–¤æ‹·é
 424              		.loc 1 217 2 view .LVU112
 425              		.loc 1 217 6 is_stmt 0 view .LVU113
 426 0002 40F22551 		movw	r1, #1317
 427 0006 1A48     		ldr	r0, .L23
 428 0008 FFF7FEFF 		bl	USART_GetITStatus
 429              	.LVL32:
 430              		.loc 1 217 5 view .LVU114
 431 000c 00B9     		cbnz	r0, .L21
 432              	.L15:
 218:Core/Src/usart.c **** 	{
 219:Core/Src/usart.c **** 		Res = USART_ReceiveData(USART1);  //é”Ÿæ–¤æ‹·å–é”Ÿæ–¤æ‹·é”Ÿç§¸ç¢‰æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·
 220:Core/Src/usart.c **** 		if ((USART_RX_STA & 0x8000) == 0) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æœªé”Ÿæ–¤æ‹·é”Ÿï¿½
 221:Core/Src/usart.c **** 		{
 222:Core/Src/usart.c **** 			if (USART_RX_STA & 0x4000) //é”Ÿæ–¤æ‹·é”Ÿç§¸ç¢‰æ‹·é”Ÿæ–¤æ‹·0x0d
 223:Core/Src/usart.c **** 			{
 224:Core/Src/usart.c **** 				if (Res != 0x0a)
 225:Core/Src/usart.c **** 				{
 226:Core/Src/usart.c **** 					USART_RX_STA = 0; //é”Ÿæ–¤æ‹·é”Ÿç§¸è¾¾æ‹·é”Ÿæ–¤æ‹·,é”Ÿæ–¤æ‹·é”Ÿé“°åŒ¡æ‹·å§‹
 227:Core/Src/usart.c **** 				}
 228:Core/Src/usart.c **** 				else
 229:Core/Src/usart.c **** 				{
 230:Core/Src/usart.c **** 					USART_RX_STA |= 0x8000; //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿï¿½
 231:Core/Src/usart.c **** 				}
 232:Core/Src/usart.c **** 			}
 233:Core/Src/usart.c **** 			else //é”Ÿæ–¤æ‹·æ²¡é”Ÿç§¸ç¢‰æ‹·0X0D
 234:Core/Src/usart.c **** 			{
 235:Core/Src/usart.c **** 				if (Res == 0x0d)
 236:Core/Src/usart.c **** 				{
 237:Core/Src/usart.c **** 					USART_RX_STA |= 0x4000;
 238:Core/Src/usart.c **** 				}
 239:Core/Src/usart.c **** 				else
 240:Core/Src/usart.c **** 				{
 241:Core/Src/usart.c **** 					USART_RX_BUF[USART_RX_STA & 0X3FFF] = Res;
 242:Core/Src/usart.c **** 					USART_RX_STA++;
 243:Core/Src/usart.c **** 					if (USART_RX_STA > (USART_REC_LEN - 1))
 244:Core/Src/usart.c **** 					{
 245:Core/Src/usart.c **** 						USART_RX_STA = 0; //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·é”Ÿæ·è¾¾æ‹·é”Ÿæ–¤æ‹·,é”Ÿæ–¤æ‹·é”Ÿé“°åŒ¡æ‹·å§‹
 246:Core/Src/usart.c **** 					}
 247:Core/Src/usart.c **** 				}
 248:Core/Src/usart.c **** 			}
 249:Core/Src/usart.c **** 		}
 250:Core/Src/usart.c **** 	}
 251:Core/Src/usart.c **** }
 433              		.loc 1 251 1 view .LVU115
 434 000e 08BD     		pop	{r3, pc}
 435              	.L21:
 219:Core/Src/usart.c **** 		if ((USART_RX_STA & 0x8000) == 0) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æœªé”Ÿæ–¤æ‹·é”Ÿï¿½
 436              		.loc 1 219 3 is_stmt 1 view .LVU116
 219:Core/Src/usart.c **** 		if ((USART_RX_STA & 0x8000) == 0) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æœªé”Ÿæ–¤æ‹·é”Ÿï¿½
 437              		.loc 1 219 9 is_stmt 0 view .LVU117
 438 0010 1748     		ldr	r0, .L23
 439 0012 FFF7FEFF 		bl	USART_ReceiveData
 440              	.LVL33:
ARM GAS  /tmp/ccyNMp9o.s 			page 13


 219:Core/Src/usart.c **** 		if ((USART_RX_STA & 0x8000) == 0) //é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹·æœªé”Ÿæ–¤æ‹·é”Ÿï¿½
 441              		.loc 1 219 7 view .LVU118
 442 0016 C0B2     		uxtb	r0, r0
 443              	.LVL34:
 220:Core/Src/usart.c **** 		{
 444              		.loc 1 220 3 is_stmt 1 view .LVU119
 220:Core/Src/usart.c **** 		{
 445              		.loc 1 220 31 is_stmt 0 view .LVU120
 446 0018 164A     		ldr	r2, .L23+4
 447 001a 1388     		ldrh	r3, [r2]
 448 001c B2F90020 		ldrsh	r2, [r2]
 220:Core/Src/usart.c **** 		{
 449              		.loc 1 220 6 view .LVU121
 450 0020 002A     		cmp	r2, #0
 451 0022 F4DB     		blt	.L15
 222:Core/Src/usart.c **** 			{
 452              		.loc 1 222 4 is_stmt 1 view .LVU122
 222:Core/Src/usart.c **** 			{
 453              		.loc 1 222 7 is_stmt 0 view .LVU123
 454 0024 13F4804F 		tst	r3, #16384
 455 0028 0CD0     		beq	.L17
 224:Core/Src/usart.c **** 				{
 456              		.loc 1 224 5 is_stmt 1 view .LVU124
 224:Core/Src/usart.c **** 				{
 457              		.loc 1 224 8 is_stmt 0 view .LVU125
 458 002a 0A28     		cmp	r0, #10
 459 002c 03D0     		beq	.L18
 226:Core/Src/usart.c **** 				}
 460              		.loc 1 226 6 is_stmt 1 view .LVU126
 226:Core/Src/usart.c **** 				}
 461              		.loc 1 226 19 is_stmt 0 view .LVU127
 462 002e 114B     		ldr	r3, .L23+4
 463 0030 0022     		movs	r2, #0
 464 0032 1A80     		strh	r2, [r3]	@ movhi
 465 0034 EBE7     		b	.L15
 466              	.L18:
 230:Core/Src/usart.c **** 				}
 467              		.loc 1 230 6 is_stmt 1 view .LVU128
 230:Core/Src/usart.c **** 				}
 468              		.loc 1 230 19 is_stmt 0 view .LVU129
 469 0036 6FEA4343 		mvn	r3, r3, lsl #17
 470 003a 6FEA5343 		mvn	r3, r3, lsr #17
 471 003e 0D4A     		ldr	r2, .L23+4
 472 0040 1380     		strh	r3, [r2]	@ movhi
 473 0042 E4E7     		b	.L15
 474              	.L17:
 235:Core/Src/usart.c **** 				{
 475              		.loc 1 235 5 is_stmt 1 view .LVU130
 235:Core/Src/usart.c **** 				{
 476              		.loc 1 235 8 is_stmt 0 view .LVU131
 477 0044 0D28     		cmp	r0, #13
 478 0046 0DD0     		beq	.L22
 241:Core/Src/usart.c **** 					USART_RX_STA++;
 479              		.loc 1 241 6 is_stmt 1 view .LVU132
 241:Core/Src/usart.c **** 					USART_RX_STA++;
 480              		.loc 1 241 32 is_stmt 0 view .LVU133
 481 0048 C3F30D02 		ubfx	r2, r3, #0, #14
ARM GAS  /tmp/ccyNMp9o.s 			page 14


 241:Core/Src/usart.c **** 					USART_RX_STA++;
 482              		.loc 1 241 42 view .LVU134
 483 004c 0A49     		ldr	r1, .L23+8
 484 004e 8854     		strb	r0, [r1, r2]
 242:Core/Src/usart.c **** 					if (USART_RX_STA > (USART_REC_LEN - 1))
 485              		.loc 1 242 6 is_stmt 1 view .LVU135
 242:Core/Src/usart.c **** 					if (USART_RX_STA > (USART_REC_LEN - 1))
 486              		.loc 1 242 18 is_stmt 0 view .LVU136
 487 0050 0133     		adds	r3, r3, #1
 488 0052 9BB2     		uxth	r3, r3
 489 0054 074A     		ldr	r2, .L23+4
 490 0056 1380     		strh	r3, [r2]	@ movhi
 243:Core/Src/usart.c **** 					{
 491              		.loc 1 243 6 is_stmt 1 view .LVU137
 243:Core/Src/usart.c **** 					{
 492              		.loc 1 243 9 is_stmt 0 view .LVU138
 493 0058 FF2B     		cmp	r3, #255
 494 005a D8D9     		bls	.L15
 245:Core/Src/usart.c **** 					}
 495              		.loc 1 245 7 is_stmt 1 view .LVU139
 245:Core/Src/usart.c **** 					}
 496              		.loc 1 245 20 is_stmt 0 view .LVU140
 497 005c 1346     		mov	r3, r2
 498 005e 0022     		movs	r2, #0
 499 0060 1A80     		strh	r2, [r3]	@ movhi
 500              		.loc 1 251 1 view .LVU141
 501 0062 D4E7     		b	.L15
 502              	.L22:
 237:Core/Src/usart.c **** 				}
 503              		.loc 1 237 6 is_stmt 1 view .LVU142
 237:Core/Src/usart.c **** 				}
 504              		.loc 1 237 19 is_stmt 0 view .LVU143
 505 0064 43F48043 		orr	r3, r3, #16384
 506 0068 024A     		ldr	r2, .L23+4
 507 006a 1380     		strh	r3, [r2]	@ movhi
 508 006c CFE7     		b	.L15
 509              	.L24:
 510 006e 00BF     		.align	2
 511              	.L23:
 512 0070 00100140 		.word	1073811456
 513 0074 00000000 		.word	.LANCHOR0
 514 0078 00000000 		.word	USART_RX_BUF
 515              		.cfi_endproc
 516              	.LFE137:
 518              		.global	USART_RX_STA
 519              		.comm	USART_RX_BUF,256,4
 520              		.comm	__stdout,104,4
 521              		.section	.bss.USART_RX_STA,"aw",%nobits
 522              		.align	1
 523              		.set	.LANCHOR0,. + 0
 526              	USART_RX_STA:
 527 0000 0000     		.space	2
 528              		.text
 529              	.Letext0:
 530              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 531              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 532              		.file 4 "Core/Inc/system_stm32f4xx.h"
ARM GAS  /tmp/ccyNMp9o.s 			page 15


 533              		.file 5 "Core/Inc/stm32f4xx.h"
 534              		.file 6 "Drivers/STM32F4xx_FWLIB/inc/stm32f4xx_gpio.h"
 535              		.file 7 "Drivers/STM32F4xx_FWLIB/inc/stm32f4xx_usart.h"
 536              		.file 8 "Drivers/STM32F4xx_FWLIB/inc/misc.h"
 537              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 538              		.file 10 "/usr/include/newlib/sys/_types.h"
 539              		.file 11 "/usr/include/newlib/sys/reent.h"
 540              		.file 12 "/usr/include/newlib/sys/lock.h"
 541              		.file 13 "/usr/include/newlib/stdio.h"
 542              		.file 14 "Core/Inc/usart.h"
 543              		.file 15 "Drivers/STM32F4xx_FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccyNMp9o.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccyNMp9o.s:18     .text._sys_exit:0000000000000000 $t
     /tmp/ccyNMp9o.s:26     .text._sys_exit:0000000000000000 _sys_exit
     /tmp/ccyNMp9o.s:42     .text.fputc:0000000000000000 $t
     /tmp/ccyNMp9o.s:49     .text.fputc:0000000000000000 fputc
     /tmp/ccyNMp9o.s:90     .text.fputc:000000000000001c $d
     /tmp/ccyNMp9o.s:95     .text.USART1_Init:0000000000000000 $t
     /tmp/ccyNMp9o.s:102    .text.USART1_Init:0000000000000000 USART1_Init
     /tmp/ccyNMp9o.s:245    .text.USART1_Init:00000000000000b4 $d
     /tmp/ccyNMp9o.s:250    .text.USART2_Init:0000000000000000 $t
     /tmp/ccyNMp9o.s:257    .text.USART2_Init:0000000000000000 USART2_Init
     /tmp/ccyNMp9o.s:399    .text.USART2_Init:00000000000000b4 $d
     /tmp/ccyNMp9o.s:405    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccyNMp9o.s:412    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccyNMp9o.s:512    .text.USART1_IRQHandler:0000000000000070 $d
                            *COM*:0000000000000100 USART_RX_BUF
     /tmp/ccyNMp9o.s:526    .bss.USART_RX_STA:0000000000000000 USART_RX_STA
                            *COM*:0000000000000068 __stdout
     /tmp/ccyNMp9o.s:522    .bss.USART_RX_STA:0000000000000000 $d

UNDEFINED SYMBOLS
USART_GetFlagStatus
USART_SendData
RCC_AHB1PeriphClockCmd
RCC_APB2PeriphClockCmd
GPIO_PinAFConfig
GPIO_Init
USART_Init
USART_Cmd
USART_ClearFlag
USART_ITConfig
NVIC_Init
USART_GetITStatus
USART_ReceiveData
