# Papers List
## Buffer

| Sl. No | Paper                                                                                                                                              | Category                 | Local Links                                                                                                                                                      | Citations | Status              | Cites Vipin's Paper  | Remark                                      | Year |
| ------ | -------------------------------------------------------------------------------------------------------------------------------------------------- | ------------------------ | ---------------------------------------------------------------------------------------------------------------------------------------------------------------- | --------- | ------------------- | -------------------- | ------------------------------------------- | ---- |
| 1      | [FPGA Development using Hierarchical Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/9974201)                               | Toolflows                | [local](./Sources/State_Of_the_Art/Toolflows/Fast_and_Flexible_FPGA_Development_using_Hierarchical_Partial_Reconfiguration.pdf)                                  | 6         | Abstract            | No                   | Toolflows taking advantage of PR            | 2022 |
| 2      | [Automating the design flow under DPR for h/w s/w co-design in FPGA SoC](https://dl.acm.org/doi/10.1145/3412841.3441928)                           | Toolflows                | [local](<./Sources/State_Of_the_Art/Toolflows/Automating the design flow under DPR for co-design with SoC.pdf>)                                                  | 8         | Abstract            | No (But Cites other) | A lil old but good paper on toolflow for PR | 2021 |
| 3      | [ACNNE: Convolution Engine for CNNs using Partial Reconfiguration on FPGAs](https://ieeexplore.ieee.org/abstract/document/10558457)                | Toolflows                | [local](./Sources/State_Of_the_Art/Toolflows/ACNNE_An_Adaptive_Convolution_Engine_for_CNNs_Acceleration_Exploiting_Partial_Reconfiguration_on_FPGAs.pdf)         | 0         | Abstract            | No                   | CNN with PR                                 | 20xx |
| 4      | [ZyPR: End-to-end Build Tool and Runtime Manager for PR of FPGA SoCs at the Edge](https://dl.acm.org/doi/full/10.1145/3585521)                     | Toolflows                | [local](<./Sources/State_Of_the_Art/Toolflows/ZyPR_ End-to-end Build Tool and Runtime Manager for PR on Edge.pdf>)                                               | 4         | Abstract            | No                   | Another paper on toolflow                   | 2023 |
| 5      | [Coyote v2: Raising the Level of Abstraction for Data Center FPGAs](https://arxiv.org/abs/2504.21538)                                              | Toolflows                | [local](<./Sources/State_Of_the_Art/Toolflows/Coyote v2_ Raising the Level of Abstraction for Data Center FPGAs.pdf>)                                            | 0         | Abstract            | No                   | A high abstraction level toolflow with PR   | 2025 |
| 6      | [AMPER-X: Adaptive Mixed-Precision RISC-V Core ](https://ieeexplore.ieee.org/abstract/document/10752442)                                           | Architecture Application | [local](./Sources/State_Of_the_Art/Architectures/AMPER-X_Adaptive_Mixed-Precision_RISC-V_Core_for_Embedded_Applications.pdf)                                     | 0         | Abstract            | Yes                  | Riscv Integration with PR                   | 2024 |
| 7      | [DFX To Redefine RISC-V Multicore Architectures at Runtime](https://link.springer.com/chapter/10.1007/978-3-031-87995-1_14)                        | Architecture Application | [local](./Sources/State_Of_the_Art/)                                                                                                                             | -         | Need To Find Access | No                   | Part of Springer Book Series                | 20xx |
| 8      | [FPGA Overlays Targeting Data Flow Applications](https://ieeexplore.ieee.org/abstract/document/10596525)                                           | Architecture Application | [local](./Sources/State_Of_the_Art/Architectures/An_Architectural_Template_for_FPGA_Overlays_Targeting_Data_Flow_Applications.pdf)                               | 2         | Abstract            | No                   | Similar to what we're trying with zoho      | 2024 |
| 9      | [DML: Dynamic Partial Reconfiguration With Scalable Task Scheduling for Multi-Applications on FPGAs](https://ieeexplore.ieee.org/document/9661327) | Architecture Application | [local](./Sources/State_Of_the_Art/Architectures/DML_Dynamic_Partial_Reconfiguration_With_Scalable_Task_Scheduling_for_Multi-Applications_on_FPGAs.pdf)          | 7         | Abstract            | No                   | Sounds Interesting Have to go through       | 20xx |
| 10     | [RosebudVirt Virtualization Framework for Multitenant Networks](https://ieeexplore.ieee.org/abstract/document/10628053)                            | Cloud Applications       | [local](./Sources/State_Of_the_Art/Cloud/RosebudVirt_A_High-Performance_and_Partially_Reconfigurable_FPGA_Virtualization_Framework_for_Multitenant_Networks.pdf) | 1         | Abstract            | No                   | Multitenant Architectures                   | 2025 |
| 11     | [System Architecture for Network-Attached FPGAs in the Cloud using Partial Reconfiguration](https://ieeexplore.ieee.org/abstract/document/8892175) | Cloud Applications       | [local](./Sources/State_Of_the_Art/Cloud/System_Architecture_for_Network-Attached_FPGAs_in_the_Cloud_using_Partial_Reconfiguration.pdf)                          | 22        | Abstract            | No                   | IBM Paper                                   | 2019 |
| 12     | [Dynamic Resource Management in Reconfigurable SoC for Multi-Tenancy Support](https://ieeexplore.ieee.org/abstract/document/10558110)              | Cloud Applications       | [local](./Sources/State_Of_the_Art/Cloud/Dynamic_Resource_Management_in_Reconfigurable_SoC_for_Multi-Tenancy_Support.pdf)                                        | -         | Abstract            | Yes                  | Dynamic Resource Management                 | 2024 |
| 13     | [Mitigating side channel attacks on FPGA through DL and DPR](https://www.nature.com/articles/s41598-025-98473-3)                                   | Security Application     | [local](<./Sources/State_Of_the_Art/Security/Mitigating Side Channel Attacks Using DPR and DL.pdf>)                                                              | 0         | Abstract            | No                   | Very High Access for a month old paper      | 20xx |
| 14     | [Partial Reconfiguration for Fault Injection in FPGA Fabrics](https://ieeexplore.ieee.org/abstract/document/10915413)                              | Security Application     | [local](./Sources/State_Of_the_Art/)                                                                                                                             | 0         | Abstract            | No                   | Very Less Views in Xplore                   | 20xx |
| 15     | [Error detection and recovery in MPSoCs using Hypervisor and DPR](https://ieeexplore.ieee.org/abstract/document/10854581)                          | Security Application     | [local](./Sources/State_Of_the_Art/)                                                                                                                             | 0         | Abstract            | No                   | Very Less Views in Xplore                   | 20xx |
| 16     | [Reconfigurable Hardware Acceleration For ROS - Based Robotics Applications](https://d-nb.info/132510311X/34)                                      | Robotics Application     | [local](<./Sources/State_Of_the_Art/Robotics/Reconfigurable Hardware Acceleration For ROS - Based Robotics Applications.pdf>)                                    | -         | Abstract            | No (But Cites other) | Dissertation about using DPR with ROS       | 2023 |
| 17     | [Dora: A Low-Latency Partial Reconfiguration Controller](https://ieeexplore.ieee.org/abstract/document/10695778)                                   | IPs                      | [local](./Sources/State_Of_the_Art/IPs/Dora_A_Low-Latency_Partial_Reconfiguration_Controller_for_Reconfigurable_System.pdf)                                      | 0         | Abstract            | Yes                  | High Speed Controller for PR                | 2024 |
| 18     | [RV-CAP: DPR for FPGA-Based RISC-V System-on-Chip](https://ieeexplore.ieee.org/abstract/document/9460688)                                          | IPs                      | [local](./Sources/State_Of_the_Art/IPs/RV-CAP_Enabling_Dynamic_Partial_Reconfiguration_for_FPGA-Based_RISC-V_System-on-Chip.pdf)                                 | 9         | Abstract            | Yes                  | Riscv Based PR Controller                   | 2021 |

## Detailed Exploration
- [FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications](https://dl.acm.org/doi/10.1145/3193827) [Local](<./Sources/Partial Reconfiguration Survey (Vipin).pdf>)
- Remote Partially Reconfigurable SoC
- Survey of DPR - Material Science
- CNN with DPR

## [Academic Toolchains](<./Findings/Academic Tools.md>)

## Presentations
- [Serverless computing](../Presentations/Serverless-Compute(PTV).pdf)
  - [SoC RISC-V soft processor](./Findings/soc-risc-v-soft-processor.md)
- [Survey on partial dynamic reconfiguration](../Presentations/Survey_DPR_(SKGP).pdf)
- [CNN on FPGA using DPR](../Presentations/FPGA-SOC-Paper_DPR(AMI).pdf)

## Interesting Papers (Not Connected)
- [FPGA Remote Reconfiguration Technology for Space Applications in Embedded Systems](https://ieeexplore.ieee.org/document/10575290)
- [NDSTRNG: True Random Number Generator on SoC FPGA Systems](https://ieeexplore.ieee.org/abstract/document/10436529)
- [FPGA-based Toeplitz Strong Extractor for Quantum Random Number Generators](https://ieeexplore.ieee.org/document/10744392)
- [The TaPaSCo Open-Source Toolflow](https://link.springer.com/article/10.1007/s11265-021-01640-8)
