Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 30 19:53:46 2025
| Host         : ECEB-4022-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   193 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             157 |           65 |
| No           | No                    | Yes                    |              28 |           14 |
| No           | Yes                   | No                     |              46 |           14 |
| Yes          | No                    | No                     |             258 |           88 |
| Yes          | No                    | Yes                    |             133 |           37 |
| Yes          | Yes                   | No                     |             169 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                  Enable Signal                                 |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[1]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[4]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[5]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[6]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/SPI_CLK                                                             | SPI_driver/SPI_CLK0                                              |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[0]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/SPI_MOSI_i_1_n_0                                                    |                                                                  |                1 |              1 |         1.00 |
|  clk_BUFG                    |                                                                                |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[2]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[3]                                                         |                                                                  |                1 |              1 |         1.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/Miso_reg[7]                                                         |                                                                  |                1 |              1 |         1.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/pc0/flag_enable                                          | hostIF/core0/core0/a0/pc0/internal_reset                         |                1 |              2 |         2.00 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1          |                2 |              3 |         1.50 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/core0/core0/a0/c0/l40d74558a9789e6c998b44ab9d6b8ab8_n_0   |                1 |              4 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                |                                                                  |                1 |              4 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0 |                                                                  |                3 |              4 |         1.33 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0               |                                                                  |                1 |              4 |         4.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/tx_addrr_0                                                          |                                                                  |                1 |              4 |         4.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/command_addrr__0                                                    |                                                                  |                2 |              4 |         2.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849[3]_i_1_n_0                |                                                                  |                1 |              4 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/p_0_in0                                                  |                                                                  |                2 |              4 |         2.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                        | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1          |                3 |              4 |         1.33 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0     |                1 |              4 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/FSM_sequential_l6d7b501652de6ba8ba55082874707b2a[4]_i_1_n_0 | hostIF/okHC[38]                                                  |                3 |              5 |         1.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                     | hostIF/okHC[38]                                                  |                1 |              6 |         6.00 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/core0/core0/a0/pc0/internal_reset                         |                3 |              6 |         2.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_controller/FSM_onehot_cur_state_reg_n_0_[1]                                |                                                                  |                3 |              7 |         2.33 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_2_n_0                | hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0  |                3 |              7 |         2.33 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                |                                                                  |                1 |              8 |         8.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_controller/tx_byte[7]_i_2_n_0                                              | SPI_controller/tx_byte[7]_i_1_n_0                                |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                |                                                                  |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]       |                2 |              8 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                        |                                                                  |                2 |              8 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                |                                                                  |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0               |                                                                  |                2 |              8 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                |                                                                  |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                           | hostIF/okHC[38]                                                  |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                |                                                                  |                3 |              8 |         2.67 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                |                                                                  |                2 |              8 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0               |                                                                  |                5 |             10 |         2.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/pc0/WE                                                   | hostIF/core0/core0/a0/pc0/internal_reset                         |                3 |             12 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/mmcm0_locked                                                            |                                                                  |                6 |             12 |         2.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en       | hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf          |                3 |             12 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en       | hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf          |                2 |             12 |         6.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_2_n_0               | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0 |                5 |             14 |         2.80 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/pc0/spm_enable                                           |                                                                  |                4 |             16 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/pc0/register_enable                                      |                                                                  |                2 |             16 |         8.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0               |                                                                  |                7 |             16 |         2.29 |
|  SPI_Module_Clk_reg_n_0_BUFG |                                                                                |                                                                  |                8 |             16 |         2.00 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_driver/wait_counter[15]_i_1_n_0                                            |                                                                  |                3 |             16 |         5.33 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_controller/command_read                                                    |                                                                  |                3 |             16 |         5.33 |
|  SPI_Module_Clk_reg_n_0_BUFG | SPI_controller/tx_read                                                         |                                                                  |                3 |             16 |         5.33 |
|  hostIF/mmcm0_bufg_n_0       | wire10/ep_datahold[31]_i_1_n_0                                                 |                                                                  |                3 |             16 |         5.33 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/lfa89f4c19946cfeedd23723568de9e12[15]_i_1_n_0               |                                                                  |                4 |             16 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0               | hostIF/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0 |                3 |             16 |         5.33 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/pc0/WE                                                   |                                                                  |                2 |             16 |         8.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/mmcm0_locked                                                            | hostIF/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0 |                8 |             21 |         2.62 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0               | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1          |                4 |             21 |         5.25 |
|  clk_BUFG                    |                                                                                | SPI_Module_Clk                                                   |                7 |             24 |         3.43 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                       |                                                                  |                5 |             24 |         4.80 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                | hostIF/okHC[38]                                                  |               12 |             25 |         2.08 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0               | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0               |                                                                  |               11 |             32 |         2.91 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/a0/le7badcf1256ff8aabbffe7a6a1b38b5f_reg_inv_n_0            | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1          |                8 |             32 |         4.00 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0               | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  hostIF/mmcm0_bufg_n_0       | hostIF/core0/core0/le5e2e6110dd7478b8ed0143f21b04d30[56]_i_1_n_0               | hostIF/okHC[38]                                                  |               15 |             57 |         3.80 |
|  hostIF/mmcm0_bufg_n_0       |                                                                                |                                                                  |               56 |            140 |         2.50 |
+------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+--------------+


