{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1450515515490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1450515515492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 09:58:35 2015 " "Processing started: Sat Dec 19 09:58:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1450515515492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1450515515492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off C5G -c C5G " "Command: quartus_eda --read_settings_files=off --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1450515515493 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516809 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516810 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515516811 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517153 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517154 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517155 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517496 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517497 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_integrator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_core.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/sid_2c_1p.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_altqmcpipe.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_xnqg.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_apr_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_arr_tdl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_dsp_cic_common_pkg.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/alt_cic_int_siso.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/counter_module.sv\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_gar.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_isdr.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_as_m_cen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_differentiator.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517498 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/CICU/synthesis/submodules/auk_dspip_upsample.vhd\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517499 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_dxx_g.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517499 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/segment_sel.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517499 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_fxx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517499 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v " "Can't generate netlist output files because the license for encrypted file \"/home/tomas/ws_cad/sdr.hdl/tx/NCO/synthesis/submodules/asj_nco_mob_rw.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1450515517499 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 144 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 144 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1458 " "Peak virtual memory: 1458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1450515517580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 19 09:58:37 2015 " "Processing ended: Sat Dec 19 09:58:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1450515517580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1450515517580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1450515517580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1450515517580 ""}
