# Mux-Based-Multiplier
Verilog test code for SSRL multiplexor based multiplier research project
