<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Multiplexer Restructuring Statistics (Restructuring Performed)</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Multiplexer Inputs</TH>
<TH>Bus Width</TH>
<TH>Baseline Area</TH>
<TH>Area if Restructured</TH>
<TH>Saving if Restructured</TH>
<TH>Registered</TH>
<TH>Example Multiplexer Output</TH>
</TR>
</thead><tbody><TR >
<TD >3:1</TD>
<TD >29 bits</TD>
<TD >58 LEs</TD>
<TD >29 LEs</TD>
<TD >29 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[21]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[31][7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[30][11]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[29][8]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[28][31]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[27][15]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[26][0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[25][23]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[24][12]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[23][12]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[22][15]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][19]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[20][18]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[19][9]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[18][8]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[17][4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[16][31]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[15][13]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[14][3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[13][31]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[12][30]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[11][5]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[10][22]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[9][25]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[8][6]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[7][16]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[6][3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[5][11]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[4][11]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[3][19]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[2][30]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[1][21]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[0][3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|data_reg[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|address_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >7 LEs</TD>
<TD >7 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter|byte_cnt_reg[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|data_reg[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >7 LEs</TD>
<TD >7 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|byte_cnt_reg[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_eop_out_reg</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|data_reg[21]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|byte_cnt_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >7 LEs</TD>
<TD >7 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter|byte_cnt_reg[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >26 bits</TD>
<TD >52 LEs</TD>
<TD >26 LEs</TD>
<TD >26 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >29 bits</TD>
<TD >58 LEs</TD>
<TD >58 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[15]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >9 LEs</TD>
<TD >9 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >35 bits</TD>
<TD >70 LEs</TD>
<TD >35 LEs</TD>
<TD >35 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >7 LEs</TD>
<TD >7 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo|mem_used[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >26 bits</TD>
<TD >52 LEs</TD>
<TD >26 LEs</TD>
<TD >26 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0|stream_out_data[28]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pending_reads[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >3 bits</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >3 bits</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >24 bits</TD>
<TD >48 LEs</TD>
<TD >24 LEs</TD>
<TD >24 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >5 bits</TD>
<TD >10 LEs</TD>
<TD >5 LEs</TD>
<TD >5 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|adapter_fifo_write_cntr[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_module_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >3 bits</TD>
<TD >6 LEs</TD>
<TD >3 LEs</TD>
<TD >3 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_burstcount[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|posted_desc_counter[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >10 LEs</TD>
<TD >10 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >3 bits</TD>
<TD >6 LEs</TD>
<TD >3 LEs</TD>
<TD >3 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|burst_counter[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >35 bits</TD>
<TD >70 LEs</TD>
<TD >35 LEs</TD>
<TD >35 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >10 LEs</TD>
<TD >10 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|read_valid_counter[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >20 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >85 bits</TD>
<TD >170 LEs</TD>
<TD >170 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[85]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|remaining_transactions[14]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >14 bits</TD>
<TD >28 LEs</TD>
<TD >14 LEs</TD>
<TD >14 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|remaining_transactions[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[26]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >10 LEs</TD>
<TD >10 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[93]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >26 bits</TD>
<TD >52 LEs</TD>
<TD >26 LEs</TD>
<TD >26 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|address[25]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >20 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[7][1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[6][4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[5][3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[4][3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[3][4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[2][2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[1][1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr_previous[0][5]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >7 LEs</TD>
<TD >7 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|burst_size[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter|address_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|data_reg[18]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_m_write_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >11 bits</TD>
<TD >22 LEs</TD>
<TD >11 LEs</TD>
<TD >11 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|slave_readdata[25]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >19 bits</TD>
<TD >38 LEs</TD>
<TD >19 LEs</TD>
<TD >19 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|pixel_address[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[26]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[15]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >14 bits</TD>
<TD >28 LEs</TD>
<TD >28 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_read_translator|address_register[16]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >37 bits</TD>
<TD >74 LEs</TD>
<TD >37 LEs</TD>
<TD >37 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sgdma_m_write_translator|address_register[18]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rd_be_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|source_stream_endofpacket_hold</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >36 bits</TD>
<TD >72 LEs</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_ip_bar1_0_translator|address_register[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_empty_hold[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >10 bits</TD>
<TD >20 LEs</TD>
<TD >20 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >5 bits</TD>
<TD >10 LEs</TD>
<TD >10 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >5 bits</TD>
<TD >10 LEs</TD>
<TD >5 LEs</TD>
<TD >5 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >9 bits</TD>
<TD >54 LEs</TD>
<TD >18 LEs</TD>
<TD >36 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >6 bits</TD>
<TD >36 LEs</TD>
<TD >36 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >16:1</TD>
<TD >27 bits</TD>
<TD >270 LEs</TD>
<TD >54 LEs</TD>
<TD >216 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|csr_readdata[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >16:1</TD>
<TD >4 bits</TD>
<TD >40 LEs</TD>
<TD >20 LEs</TD>
<TD >20 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma|csr_readdata[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >8 bits</TD>
<TD >24 LEs</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|burst_counter[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >6 bits</TD>
<TD >18 LEs</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >3 bits</TD>
<TD >9 LEs</TD>
<TD >6 LEs</TD>
<TD >3 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|received_data_counter[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >13 bits</TD>
<TD >39 LEs</TD>
<TD >26 LEs</TD>
<TD >13 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|received_data_counter[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >2 bits</TD>
<TD >6 LEs</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[97]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >2 bits</TD>
<TD >6 LEs</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[94]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >3 bits</TD>
<TD >9 LEs</TD>
<TD >9 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >6:1</TD>
<TD >2 bits</TD>
<TD >8 LEs</TD>
<TD >0 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >6 bits</TD>
<TD >12 LEs</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >8 bits</TD>
<TD >24 LEs</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[8]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >8 bits</TD>
<TD >24 LEs</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >5:1</TD>
<TD >2 bits</TD>
<TD >6 LEs</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >6:1</TD>
<TD >2 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >2 bits</TD>
<TD >8 LEs</TD>
<TD >6 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >8 bits</TD>
<TD >32 LEs</TD>
<TD >24 LEs</TD>
<TD >8 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >8:1</TD>
<TD >9 bits</TD>
<TD >45 LEs</TD>
<TD >27 LEs</TD>
<TD >18 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[18]</TD>
</TR>
</tbody><tbody><TR >
<TD >8:1</TD>
<TD >2 bits</TD>
<TD >10 LEs</TD>
<TD >8 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[27]</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >3 bits</TD>
<TD >12 LEs</TD>
<TD >12 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[48]</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >13 bits</TD>
<TD >52 LEs</TD>
<TD >39 LEs</TD>
<TD >13 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[55]</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >61 bits</TD>
<TD >244 LEs</TD>
<TD >0 LEs</TD>
<TD >244 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_rnw</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >3 bits</TD>
<TD >18 LEs</TD>
<TD >15 LEs</TD>
<TD >3 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[20]</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >7 bits</TD>
<TD >42 LEs</TD>
<TD >28 LEs</TD>
<TD >14 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >10:1</TD>
<TD >5 bits</TD>
<TD >30 LEs</TD>
<TD >20 LEs</TD>
<TD >10 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[14]</TD>
</TR>
</tbody><tbody><TR >
<TD >8:1</TD>
<TD >4 bits</TD>
<TD >20 LEs</TD>
<TD >16 LEs</TD>
<TD >4 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[33]</TD>
</TR>
</tbody><tbody><TR >
<TD >11:1</TD>
<TD >2 bits</TD>
<TD >14 LEs</TD>
<TD >12 LEs</TD>
<TD >2 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >3 bits</TD>
<TD >18 LEs</TD>
<TD >15 LEs</TD>
<TD >3 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[46]</TD>
</TR>
</tbody><tbody><TR >
<TD >9:1</TD>
<TD >9 bits</TD>
<TD >54 LEs</TD>
<TD >36 LEs</TD>
<TD >18 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[47]</TD>
</TR>
</tbody><tbody><TR >
<TD >134:1</TD>
<TD >4 bits</TD>
<TD >356 LEs</TD>
<TD >48 LEs</TD>
<TD >308 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >134:1</TD>
<TD >2 bits</TD>
<TD >178 LEs</TD>
<TD >22 LEs</TD>
<TD >156 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >20 bits</TD>
<TD >40 LEs</TD>
<TD >40 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >20 bits</TD>
<TD >40 LEs</TD>
<TD >40 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >32 bits</TD>
<TD >64 LEs</TD>
<TD >64 LEs</TD>
<TD >0 LEs</TD>
<TD >Yes</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[16]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >11 bits</TD>
<TD >22 LEs</TD>
<TD >22 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[119]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[77]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >8 bits</TD>
<TD >16 LEs</TD>
<TD >16 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >3 bits</TD>
<TD >6 LEs</TD>
<TD >6 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >29 bits</TD>
<TD >58 LEs</TD>
<TD >58 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >29 bits</TD>
<TD >58 LEs</TD>
<TD >58 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[28]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >4 bits</TD>
<TD >8 LEs</TD>
<TD >8 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|RxmByteEnable_2_o[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >29 bits</TD>
<TD >58 LEs</TD>
<TD >58 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007|src_channel[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >2 LEs</TD>
<TD >2 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006|src_channel[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >9 bits</TD>
<TD >18 LEs</TD>
<TD >18 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|dw_len[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >16 bits</TD>
<TD >32 LEs</TD>
<TD >32 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter_in[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >14 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >14 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo|mem</TD>
</TR>
</tbody><tbody><TR >
<TD >4:1</TD>
<TD >7 bits</TD>
<TD >14 LEs</TD>
<TD >14 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo|mem</TD>
</TR>
</tbody><tbody><TR >
<TD >8:1</TD>
<TD >2 bits</TD>
<TD >10 LEs</TD>
<TD >10 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|Mux2</TD>
</TR>
</tbody><tbody><TR >
<TD >3:1</TD>
<TD >2 bits</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Selector12</TD>
</TR>
</tbody><tbody><TR >
<TD >14:1</TD>
<TD >2 bits</TD>
<TD >18 LEs</TD>
<TD >6 LEs</TD>
<TD >12 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector7</TD>
</TR>
</tbody><tbody><TR >
<TD >16:1</TD>
<TD >8 bits</TD>
<TD >80 LEs</TD>
<TD >24 LEs</TD>
<TD >56 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Mux11</TD>
</TR>
</tbody><tbody><TR >
<TD >32:1</TD>
<TD >32 bits</TD>
<TD >672 LEs</TD>
<TD >672 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|Mux8</TD>
</TR>
</tbody><tbody><TR >
<TD >32:1</TD>
<TD >4 bits</TD>
<TD >84 LEs</TD>
<TD >12 LEs</TD>
<TD >72 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Selector11</TD>
</TR>
</tbody><tbody><TR >
<TD >7:1</TD>
<TD >2 bits</TD>
<TD >8 LEs</TD>
<TD >4 LEs</TD>
<TD >4 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|Selector3</TD>
</TR>
</tbody><tbody><TR >
<TD >8:1</TD>
<TD >2 bits</TD>
<TD >10 LEs</TD>
<TD >2 LEs</TD>
<TD >8 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_nxt_state</TD>
</TR>
</tbody><tbody><TR >
<TD >10:1</TD>
<TD >2 bits</TD>
<TD >12 LEs</TD>
<TD >4 LEs</TD>
<TD >8 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|Selector35</TD>
</TR>
</tbody><tbody><TR >
<TD >16:1</TD>
<TD >2 bits</TD>
<TD >20 LEs</TD>
<TD >8 LEs</TD>
<TD >12 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|Selector27</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >8 bits</TD>
<TD >152 LEs</TD>
<TD >152 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector6</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >4 bits</TD>
<TD >76 LEs</TD>
<TD >76 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector9</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >4 bits</TD>
<TD >76 LEs</TD>
<TD >76 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector13</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >3 bits</TD>
<TD >57 LEs</TD>
<TD >57 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector18</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >4 bits</TD>
<TD >76 LEs</TD>
<TD >76 LEs</TD>
<TD >0 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector22</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >3 bits</TD>
<TD >57 LEs</TD>
<TD >54 LEs</TD>
<TD >3 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector24</TD>
</TR>
</tbody><tbody><TR >
<TD >29:1</TD>
<TD >2 bits</TD>
<TD >38 LEs</TD>
<TD >36 LEs</TD>
<TD >2 LEs</TD>
<TD >No</TD>
<TD >|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector28</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
