var g_data = {"23":{"st":"inst","pa":0,"n":"/top/apb_if","l":"SystemVerilog","sn":230,"du":{"n":"work.cfs_apb_if","s":2,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"apb_if","s":23,"z":1}],"loc":{"cp":100.00,"data":{"a":[15,15,1]}}},"24":{"st":"inst","pa":0,"n":"/top/md_rx_if","l":"SystemVerilog","sn":230,"du":{"n":"work.cfs_md_if","s":3,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"md_rx_if","s":24,"z":1}],"loc":{"cp":76.92,"data":{"a":[13,10,1]}}},"25":{"st":"inst","pa":0,"n":"/top/md_tx_if","l":"SystemVerilog","sn":230,"du":{"n":"work.cfs_md_if","s":3,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"md_tx_if","s":25,"z":1}],"loc":{"cp":92.30,"data":{"a":[13,12,1]}}},"31":{"st":"inst","pa":0,"n":"/top/dut/core/rx_fifo","l":"Verilog","sn":232,"du":{"n":"work.cfs_synch_fifo","s":17,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"dut","s":27,"b":1},{"n":"core","s":28,"b":1},{"n":"rx_fifo","s":31,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"32":{"st":"inst","pa":0,"n":"/top/dut/core/tx_fifo","l":"Verilog","sn":232,"du":{"n":"work.cfs_synch_fifo","s":17,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"dut","s":27,"b":1},{"n":"core","s":28,"b":1},{"n":"tx_fifo","s":32,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"28":{"st":"inst","pa":0,"n":"/top/dut/core","l":"Verilog","sn":231,"du":{"n":"work.cfs_aligner_core","s":14,"b":1},"bc":[{"n":"top","s":22,"b":1},{"n":"dut","s":27,"b":1},{"n":"core","s":28,"z":1}],"children":[{"n":"tx_fifo","id":32,"zf":1,"tc":100.00,"a":100.00},{"n":"rx_fifo","id":31,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[7,7]}},"loc":{"cp":100.00,"data":{"a":[3,3,1]}}},"27":{"st":"inst","pa":0,"n":"/top/dut","l":"Verilog","sn":230,"du":{"n":"work.cfs_aligner","s":13,"b":0},"bc":[{"n":"top","s":22,"b":1},{"n":"dut","s":27,"z":1}],"children":[{"n":"core","id":28,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[7,7]}}},"22":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":230,"du":{"n":"work.top","s":12,"b":0},"bc":[{"n":"top","s":22,"z":1}],"children":[{"n":"dut","id":27,"zf":1,"tc":100.00,"a":100.00},{"n":"md_tx_if","id":25,"zf":1,"tc":92.30,"a":92.30},{"n":"md_rx_if","id":24,"zf":1,"tc":76.92,"a":76.92},{"n":"apb_if","id":23,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":91.66,"data":{"a":[48,44]}}},"43":{"st":"inst","pa":0,"n":"/uvm_ext_pkg","l":"SystemVerilog","sn":124,"du":{"n":"work.uvm_ext_pkg","s":6,"b":1},"bc":[{"n":"uvm_ext_pkg","s":43,"z":1}],"loc":{"cp":100.00,"data":{"gb":[48,48,1],"cvpc":[2,1],"g":[2,100.00,1]}}},"68":{"st":"inst","pa":0,"n":"/cfs_md_pkg","l":"SystemVerilog","sn":133,"du":{"n":"work.cfs_md_pkg","s":7,"b":1},"bc":[{"n":"cfs_md_pkg","s":68,"z":1}],"loc":{"cp":94.69,"data":{"gb":[36,29,1],"cvpc":[7,1],"g":[2,94.69,1]}}},"96":{"st":"inst","pa":0,"n":"/cfs_apb_pkg","l":"SystemVerilog","sn":163,"du":{"n":"work.cfs_apb_pkg","s":8,"b":1},"bc":[{"n":"cfs_apb_pkg","s":96,"z":1}],"loc":{"cp":70.83,"data":{"gb":[23,21,1],"cvpc":[7,1],"g":[2,70.83,1]}}},"115":{"st":"inst","pa":0,"n":"/cfs_algn_pkg","l":"SystemVerilog","sn":177,"du":{"n":"work.cfs_algn_pkg","s":9,"b":1},"bc":[{"n":"cfs_algn_pkg","s":115,"z":1}],"loc":{"cp":86.18,"data":{"gb":[355,47,1],"cvpc":[6,1],"g":[1,72.37,1],"a":[7,7,1]}}},"9":{"st":"du","pa":0,"n":"work.cfs_algn_pkg","l":"SystemVerilog","sn":177,"one_inst":115,"loc":{"cp":86.18,"data":{"gb":[355,47,1],"cvpc":[6,1],"g":[1,72.37,1],"a":[7,7,1]}}},"14":{"st":"du","pa":0,"n":"work.cfs_aligner_core","l":"Verilog","sn":232,"one_inst":28,"loc":{"cp":100.00,"data":{"a":[3,3,1]}}},"2":{"st":"du","pa":0,"n":"work.cfs_apb_if","l":"SystemVerilog","sn":2,"loc":{"cp":100.00,"data":{"a":[15,15,1]}}},"8":{"st":"du","pa":0,"n":"work.cfs_apb_pkg","l":"SystemVerilog","sn":163,"one_inst":96,"loc":{"cp":70.83,"data":{"gb":[23,21,1],"cvpc":[7,1],"g":[2,70.83,1]}}},"3":{"st":"du","pa":0,"n":"work.cfs_md_if","l":"SystemVerilog","sn":3,"loc":{"cp":100.00,"data":{"a":[13,13,1]}}},"7":{"st":"du","pa":0,"n":"work.cfs_md_pkg","l":"SystemVerilog","sn":133,"one_inst":68,"loc":{"cp":94.69,"data":{"gb":[36,29,1],"cvpc":[7,1],"g":[2,94.69,1]}}},"17":{"st":"du","pa":0,"n":"work.cfs_synch_fifo","l":"Verilog","sn":235,"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"6":{"st":"du","pa":0,"n":"work.uvm_ext_pkg","l":"SystemVerilog","sn":124,"one_inst":43,"loc":{"cp":100.00,"data":{"gb":[48,48,1],"cvpc":[2,1],"g":[2,100.00,1]}}}};
processSummaryData(g_data);