

================================================================
== Vitis HLS Report for 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'
================================================================
* Date:           Mon Nov 11 16:39:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 6 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %bound"   --->   Operation 10 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_k_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k_1"   --->   Operation 11 'read' 'size_k_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound4"   --->   Operation 12 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound16_read = read i87 @_ssdm_op_Read.ap_auto.i87, i87 %bound16"   --->   Operation 13 'read' 'bound16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bound_cast = zext i41 %bound_read"   --->   Operation 14 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound4_cast = zext i64 %bound4_read"   --->   Operation 15 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_3, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_4, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_5, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_6, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_9, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_10, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_11, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_12, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_13, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_14, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_15, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i87 0, i87 %indvar_flatten31"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i66 0, i66 %indvar_flatten11"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i42 0, i42 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln151 = store i32 0, i32 %k_1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 36 'store' 'store_ln151' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln153 = store i10 0, i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 37 'store' 'store_ln153' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body.i" [../kernel/Memory.cpp:172]   --->   Operation 38 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%n1_2 = load i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 39 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i42 %indvar_flatten" [../kernel/Memory.cpp:176]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i66 %indvar_flatten11" [../kernel/Memory.cpp:174]   --->   Operation 41 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i87 %indvar_flatten31" [../kernel/Memory.cpp:172]   --->   Operation 42 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.26ns)   --->   "%icmp_ln172 = icmp_eq  i87 %indvar_flatten31_load, i87 %bound16_read" [../kernel/Memory.cpp:172]   --->   Operation 43 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc21.loopexit, void %for.end23.loopexit.exitStub" [../kernel/Memory.cpp:172]   --->   Operation 44 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%k_1_load = load i32 %k_1" [../kernel/Memory.cpp:174]   --->   Operation 45 'load' 'k_1_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.26ns)   --->   "%add_ln172 = add i87 %indvar_flatten31_load, i87 1" [../kernel/Memory.cpp:172]   --->   Operation 46 'add' 'add_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.15ns)   --->   "%icmp_ln174 = icmp_eq  i66 %indvar_flatten11_load, i66 %bound4_cast" [../kernel/Memory.cpp:174]   --->   Operation 48 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%xor_ln172 = xor i1 %icmp_ln174, i1 1" [../kernel/Memory.cpp:172]   --->   Operation 49 'xor' 'xor_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns)   --->   "%icmp_ln153 = icmp_eq  i10 %n1_2, i10 512" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 50 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln176 = icmp_eq  i32 %size_k_1_read, i32 0" [../kernel/Memory.cpp:176]   --->   Operation 51 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln176_1 = icmp_eq  i42 %indvar_flatten_load, i42 %bound_cast" [../kernel/Memory.cpp:176]   --->   Operation 52 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln172 = select i1 %icmp_ln174, i1 %icmp_ln176, i1 %icmp_ln176_1" [../kernel/Memory.cpp:172]   --->   Operation 53 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.12ns)   --->   "%or_ln174 = or i1 %select_ln172, i1 %icmp_ln174" [../kernel/Memory.cpp:174]   --->   Operation 54 'or' 'or_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.22ns)   --->   "%select_ln174 = select i1 %or_ln174, i32 0, i32 %k_1_load" [../kernel/Memory.cpp:174]   --->   Operation 55 'select' 'select_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%xor_ln174 = xor i1 %select_ln172, i1 1" [../kernel/Memory.cpp:174]   --->   Operation 56 'xor' 'xor_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%and_ln172 = and i1 %xor_ln174, i1 %xor_ln172" [../kernel/Memory.cpp:172]   --->   Operation 57 'and' 'and_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln174 = and i1 %and_ln172, i1 %icmp_ln153" [../kernel/Memory.cpp:174]   --->   Operation 58 'and' 'and_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%k = add i32 %select_ln174, i32 1" [../kernel/Memory.cpp:176]   --->   Operation 59 'add' 'k' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.22ns)   --->   "%select_ln176 = select i1 %and_ln174, i32 %k, i32 %select_ln174" [../kernel/Memory.cpp:176]   --->   Operation 60 'select' 'select_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %select_ln176" [../kernel/Memory.cpp:176]   --->   Operation 61 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:154->../kernel/Memory.cpp:177]   --->   Operation 62 'specpipeline' 'specpipeline_ln154' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%switch_ln199 = switch i4 %trunc_ln176, void %V.i.i.i.i.i151.case.15, i4 0, void %V.i.i.i.i.i151.case.0, i4 1, void %V.i.i.i.i.i151.case.1, i4 2, void %V.i.i.i.i.i151.case.2, i4 3, void %V.i.i.i.i.i151.case.3, i4 4, void %V.i.i.i.i.i151.case.4, i4 5, void %V.i.i.i.i.i151.case.5, i4 6, void %V.i.i.i.i.i151.case.6, i4 7, void %V.i.i.i.i.i151.case.7, i4 8, void %V.i.i.i.i.i151.case.8, i4 9, void %V.i.i.i.i.i151.case.9, i4 10, void %V.i.i.i.i.i151.case.10, i4 11, void %V.i.i.i.i.i151.case.11, i4 12, void %V.i.i.i.i.i151.case.12, i4 13, void %V.i.i.i.i.i151.case.13, i4 14, void %V.i.i.i.i.i151.case.14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 63 'switch' 'switch_ln199' <Predicate = (!icmp_ln172)> <Delay = 0.67>
ST_2 : Operation 64 [1/1] (0.72ns)   --->   "%add_ln153 = add i10 %n1_2, i10 1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 64 'add' 'add_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node n1_3)   --->   "%or_ln153 = or i1 %icmp_ln174, i1 %select_ln172" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 65 'or' 'or_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node n1_3)   --->   "%or_ln153_1 = or i1 %or_ln153, i1 %and_ln174" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 66 'or' 'or_ln153_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%n1_3 = select i1 %or_ln153_1, i10 1, i10 %add_ln153" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 67 'select' 'n1_3' <Predicate = (!icmp_ln172)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.96ns)   --->   "%add_ln176_1 = add i42 %indvar_flatten_load, i42 1" [../kernel/Memory.cpp:176]   --->   Operation 68 'add' 'add_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.24ns)   --->   "%select_ln176_1 = select i1 %or_ln174, i42 1, i42 %add_ln176_1" [../kernel/Memory.cpp:176]   --->   Operation 69 'select' 'select_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.15ns)   --->   "%add_ln174 = add i66 %indvar_flatten11_load, i66 1" [../kernel/Memory.cpp:174]   --->   Operation 70 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.40ns)   --->   "%select_ln174_1 = select i1 %icmp_ln174, i66 1, i66 %add_ln174" [../kernel/Memory.cpp:174]   --->   Operation 71 'select' 'select_ln174_1' <Predicate = (!icmp_ln172)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln172 = store i87 %add_ln172, i87 %indvar_flatten31" [../kernel/Memory.cpp:172]   --->   Operation 72 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln174 = store i66 %select_ln174_1, i66 %indvar_flatten11" [../kernel/Memory.cpp:174]   --->   Operation 73 'store' 'store_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln176 = store i42 %select_ln176_1, i42 %indvar_flatten" [../kernel/Memory.cpp:176]   --->   Operation 74 'store' 'store_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln151 = store i32 %select_ln176, i32 %k_1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 75 'store' 'store_ln151' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln153 = store i10 %n1_3, i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 76 'store' 'store_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 112 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 77 [1/1] (1.19ns)   --->   "%aSplit_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 77 'read' 'aSplit_14_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 14)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 78 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 78 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 14)> <Delay = 0.49>
ST_3 : Operation 79 [1/1] (1.19ns)   --->   "%aSplit_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 79 'read' 'aSplit_13_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 13)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 80 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 80 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 13)> <Delay = 0.49>
ST_3 : Operation 81 [1/1] (1.19ns)   --->   "%aSplit_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 81 'read' 'aSplit_12_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 12)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 82 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 82 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 12)> <Delay = 0.49>
ST_3 : Operation 83 [1/1] (1.19ns)   --->   "%aSplit_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 83 'read' 'aSplit_11_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 11)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 84 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 84 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 11)> <Delay = 0.49>
ST_3 : Operation 85 [1/1] (1.19ns)   --->   "%aSplit_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 85 'read' 'aSplit_10_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 10)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 86 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 86 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 10)> <Delay = 0.49>
ST_3 : Operation 87 [1/1] (1.19ns)   --->   "%aSplit_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 87 'read' 'aSplit_9_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 9)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 88 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 88 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 9)> <Delay = 0.49>
ST_3 : Operation 89 [1/1] (1.19ns)   --->   "%aSplit_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 89 'read' 'aSplit_8_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 8)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 90 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 90 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 8)> <Delay = 0.49>
ST_3 : Operation 91 [1/1] (1.19ns)   --->   "%aSplit_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 91 'read' 'aSplit_7_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 7)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 92 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 92 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 7)> <Delay = 0.49>
ST_3 : Operation 93 [1/1] (1.19ns)   --->   "%aSplit_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 93 'read' 'aSplit_6_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 6)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 94 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 94 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 6)> <Delay = 0.49>
ST_3 : Operation 95 [1/1] (1.19ns)   --->   "%aSplit_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 95 'read' 'aSplit_5_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 5)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 96 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 96 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 5)> <Delay = 0.49>
ST_3 : Operation 97 [1/1] (1.19ns)   --->   "%aSplit_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 97 'read' 'aSplit_4_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 4)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 98 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 98 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 4)> <Delay = 0.49>
ST_3 : Operation 99 [1/1] (1.19ns)   --->   "%aSplit_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 99 'read' 'aSplit_3_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 3)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 100 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 100 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 3)> <Delay = 0.49>
ST_3 : Operation 101 [1/1] (1.19ns)   --->   "%aSplit_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 101 'read' 'aSplit_2_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 2)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 102 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 102 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 2)> <Delay = 0.49>
ST_3 : Operation 103 [1/1] (1.19ns)   --->   "%aSplit_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 103 'read' 'aSplit_1_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 1)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 104 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 104 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 1)> <Delay = 0.49>
ST_3 : Operation 105 [1/1] (1.19ns)   --->   "%aSplit_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 105 'read' 'aSplit_0_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 0)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 106 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 106 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 0)> <Delay = 0.49>
ST_3 : Operation 107 [1/1] (1.19ns)   --->   "%aSplit_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 107 'read' 'aSplit_15_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 15)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 108 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 108 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 15)> <Delay = 0.49>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty = phi i32 %aSplit_0_read, void %V.i.i.i.i.i151.case.0, i32 %aSplit_1_read, void %V.i.i.i.i.i151.case.1, i32 %aSplit_2_read, void %V.i.i.i.i.i151.case.2, i32 %aSplit_3_read, void %V.i.i.i.i.i151.case.3, i32 %aSplit_4_read, void %V.i.i.i.i.i151.case.4, i32 %aSplit_5_read, void %V.i.i.i.i.i151.case.5, i32 %aSplit_6_read, void %V.i.i.i.i.i151.case.6, i32 %aSplit_7_read, void %V.i.i.i.i.i151.case.7, i32 %aSplit_8_read, void %V.i.i.i.i.i151.case.8, i32 %aSplit_9_read, void %V.i.i.i.i.i151.case.9, i32 %aSplit_10_read, void %V.i.i.i.i.i151.case.10, i32 %aSplit_11_read, void %V.i.i.i.i.i151.case.11, i32 %aSplit_12_read, void %V.i.i.i.i.i151.case.12, i32 %aSplit_13_read, void %V.i.i.i.i.i151.case.13, i32 %aSplit_14_read, void %V.i.i.i.i.i151.case.14, i32 %aSplit_15_read, void %V.i.i.i.i.i151.case.15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 109 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_0, i32 %empty" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:158->../kernel/Memory.cpp:177]   --->   Operation 110 'write' 'write_ln406' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.body.i" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 111 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_k_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aSplit_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aSplit_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca       ) [ 0110]
k_1                   (alloca       ) [ 0110]
indvar_flatten        (alloca       ) [ 0110]
indvar_flatten11      (alloca       ) [ 0110]
indvar_flatten31      (alloca       ) [ 0110]
bound_read            (read         ) [ 0000]
size_k_1_read         (read         ) [ 0110]
bound4_read           (read         ) [ 0000]
bound16_read          (read         ) [ 0110]
bound_cast            (zext         ) [ 0110]
bound4_cast           (zext         ) [ 0110]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
specinterface_ln0     (specinterface) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln0             (store        ) [ 0000]
store_ln151           (store        ) [ 0000]
store_ln153           (store        ) [ 0000]
br_ln172              (br           ) [ 0000]
n1_2                  (load         ) [ 0000]
indvar_flatten_load   (load         ) [ 0000]
indvar_flatten11_load (load         ) [ 0000]
indvar_flatten31_load (load         ) [ 0000]
icmp_ln172            (icmp         ) [ 0111]
br_ln172              (br           ) [ 0000]
k_1_load              (load         ) [ 0000]
add_ln172             (add          ) [ 0000]
specloopname_ln0      (specloopname ) [ 0000]
icmp_ln174            (icmp         ) [ 0000]
xor_ln172             (xor          ) [ 0000]
icmp_ln153            (icmp         ) [ 0000]
icmp_ln176            (icmp         ) [ 0000]
icmp_ln176_1          (icmp         ) [ 0000]
select_ln172          (select       ) [ 0000]
or_ln174              (or           ) [ 0000]
select_ln174          (select       ) [ 0000]
xor_ln174             (xor          ) [ 0000]
and_ln172             (and          ) [ 0000]
and_ln174             (and          ) [ 0000]
k                     (add          ) [ 0000]
select_ln176          (select       ) [ 0000]
trunc_ln176           (trunc        ) [ 0101]
specpipeline_ln154    (specpipeline ) [ 0000]
switch_ln199          (switch       ) [ 0000]
add_ln153             (add          ) [ 0000]
or_ln153              (or           ) [ 0000]
or_ln153_1            (or           ) [ 0000]
n1_3                  (select       ) [ 0000]
add_ln176_1           (add          ) [ 0000]
select_ln176_1        (select       ) [ 0000]
add_ln174             (add          ) [ 0000]
select_ln174_1        (select       ) [ 0000]
store_ln172           (store        ) [ 0000]
store_ln174           (store        ) [ 0000]
store_ln176           (store        ) [ 0000]
store_ln151           (store        ) [ 0000]
store_ln153           (store        ) [ 0000]
aSplit_14_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_13_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_12_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_11_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_10_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_9_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_8_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_7_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_6_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_5_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_4_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_3_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_2_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_1_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_0_read         (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
aSplit_15_read        (read         ) [ 0000]
br_ln199              (br           ) [ 0000]
empty                 (phi          ) [ 0000]
write_ln406           (write        ) [ 0000]
br_ln153              (br           ) [ 0000]
ret_ln0               (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="aPipes_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aSplit_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_k_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bound">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aSplit_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aSplit_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="aSplit_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="aSplit_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="aSplit_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="aSplit_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="aSplit_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="aSplit_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="aSplit_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="aSplit_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aSplit_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="aSplit_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="aSplit_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="aSplit_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="aSplit_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aSplit_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i87"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="n1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten11_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten31_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bound_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="41" slack="0"/>
<pin id="144" dir="0" index="1" bw="41" slack="0"/>
<pin id="145" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="size_k_1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bound4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bound16_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="87" slack="0"/>
<pin id="162" dir="0" index="1" bw="87" slack="0"/>
<pin id="163" dir="1" index="2" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound16_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="aSplit_14_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_14_read/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="aSplit_13_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_13_read/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="aSplit_12_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_12_read/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="aSplit_11_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_11_read/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="aSplit_10_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_10_read/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="aSplit_9_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_9_read/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="aSplit_8_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_8_read/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="aSplit_7_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_7_read/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="aSplit_6_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_6_read/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="aSplit_5_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_5_read/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="aSplit_4_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_4_read/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="aSplit_3_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_3_read/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="aSplit_2_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_2_read/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="aSplit_1_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_1_read/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="aSplit_0_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_0_read/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="aSplit_15_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aSplit_15_read/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln406_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="empty_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="empty_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="32" slack="0"/>
<pin id="280" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="8" bw="32" slack="0"/>
<pin id="282" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="10" bw="32" slack="0"/>
<pin id="284" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="12" bw="32" slack="0"/>
<pin id="286" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="14" bw="32" slack="0"/>
<pin id="288" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="16" bw="32" slack="0"/>
<pin id="290" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="18" bw="32" slack="0"/>
<pin id="292" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="20" bw="32" slack="0"/>
<pin id="294" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="22" bw="32" slack="0"/>
<pin id="296" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="24" bw="32" slack="0"/>
<pin id="298" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="26" bw="32" slack="0"/>
<pin id="300" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="28" bw="32" slack="0"/>
<pin id="302" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="30" bw="32" slack="0"/>
<pin id="304" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="32" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="bound_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="41" slack="0"/>
<pin id="325" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound_cast/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="bound4_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound4_cast/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="87" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln0_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="66" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="42" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln151_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln153_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="n1_2_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="1"/>
<pin id="358" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="indvar_flatten_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="42" slack="1"/>
<pin id="361" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="indvar_flatten11_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="66" slack="1"/>
<pin id="364" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten11_load/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="indvar_flatten31_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="87" slack="1"/>
<pin id="367" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln172_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="87" slack="0"/>
<pin id="370" dir="0" index="1" bw="87" slack="1"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="k_1_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1_load/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln172_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="87" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln174_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="66" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="1"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln172_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln153_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="10" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln176_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln176_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="42" slack="0"/>
<pin id="406" dir="0" index="1" bw="41" slack="1"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln172_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln174_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln174_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln174_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln174/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln172_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln174_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln174/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="k_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln176_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln176_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln153_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln153_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln153_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="n1_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="10" slack="0"/>
<pin id="489" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n1_3/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln176_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="42" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln176_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="42" slack="0"/>
<pin id="503" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln174_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="66" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln174_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="66" slack="0"/>
<pin id="517" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174_1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln172_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="87" slack="0"/>
<pin id="523" dir="0" index="1" bw="87" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln174_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="66" slack="0"/>
<pin id="528" dir="0" index="1" bw="66" slack="1"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln176_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="42" slack="0"/>
<pin id="533" dir="0" index="1" bw="42" slack="1"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln151_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln153_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="10" slack="1"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="n1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="k_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="indvar_flatten_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="42" slack="0"/>
<pin id="562" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="567" class="1005" name="indvar_flatten11_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="66" slack="0"/>
<pin id="569" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten11 "/>
</bind>
</comp>

<comp id="574" class="1005" name="indvar_flatten31_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="87" slack="0"/>
<pin id="576" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="581" class="1005" name="size_k_1_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_k_1_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="bound16_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="87" slack="1"/>
<pin id="588" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="bound16_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="bound_cast_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="42" slack="1"/>
<pin id="593" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="bound_cast "/>
</bind>
</comp>

<comp id="596" class="1005" name="bound4_cast_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="66" slack="1"/>
<pin id="598" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="bound4_cast "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln172_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="605" class="1005" name="trunc_ln176_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln176 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="118" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="118" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="118" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="118" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="118" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="118" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="118" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="118" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="118" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="118" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="118" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="118" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="118" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="118" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="118" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="118" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="120" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="306"><net_src comp="250" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="307"><net_src comp="244" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="308"><net_src comp="238" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="309"><net_src comp="232" pin="2"/><net_sink comp="272" pin=6"/></net>

<net id="310"><net_src comp="226" pin="2"/><net_sink comp="272" pin=8"/></net>

<net id="311"><net_src comp="220" pin="2"/><net_sink comp="272" pin=10"/></net>

<net id="312"><net_src comp="214" pin="2"/><net_sink comp="272" pin=12"/></net>

<net id="313"><net_src comp="208" pin="2"/><net_sink comp="272" pin=14"/></net>

<net id="314"><net_src comp="202" pin="2"/><net_sink comp="272" pin=16"/></net>

<net id="315"><net_src comp="196" pin="2"/><net_sink comp="272" pin=18"/></net>

<net id="316"><net_src comp="190" pin="2"/><net_sink comp="272" pin=20"/></net>

<net id="317"><net_src comp="184" pin="2"/><net_sink comp="272" pin=22"/></net>

<net id="318"><net_src comp="178" pin="2"/><net_sink comp="272" pin=24"/></net>

<net id="319"><net_src comp="172" pin="2"/><net_sink comp="272" pin=26"/></net>

<net id="320"><net_src comp="166" pin="2"/><net_sink comp="272" pin=28"/></net>

<net id="321"><net_src comp="256" pin="2"/><net_sink comp="272" pin=30"/></net>

<net id="322"><net_src comp="272" pin="32"/><net_sink comp="262" pin=2"/></net>

<net id="326"><net_src comp="142" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="154" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="365" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="362" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="356" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="78" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="359" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="382" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="399" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="382" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="373" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="409" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="387" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="393" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="423" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="423" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="356" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="112" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="382" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="409" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="443" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="112" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="467" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="359" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="114" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="417" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="114" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="362" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="382" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="116" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="376" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="513" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="499" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="455" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="485" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="122" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="556"><net_src comp="126" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="563"><net_src comp="130" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="570"><net_src comp="134" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="577"><net_src comp="138" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="584"><net_src comp="148" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="589"><net_src comp="160" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="594"><net_src comp="323" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="599"><net_src comp="327" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="604"><net_src comp="368" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="463" pin="1"/><net_sink comp="605" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aPipes_0 | {3 }
 - Input state : 
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : bound16 | {1 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_0 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : bound4 | {1 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : size_k_1 | {1 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : bound | {1 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_1 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_2 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_3 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_4 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_5 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_6 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_7 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_8 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_9 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_10 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_11 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_12 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_13 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_14 | {3 }
	Port: TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1 : aSplit_15 | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln151 : 1
		store_ln153 : 1
	State 2
		icmp_ln172 : 1
		br_ln172 : 2
		add_ln172 : 1
		icmp_ln174 : 1
		xor_ln172 : 2
		icmp_ln153 : 1
		icmp_ln176_1 : 1
		select_ln172 : 2
		or_ln174 : 3
		select_ln174 : 3
		xor_ln174 : 3
		and_ln172 : 3
		and_ln174 : 3
		k : 4
		select_ln176 : 3
		trunc_ln176 : 4
		switch_ln199 : 5
		add_ln153 : 1
		or_ln153 : 3
		or_ln153_1 : 3
		n1_3 : 3
		add_ln176_1 : 1
		select_ln176_1 : 3
		add_ln174 : 1
		select_ln174_1 : 2
		store_ln172 : 2
		store_ln174 : 3
		store_ln176 : 4
		store_ln151 : 4
		store_ln153 : 4
	State 3
		empty : 1
		write_ln406 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln172_fu_368     |    0    |   107   |
|          |      icmp_ln174_fu_382     |    0    |    73   |
|   icmp   |      icmp_ln153_fu_393     |    0    |    17   |
|          |      icmp_ln176_fu_399     |    0    |    39   |
|          |     icmp_ln176_1_fu_404    |    0    |    49   |
|----------|----------------------------|---------|---------|
|          |      add_ln172_fu_376      |    0    |   107   |
|          |          k_fu_449          |    0    |    39   |
|    add   |      add_ln153_fu_467      |    0    |    17   |
|          |     add_ln176_1_fu_493     |    0    |    49   |
|          |      add_ln174_fu_507      |    0    |    73   |
|----------|----------------------------|---------|---------|
|          |     select_ln172_fu_409    |    0    |    2    |
|          |     select_ln174_fu_423    |    0    |    32   |
|  select  |     select_ln176_fu_455    |    0    |    32   |
|          |         n1_3_fu_485        |    0    |    10   |
|          |    select_ln176_1_fu_499   |    0    |    42   |
|          |    select_ln174_1_fu_513   |    0    |    64   |
|----------|----------------------------|---------|---------|
|          |       or_ln174_fu_417      |    0    |    2    |
|    or    |       or_ln153_fu_473      |    0    |    2    |
|          |      or_ln153_1_fu_479     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln172_fu_387      |    0    |    2    |
|          |      xor_ln174_fu_431      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln172_fu_437      |    0    |    2    |
|          |      and_ln174_fu_443      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |   bound_read_read_fu_142   |    0    |    0    |
|          |  size_k_1_read_read_fu_148 |    0    |    0    |
|          |   bound4_read_read_fu_154  |    0    |    0    |
|          |  bound16_read_read_fu_160  |    0    |    0    |
|          | aSplit_14_read_read_fu_166 |    0    |    0    |
|          | aSplit_13_read_read_fu_172 |    0    |    0    |
|          | aSplit_12_read_read_fu_178 |    0    |    0    |
|          | aSplit_11_read_read_fu_184 |    0    |    0    |
|          | aSplit_10_read_read_fu_190 |    0    |    0    |
|   read   |  aSplit_9_read_read_fu_196 |    0    |    0    |
|          |  aSplit_8_read_read_fu_202 |    0    |    0    |
|          |  aSplit_7_read_read_fu_208 |    0    |    0    |
|          |  aSplit_6_read_read_fu_214 |    0    |    0    |
|          |  aSplit_5_read_read_fu_220 |    0    |    0    |
|          |  aSplit_4_read_read_fu_226 |    0    |    0    |
|          |  aSplit_3_read_read_fu_232 |    0    |    0    |
|          |  aSplit_2_read_read_fu_238 |    0    |    0    |
|          |  aSplit_1_read_read_fu_244 |    0    |    0    |
|          |  aSplit_0_read_read_fu_250 |    0    |    0    |
|          | aSplit_15_read_read_fu_256 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln406_write_fu_262  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      bound_cast_fu_323     |    0    |    0    |
|          |     bound4_cast_fu_327     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln176_fu_463     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   766   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bound16_read_reg_586  |   87   |
|   bound4_cast_reg_596  |   66   |
|   bound_cast_reg_591   |   42   |
|      empty_reg_269     |   32   |
|   icmp_ln172_reg_601   |    1   |
|indvar_flatten11_reg_567|   66   |
|indvar_flatten31_reg_574|   87   |
| indvar_flatten_reg_560 |   42   |
|       k_1_reg_553      |   32   |
|       n1_reg_546       |   10   |
|  size_k_1_read_reg_581 |   32   |
|   trunc_ln176_reg_605  |    4   |
+------------------------+--------+
|          Total         |   501  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   766  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   501  |    -   |
+-----------+--------+--------+
|   Total   |   501  |   766  |
+-----------+--------+--------+
