

================================================================
== Vitis HLS Report for 'Block_entry3_proc'
================================================================
* Date:           Mon Aug 29 12:25:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  2.529 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    351|    -|
|Register         |        -|    -|     486|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     486|    401|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |bPassThru_422_or_420_In_fu_324_p2   |       and|   0|  0|   2|           1|           1|
    |bPassThru_422_or_420_Out_fu_342_p2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln378_1_fu_318_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln378_fu_312_p2                |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln381_1_fu_336_p2              |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln381_fu_330_p2                |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  50|          35|          11|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|    8|         16|
    |ap_return_1   |   9|          2|    8|         16|
    |ap_return_10  |   9|          2|   16|         32|
    |ap_return_11  |   9|          2|   16|         32|
    |ap_return_12  |   9|          2|   16|         32|
    |ap_return_13  |   9|          2|   16|         32|
    |ap_return_14  |   9|          2|   16|         32|
    |ap_return_15  |   9|          2|   10|         20|
    |ap_return_16  |   9|          2|   10|         20|
    |ap_return_17  |   9|          2|   10|         20|
    |ap_return_18  |   9|          2|    8|         16|
    |ap_return_19  |   9|          2|    8|         16|
    |ap_return_2   |   9|          2|   16|         32|
    |ap_return_20  |   9|          2|   16|         32|
    |ap_return_21  |   9|          2|   16|         32|
    |ap_return_22  |   9|          2|   16|         32|
    |ap_return_23  |   9|          2|   16|         32|
    |ap_return_24  |   9|          2|   16|         32|
    |ap_return_25  |   9|          2|   16|         32|
    |ap_return_26  |   9|          2|   16|         32|
    |ap_return_27  |   9|          2|   16|         32|
    |ap_return_28  |   9|          2|   16|         32|
    |ap_return_29  |   9|          2|   10|         20|
    |ap_return_3   |   9|          2|   16|         32|
    |ap_return_30  |   9|          2|   10|         20|
    |ap_return_31  |   9|          2|   10|         20|
    |ap_return_32  |   9|          2|    8|         16|
    |ap_return_33  |   9|          2|    8|         16|
    |ap_return_34  |   9|          2|    1|          2|
    |ap_return_35  |   9|          2|    1|          2|
    |ap_return_36  |   9|          2|   11|         22|
    |ap_return_37  |   9|          2|   11|         22|
    |ap_return_4   |   9|          2|   16|         32|
    |ap_return_5   |   9|          2|   16|         32|
    |ap_return_6   |   9|          2|   16|         32|
    |ap_return_7   |   9|          2|   16|         32|
    |ap_return_8   |   9|          2|   16|         32|
    |ap_return_9   |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         | 351|         78|  485|        970|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |   8|   0|    8|          0|
    |ap_return_10_preg  |  16|   0|   16|          0|
    |ap_return_11_preg  |  16|   0|   16|          0|
    |ap_return_12_preg  |  16|   0|   16|          0|
    |ap_return_13_preg  |  16|   0|   16|          0|
    |ap_return_14_preg  |  16|   0|   16|          0|
    |ap_return_15_preg  |  10|   0|   10|          0|
    |ap_return_16_preg  |  10|   0|   10|          0|
    |ap_return_17_preg  |  10|   0|   10|          0|
    |ap_return_18_preg  |   8|   0|    8|          0|
    |ap_return_19_preg  |   8|   0|    8|          0|
    |ap_return_1_preg   |   8|   0|    8|          0|
    |ap_return_20_preg  |  16|   0|   16|          0|
    |ap_return_21_preg  |  16|   0|   16|          0|
    |ap_return_22_preg  |  16|   0|   16|          0|
    |ap_return_23_preg  |  16|   0|   16|          0|
    |ap_return_24_preg  |  16|   0|   16|          0|
    |ap_return_25_preg  |  16|   0|   16|          0|
    |ap_return_26_preg  |  16|   0|   16|          0|
    |ap_return_27_preg  |  16|   0|   16|          0|
    |ap_return_28_preg  |  16|   0|   16|          0|
    |ap_return_29_preg  |  10|   0|   10|          0|
    |ap_return_2_preg   |  16|   0|   16|          0|
    |ap_return_30_preg  |  10|   0|   10|          0|
    |ap_return_31_preg  |  10|   0|   10|          0|
    |ap_return_32_preg  |   8|   0|    8|          0|
    |ap_return_33_preg  |   8|   0|    8|          0|
    |ap_return_34_preg  |   1|   0|    1|          0|
    |ap_return_35_preg  |   1|   0|    1|          0|
    |ap_return_36_preg  |  11|   0|   11|          0|
    |ap_return_37_preg  |  11|   0|   11|          0|
    |ap_return_3_preg   |  16|   0|   16|          0|
    |ap_return_4_preg   |  16|   0|   16|          0|
    |ap_return_5_preg   |  16|   0|   16|          0|
    |ap_return_6_preg   |  16|   0|   16|          0|
    |ap_return_7_preg   |  16|   0|   16|          0|
    |ap_return_8_preg   |  16|   0|   16|          0|
    |ap_return_9_preg   |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 486|   0|  486|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_0     |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_1     |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_2     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_3     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_4     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_5     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_6     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_7     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_8     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_9     |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_10    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_11    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_12    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_13    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_14    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_15    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_16    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_17    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_18    |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_19    |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_20    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_21    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_22    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_23    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_24    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_25    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_26    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_27    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_28    |  out|   16|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_29    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_30    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_31    |  out|   10|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_32    |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_33    |  out|    8|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_34    |  out|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_35    |  out|    1|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_36    |  out|   11|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|ap_return_37    |  out|   11|  ap_ctrl_hs|  Block_entry3_proc|  return value|
|InVideoFormat   |   in|    8|     ap_none|      InVideoFormat|       pointer|
|OutVideoFormat  |   in|    8|     ap_none|     OutVideoFormat|       pointer|
|width           |   in|   16|     ap_none|              width|       pointer|
|height          |   in|   16|     ap_none|             height|       pointer|
|ColStart        |   in|   16|     ap_none|           ColStart|       pointer|
|ColEnd          |   in|   16|     ap_none|             ColEnd|       pointer|
|RowStart        |   in|   16|     ap_none|           RowStart|       pointer|
|RowEnd          |   in|   16|     ap_none|             RowEnd|       pointer|
|K11             |   in|   16|     ap_none|                K11|       pointer|
|K12             |   in|   16|     ap_none|                K12|       pointer|
|K13             |   in|   16|     ap_none|                K13|       pointer|
|K21             |   in|   16|     ap_none|                K21|       pointer|
|K22             |   in|   16|     ap_none|                K22|       pointer|
|K23             |   in|   16|     ap_none|                K23|       pointer|
|K31             |   in|   16|     ap_none|                K31|       pointer|
|K32             |   in|   16|     ap_none|                K32|       pointer|
|K33             |   in|   16|     ap_none|                K33|       pointer|
|ROffset         |   in|   10|     ap_none|            ROffset|       pointer|
|GOffset         |   in|   10|     ap_none|            GOffset|       pointer|
|BOffset         |   in|   10|     ap_none|            BOffset|       pointer|
|ClampMin        |   in|    8|     ap_none|           ClampMin|       pointer|
|ClipMax         |   in|    8|     ap_none|            ClipMax|       pointer|
|K11_2           |   in|   16|     ap_none|              K11_2|       pointer|
|K12_2           |   in|   16|     ap_none|              K12_2|       pointer|
|K13_2           |   in|   16|     ap_none|              K13_2|       pointer|
|K21_2           |   in|   16|     ap_none|              K21_2|       pointer|
|K22_2           |   in|   16|     ap_none|              K22_2|       pointer|
|K23_2           |   in|   16|     ap_none|              K23_2|       pointer|
|K31_2           |   in|   16|     ap_none|              K31_2|       pointer|
|K32_2           |   in|   16|     ap_none|              K32_2|       pointer|
|K33_2           |   in|   16|     ap_none|              K33_2|       pointer|
|ROffset_2       |   in|   10|     ap_none|          ROffset_2|       pointer|
|GOffset_2       |   in|   10|     ap_none|          GOffset_2|       pointer|
|BOffset_2       |   in|   10|     ap_none|          BOffset_2|       pointer|
|ClampMin_2      |   in|    8|     ap_none|         ClampMin_2|       pointer|
|ClipMax_2       |   in|    8|     ap_none|          ClipMax_2|       pointer|
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax_2, void "   --->   Operation 2 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin_2, void "   --->   Operation 3 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset_2, void "   --->   Operation 4 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset_2, void "   --->   Operation 5 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset_2, void "   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33_2, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32_2, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31_2, void "   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23_2, void "   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22_2, void "   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21_2, void "   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13_2, void "   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12_2, void "   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11_2, void "   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClipMax, void "   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ClampMin, void "   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %BOffset, void "   --->   Operation 18 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %GOffset, void "   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i10 %ROffset, void "   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K33, void "   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K32, void "   --->   Operation 22 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K31, void "   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K23, void "   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K22, void "   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K21, void "   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K13, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K12, void "   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %K11, void "   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowEnd, void "   --->   Operation 30 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %RowStart, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColEnd, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ColStart, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %OutVideoFormat, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %InVideoFormat, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_InVideoFormat = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %InVideoFormat" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 38 'read' 'HwReg_InVideoFormat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_OutVideoFormat = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %OutVideoFormat" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:325]   --->   Operation 39 'read' 'HwReg_OutVideoFormat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_width = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:326]   --->   Operation 40 'read' 'HwReg_width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_width_1 = trunc i16 %HwReg_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:326]   --->   Operation 41 'trunc' 'HwReg_width_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_height = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:327]   --->   Operation 42 'read' 'HwReg_height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_height_1 = trunc i16 %HwReg_height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:327]   --->   Operation 43 'trunc' 'HwReg_height_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_ColStart = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ColStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:330]   --->   Operation 44 'read' 'HwReg_ColStart' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_ColEnd = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ColEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:331]   --->   Operation 45 'read' 'HwReg_ColEnd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_RowStart = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %RowStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:332]   --->   Operation 46 'read' 'HwReg_RowStart' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_RowEnd = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %RowEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:333]   --->   Operation 47 'read' 'HwReg_RowEnd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_K11 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:336]   --->   Operation 48 'read' 'HwReg_K11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_K12 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:337]   --->   Operation 49 'read' 'HwReg_K12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_K13 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:338]   --->   Operation 50 'read' 'HwReg_K13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_K21 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:339]   --->   Operation 51 'read' 'HwReg_K21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_K22 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:340]   --->   Operation 52 'read' 'HwReg_K22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%HwReg_K23 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:341]   --->   Operation 53 'read' 'HwReg_K23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%HwReg_K31 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:342]   --->   Operation 54 'read' 'HwReg_K31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%HwReg_K32 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K32" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:343]   --->   Operation 55 'read' 'HwReg_K32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%HwReg_K33 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K33" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:344]   --->   Operation 56 'read' 'HwReg_K33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%HwReg_ROffset_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %ROffset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:345]   --->   Operation 57 'read' 'HwReg_ROffset_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%HwReg_GOffset_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %GOffset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:346]   --->   Operation 58 'read' 'HwReg_GOffset_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%HwReg_BOffset_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %BOffset" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:347]   --->   Operation 59 'read' 'HwReg_BOffset_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_V = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClampMin" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:348]   --->   Operation 60 'read' 'HwReg_ClampMin_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_V = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClipMax" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:349]   --->   Operation 61 'read' 'HwReg_ClipMax_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_K11_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K11_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:352]   --->   Operation 62 'read' 'HwReg_K11_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_K12_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K12_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:353]   --->   Operation 63 'read' 'HwReg_K12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HwReg_K13_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K13_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:354]   --->   Operation 64 'read' 'HwReg_K13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HwReg_K21_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K21_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:355]   --->   Operation 65 'read' 'HwReg_K21_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HwReg_K22_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K22_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:356]   --->   Operation 66 'read' 'HwReg_K22_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HwReg_K23_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K23_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:357]   --->   Operation 67 'read' 'HwReg_K23_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HwReg_K31_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K31_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:358]   --->   Operation 68 'read' 'HwReg_K31_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HwReg_K32_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K32_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:359]   --->   Operation 69 'read' 'HwReg_K32_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HwReg_K33_2 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %K33_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:360]   --->   Operation 70 'read' 'HwReg_K33_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HwReg_ROffset_2_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %ROffset_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:361]   --->   Operation 71 'read' 'HwReg_ROffset_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HwReg_GOffset_2_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %GOffset_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:362]   --->   Operation 72 'read' 'HwReg_GOffset_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HwReg_BOffset_2_V = read i10 @_ssdm_op_Read.ap_auto.i10P0A, i10 %BOffset_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:363]   --->   Operation 73 'read' 'HwReg_BOffset_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HwReg_ClampMin_2_V = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClampMin_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:364]   --->   Operation 74 'read' 'HwReg_ClampMin_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HwReg_ClipMax_2_V = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ClipMax_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:365]   --->   Operation 75 'read' 'HwReg_ClipMax_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln378 = icmp_ne  i8 %HwReg_InVideoFormat, i8 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 76 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.55ns)   --->   "%icmp_ln378_1 = icmp_ne  i8 %HwReg_InVideoFormat, i8 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 77 'icmp' 'icmp_ln378_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns)   --->   "%bPassThru_422_or_420_In = and i1 %icmp_ln378_1, i1 %icmp_ln378" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:378]   --->   Operation 78 'and' 'bPassThru_422_or_420_In' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.55ns)   --->   "%icmp_ln381 = icmp_ne  i8 %HwReg_OutVideoFormat, i8 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 79 'icmp' 'icmp_ln381' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln381_1 = icmp_ne  i8 %HwReg_OutVideoFormat, i8 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 80 'icmp' 'icmp_ln381_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns)   --->   "%bPassThru_422_or_420_Out = and i1 %icmp_ln381_1, i1 %icmp_ln381" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:381]   --->   Operation 81 'and' 'bPassThru_422_or_420_Out' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mrv = insertvalue i484 <undef>, i8 %HwReg_InVideoFormat" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 82 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i484 %mrv, i8 %HwReg_OutVideoFormat" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 83 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i484 %mrv_1, i16 %HwReg_ColStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 84 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i484 %mrv_2, i16 %HwReg_ColEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 85 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i484 %mrv_3, i16 %HwReg_RowStart" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 86 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i484 %mrv_4, i16 %HwReg_RowEnd" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 87 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i484 %mrv_5, i16 %HwReg_K11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 88 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i484 %mrv_6, i16 %HwReg_K12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 89 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i484 %mrv_7, i16 %HwReg_K13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 90 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i484 %mrv_8, i16 %HwReg_K21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 91 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i484 %mrv_9, i16 %HwReg_K22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 92 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i484 %mrv_s, i16 %HwReg_K23" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 93 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i484 %mrv_10, i16 %HwReg_K31" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 94 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i484 %mrv_11, i16 %HwReg_K32" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 95 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i484 %mrv_12, i16 %HwReg_K33" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 96 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i484 %mrv_13, i10 %HwReg_ROffset_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 97 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i484 %mrv_14, i10 %HwReg_GOffset_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 98 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i484 %mrv_15, i10 %HwReg_BOffset_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 99 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i484 %mrv_16, i8 %HwReg_ClampMin_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 100 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i484 %mrv_17, i8 %HwReg_ClipMax_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 101 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i484 %mrv_18, i16 %HwReg_K11_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 102 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i484 %mrv_19, i16 %HwReg_K12_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 103 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i484 %mrv_20, i16 %HwReg_K13_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 104 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i484 %mrv_21, i16 %HwReg_K21_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 105 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i484 %mrv_22, i16 %HwReg_K22_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 106 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i484 %mrv_23, i16 %HwReg_K23_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 107 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i484 %mrv_24, i16 %HwReg_K31_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 108 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i484 %mrv_25, i16 %HwReg_K32_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 109 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i484 %mrv_26, i16 %HwReg_K33_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 110 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i484 %mrv_27, i10 %HwReg_ROffset_2_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 111 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i484 %mrv_28, i10 %HwReg_GOffset_2_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 112 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i484 %mrv_29, i10 %HwReg_BOffset_2_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 113 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i484 %mrv_30, i8 %HwReg_ClampMin_2_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 114 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i484 %mrv_31, i8 %HwReg_ClipMax_2_V" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 115 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i484 %mrv_32, i1 %bPassThru_422_or_420_In" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 116 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i484 %mrv_33, i1 %bPassThru_422_or_420_Out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 117 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i484 %mrv_34, i11 %HwReg_width_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 118 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i484 %mrv_35, i11 %HwReg_height_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 119 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln324 = ret i484 %mrv_36" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:324]   --->   Operation 120 'ret' 'ret_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ InVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutVideoFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowStart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RowEnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K11_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K12_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K21_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K22_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K23_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K33_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ BOffset_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClampMin_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClipMax_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
specstablecontent_ln0    (specstablecontent) [ 00]
HwReg_InVideoFormat      (read             ) [ 00]
HwReg_OutVideoFormat     (read             ) [ 00]
HwReg_width              (read             ) [ 00]
HwReg_width_1            (trunc            ) [ 00]
HwReg_height             (read             ) [ 00]
HwReg_height_1           (trunc            ) [ 00]
HwReg_ColStart           (read             ) [ 00]
HwReg_ColEnd             (read             ) [ 00]
HwReg_RowStart           (read             ) [ 00]
HwReg_RowEnd             (read             ) [ 00]
HwReg_K11                (read             ) [ 00]
HwReg_K12                (read             ) [ 00]
HwReg_K13                (read             ) [ 00]
HwReg_K21                (read             ) [ 00]
HwReg_K22                (read             ) [ 00]
HwReg_K23                (read             ) [ 00]
HwReg_K31                (read             ) [ 00]
HwReg_K32                (read             ) [ 00]
HwReg_K33                (read             ) [ 00]
HwReg_ROffset_V          (read             ) [ 00]
HwReg_GOffset_V          (read             ) [ 00]
HwReg_BOffset_V          (read             ) [ 00]
HwReg_ClampMin_V         (read             ) [ 00]
HwReg_ClipMax_V          (read             ) [ 00]
HwReg_K11_2              (read             ) [ 00]
HwReg_K12_2              (read             ) [ 00]
HwReg_K13_2              (read             ) [ 00]
HwReg_K21_2              (read             ) [ 00]
HwReg_K22_2              (read             ) [ 00]
HwReg_K23_2              (read             ) [ 00]
HwReg_K31_2              (read             ) [ 00]
HwReg_K32_2              (read             ) [ 00]
HwReg_K33_2              (read             ) [ 00]
HwReg_ROffset_2_V        (read             ) [ 00]
HwReg_GOffset_2_V        (read             ) [ 00]
HwReg_BOffset_2_V        (read             ) [ 00]
HwReg_ClampMin_2_V       (read             ) [ 00]
HwReg_ClipMax_2_V        (read             ) [ 00]
icmp_ln378               (icmp             ) [ 00]
icmp_ln378_1             (icmp             ) [ 00]
bPassThru_422_or_420_In  (and              ) [ 00]
icmp_ln381               (icmp             ) [ 00]
icmp_ln381_1             (icmp             ) [ 00]
bPassThru_422_or_420_Out (and              ) [ 00]
mrv                      (insertvalue      ) [ 00]
mrv_1                    (insertvalue      ) [ 00]
mrv_2                    (insertvalue      ) [ 00]
mrv_3                    (insertvalue      ) [ 00]
mrv_4                    (insertvalue      ) [ 00]
mrv_5                    (insertvalue      ) [ 00]
mrv_6                    (insertvalue      ) [ 00]
mrv_7                    (insertvalue      ) [ 00]
mrv_8                    (insertvalue      ) [ 00]
mrv_9                    (insertvalue      ) [ 00]
mrv_s                    (insertvalue      ) [ 00]
mrv_10                   (insertvalue      ) [ 00]
mrv_11                   (insertvalue      ) [ 00]
mrv_12                   (insertvalue      ) [ 00]
mrv_13                   (insertvalue      ) [ 00]
mrv_14                   (insertvalue      ) [ 00]
mrv_15                   (insertvalue      ) [ 00]
mrv_16                   (insertvalue      ) [ 00]
mrv_17                   (insertvalue      ) [ 00]
mrv_18                   (insertvalue      ) [ 00]
mrv_19                   (insertvalue      ) [ 00]
mrv_20                   (insertvalue      ) [ 00]
mrv_21                   (insertvalue      ) [ 00]
mrv_22                   (insertvalue      ) [ 00]
mrv_23                   (insertvalue      ) [ 00]
mrv_24                   (insertvalue      ) [ 00]
mrv_25                   (insertvalue      ) [ 00]
mrv_26                   (insertvalue      ) [ 00]
mrv_27                   (insertvalue      ) [ 00]
mrv_28                   (insertvalue      ) [ 00]
mrv_29                   (insertvalue      ) [ 00]
mrv_30                   (insertvalue      ) [ 00]
mrv_31                   (insertvalue      ) [ 00]
mrv_32                   (insertvalue      ) [ 00]
mrv_33                   (insertvalue      ) [ 00]
mrv_34                   (insertvalue      ) [ 00]
mrv_35                   (insertvalue      ) [ 00]
mrv_36                   (insertvalue      ) [ 00]
ret_ln324                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="InVideoFormat">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutVideoFormat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutVideoFormat"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ColStart">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColStart"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ColEnd">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColEnd"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="RowStart">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowStart"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="RowEnd">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RowEnd"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="K12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="K13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="K21">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="K22">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="K23">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="K31">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="K32">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="K33">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ROffset">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="GOffset">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="BOffset">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ClampMin">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ClipMax">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="K11_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K11_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="K12_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K12_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="K13_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K13_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="K21_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K21_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="K22_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K22_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="K23_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K23_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="K31_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K31_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="K32_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K32_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="K33_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K33_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="ROffset_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROffset_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="GOffset_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GOffset_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="BOffset_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BOffset_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ClampMin_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClampMin_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="ClipMax_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClipMax_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="HwReg_InVideoFormat_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_InVideoFormat/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="HwReg_OutVideoFormat_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_OutVideoFormat/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="HwReg_width_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="HwReg_height_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_height/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="HwReg_ColStart_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ColStart/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="HwReg_ColEnd_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ColEnd/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="HwReg_RowStart_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_RowStart/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="HwReg_RowEnd_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_RowEnd/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="HwReg_K11_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="HwReg_K12_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K12/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="HwReg_K13_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="HwReg_K21_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K21/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="HwReg_K22_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K22/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="HwReg_K23_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K23/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="HwReg_K31_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K31/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="HwReg_K32_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K32/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="HwReg_K33_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K33/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="HwReg_ROffset_V_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ROffset_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="HwReg_GOffset_V_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_GOffset_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="HwReg_BOffset_V_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_BOffset_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="HwReg_ClampMin_V_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClampMin_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="HwReg_ClipMax_V_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClipMax_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="HwReg_K11_2_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K11_2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="HwReg_K12_2_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K12_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="HwReg_K13_2_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K13_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="HwReg_K21_2_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K21_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="HwReg_K22_2_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K22_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="HwReg_K23_2_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K23_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="HwReg_K31_2_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K31_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="HwReg_K32_2_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K32_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="HwReg_K33_2_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_K33_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="HwReg_ROffset_2_V_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ROffset_2_V/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="HwReg_GOffset_2_V_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_GOffset_2_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="HwReg_BOffset_2_V_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="0"/>
<pin id="289" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_BOffset_2_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="HwReg_ClampMin_2_V_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClampMin_2_V/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="HwReg_ClipMax_2_V_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_ClipMax_2_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="HwReg_width_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_width_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="HwReg_height_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="HwReg_height_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln378_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln378_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln378_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bPassThru_422_or_420_In_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bPassThru_422_or_420_In/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln381_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln381/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln381_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln381_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="bPassThru_422_or_420_Out_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bPassThru_422_or_420_Out/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="484" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mrv_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="484" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mrv_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="484" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mrv_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="484" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mrv_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="484" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mrv_5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="484" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mrv_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="484" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mrv_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="484" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mrv_8_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="484" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="mrv_9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="484" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="mrv_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="484" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="mrv_10_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="484" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="mrv_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="484" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mrv_12_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="484" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mrv_13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="484" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="mrv_14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="484" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mrv_15_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="484" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mrv_16_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="484" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mrv_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="484" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mrv_18_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="484" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mrv_19_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="484" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mrv_20_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="484" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_20/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mrv_21_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="484" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_21/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mrv_22_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="484" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="mrv_23_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="484" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mrv_24_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="484" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="mrv_25_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="484" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="mrv_26_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="484" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="mrv_27_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="484" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mrv_28_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="484" slack="0"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mrv_29_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="484" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="mrv_30_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="484" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_30/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mrv_31_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="484" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_31/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="mrv_32_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="484" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_32/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="mrv_33_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="484" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_33/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="mrv_34_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="484" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_34/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="mrv_35_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="484" slack="0"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="484" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_35/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mrv_36_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="484" slack="0"/>
<pin id="572" dir="0" index="1" bw="11" slack="0"/>
<pin id="573" dir="1" index="2" bw="484" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_36/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="76" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="76" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="78" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="78" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="78" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="80" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="80" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="78" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="78" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="80" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="76" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="100" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="106" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="88" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="82" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="88" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="84" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="94" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="82" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="94" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="84" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="88" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="94" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="112" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="118" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="124" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="130" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="136" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="142" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="148" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="154" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="160" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="166" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="172" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="178" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="184" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="190" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="196" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="202" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="208" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="214" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="220" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="226" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="232" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="238" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="244" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="250" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="256" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="262" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="268" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="274" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="280" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="286" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="292" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="298" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="324" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="342" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="304" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="308" pin="1"/><net_sink comp="570" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InVideoFormat | {}
	Port: OutVideoFormat | {}
	Port: width | {}
	Port: height | {}
	Port: ColStart | {}
	Port: ColEnd | {}
	Port: RowStart | {}
	Port: RowEnd | {}
	Port: K11 | {}
	Port: K12 | {}
	Port: K13 | {}
	Port: K21 | {}
	Port: K22 | {}
	Port: K23 | {}
	Port: K31 | {}
	Port: K32 | {}
	Port: K33 | {}
	Port: ROffset | {}
	Port: GOffset | {}
	Port: BOffset | {}
	Port: ClampMin | {}
	Port: ClipMax | {}
	Port: K11_2 | {}
	Port: K12_2 | {}
	Port: K13_2 | {}
	Port: K21_2 | {}
	Port: K22_2 | {}
	Port: K23_2 | {}
	Port: K31_2 | {}
	Port: K32_2 | {}
	Port: K33_2 | {}
	Port: ROffset_2 | {}
	Port: GOffset_2 | {}
	Port: BOffset_2 | {}
	Port: ClampMin_2 | {}
	Port: ClipMax_2 | {}
 - Input state : 
	Port: Block_entry3_proc : InVideoFormat | {1 }
	Port: Block_entry3_proc : OutVideoFormat | {1 }
	Port: Block_entry3_proc : width | {1 }
	Port: Block_entry3_proc : height | {1 }
	Port: Block_entry3_proc : ColStart | {1 }
	Port: Block_entry3_proc : ColEnd | {1 }
	Port: Block_entry3_proc : RowStart | {1 }
	Port: Block_entry3_proc : RowEnd | {1 }
	Port: Block_entry3_proc : K11 | {1 }
	Port: Block_entry3_proc : K12 | {1 }
	Port: Block_entry3_proc : K13 | {1 }
	Port: Block_entry3_proc : K21 | {1 }
	Port: Block_entry3_proc : K22 | {1 }
	Port: Block_entry3_proc : K23 | {1 }
	Port: Block_entry3_proc : K31 | {1 }
	Port: Block_entry3_proc : K32 | {1 }
	Port: Block_entry3_proc : K33 | {1 }
	Port: Block_entry3_proc : ROffset | {1 }
	Port: Block_entry3_proc : GOffset | {1 }
	Port: Block_entry3_proc : BOffset | {1 }
	Port: Block_entry3_proc : ClampMin | {1 }
	Port: Block_entry3_proc : ClipMax | {1 }
	Port: Block_entry3_proc : K11_2 | {1 }
	Port: Block_entry3_proc : K12_2 | {1 }
	Port: Block_entry3_proc : K13_2 | {1 }
	Port: Block_entry3_proc : K21_2 | {1 }
	Port: Block_entry3_proc : K22_2 | {1 }
	Port: Block_entry3_proc : K23_2 | {1 }
	Port: Block_entry3_proc : K31_2 | {1 }
	Port: Block_entry3_proc : K32_2 | {1 }
	Port: Block_entry3_proc : K33_2 | {1 }
	Port: Block_entry3_proc : ROffset_2 | {1 }
	Port: Block_entry3_proc : GOffset_2 | {1 }
	Port: Block_entry3_proc : BOffset_2 | {1 }
	Port: Block_entry3_proc : ClampMin_2 | {1 }
	Port: Block_entry3_proc : ClipMax_2 | {1 }
  - Chain level:
	State 1
		bPassThru_422_or_420_In : 1
		bPassThru_422_or_420_Out : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_15 : 16
		mrv_16 : 17
		mrv_17 : 18
		mrv_18 : 19
		mrv_19 : 20
		mrv_20 : 21
		mrv_21 : 22
		mrv_22 : 23
		mrv_23 : 24
		mrv_24 : 25
		mrv_25 : 26
		mrv_26 : 27
		mrv_27 : 28
		mrv_28 : 29
		mrv_29 : 30
		mrv_30 : 31
		mrv_31 : 32
		mrv_32 : 33
		mrv_33 : 34
		mrv_34 : 35
		mrv_35 : 36
		mrv_36 : 37
		ret_ln324 : 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln378_fu_312        |    0    |    11   |
|   icmp   |       icmp_ln378_1_fu_318       |    0    |    11   |
|          |        icmp_ln381_fu_330        |    0    |    11   |
|          |       icmp_ln381_1_fu_336       |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    and   |  bPassThru_422_or_420_In_fu_324 |    0    |    2    |
|          | bPassThru_422_or_420_Out_fu_342 |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |  HwReg_InVideoFormat_read_fu_88 |    0    |    0    |
|          | HwReg_OutVideoFormat_read_fu_94 |    0    |    0    |
|          |     HwReg_width_read_fu_100     |    0    |    0    |
|          |     HwReg_height_read_fu_106    |    0    |    0    |
|          |    HwReg_ColStart_read_fu_112   |    0    |    0    |
|          |     HwReg_ColEnd_read_fu_118    |    0    |    0    |
|          |    HwReg_RowStart_read_fu_124   |    0    |    0    |
|          |     HwReg_RowEnd_read_fu_130    |    0    |    0    |
|          |      HwReg_K11_read_fu_136      |    0    |    0    |
|          |      HwReg_K12_read_fu_142      |    0    |    0    |
|          |      HwReg_K13_read_fu_148      |    0    |    0    |
|          |      HwReg_K21_read_fu_154      |    0    |    0    |
|          |      HwReg_K22_read_fu_160      |    0    |    0    |
|          |      HwReg_K23_read_fu_166      |    0    |    0    |
|          |      HwReg_K31_read_fu_172      |    0    |    0    |
|          |      HwReg_K32_read_fu_178      |    0    |    0    |
|          |      HwReg_K33_read_fu_184      |    0    |    0    |
|   read   |   HwReg_ROffset_V_read_fu_190   |    0    |    0    |
|          |   HwReg_GOffset_V_read_fu_196   |    0    |    0    |
|          |   HwReg_BOffset_V_read_fu_202   |    0    |    0    |
|          |   HwReg_ClampMin_V_read_fu_208  |    0    |    0    |
|          |   HwReg_ClipMax_V_read_fu_214   |    0    |    0    |
|          |     HwReg_K11_2_read_fu_220     |    0    |    0    |
|          |     HwReg_K12_2_read_fu_226     |    0    |    0    |
|          |     HwReg_K13_2_read_fu_232     |    0    |    0    |
|          |     HwReg_K21_2_read_fu_238     |    0    |    0    |
|          |     HwReg_K22_2_read_fu_244     |    0    |    0    |
|          |     HwReg_K23_2_read_fu_250     |    0    |    0    |
|          |     HwReg_K31_2_read_fu_256     |    0    |    0    |
|          |     HwReg_K32_2_read_fu_262     |    0    |    0    |
|          |     HwReg_K33_2_read_fu_268     |    0    |    0    |
|          |  HwReg_ROffset_2_V_read_fu_274  |    0    |    0    |
|          |  HwReg_GOffset_2_V_read_fu_280  |    0    |    0    |
|          |  HwReg_BOffset_2_V_read_fu_286  |    0    |    0    |
|          |  HwReg_ClampMin_2_V_read_fu_292 |    0    |    0    |
|          |  HwReg_ClipMax_2_V_read_fu_298  |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |       HwReg_width_1_fu_304      |    0    |    0    |
|          |      HwReg_height_1_fu_308      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            mrv_fu_348           |    0    |    0    |
|          |           mrv_1_fu_354          |    0    |    0    |
|          |           mrv_2_fu_360          |    0    |    0    |
|          |           mrv_3_fu_366          |    0    |    0    |
|          |           mrv_4_fu_372          |    0    |    0    |
|          |           mrv_5_fu_378          |    0    |    0    |
|          |           mrv_6_fu_384          |    0    |    0    |
|          |           mrv_7_fu_390          |    0    |    0    |
|          |           mrv_8_fu_396          |    0    |    0    |
|          |           mrv_9_fu_402          |    0    |    0    |
|          |           mrv_s_fu_408          |    0    |    0    |
|          |          mrv_10_fu_414          |    0    |    0    |
|          |          mrv_11_fu_420          |    0    |    0    |
|          |          mrv_12_fu_426          |    0    |    0    |
|          |          mrv_13_fu_432          |    0    |    0    |
|          |          mrv_14_fu_438          |    0    |    0    |
|          |          mrv_15_fu_444          |    0    |    0    |
|          |          mrv_16_fu_450          |    0    |    0    |
|insertvalue|          mrv_17_fu_456          |    0    |    0    |
|          |          mrv_18_fu_462          |    0    |    0    |
|          |          mrv_19_fu_468          |    0    |    0    |
|          |          mrv_20_fu_474          |    0    |    0    |
|          |          mrv_21_fu_480          |    0    |    0    |
|          |          mrv_22_fu_486          |    0    |    0    |
|          |          mrv_23_fu_492          |    0    |    0    |
|          |          mrv_24_fu_498          |    0    |    0    |
|          |          mrv_25_fu_504          |    0    |    0    |
|          |          mrv_26_fu_510          |    0    |    0    |
|          |          mrv_27_fu_516          |    0    |    0    |
|          |          mrv_28_fu_522          |    0    |    0    |
|          |          mrv_29_fu_528          |    0    |    0    |
|          |          mrv_30_fu_534          |    0    |    0    |
|          |          mrv_31_fu_540          |    0    |    0    |
|          |          mrv_32_fu_546          |    0    |    0    |
|          |          mrv_33_fu_552          |    0    |    0    |
|          |          mrv_34_fu_558          |    0    |    0    |
|          |          mrv_35_fu_564          |    0    |    0    |
|          |          mrv_36_fu_570          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    48   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   48   |
+-----------+--------+--------+
