library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_adder is
  Port (A,B,C:IN STD_LOGIC;
        SUM: OUT STD_LOGIC;
        CARRY: OUT STD_LOGIC 
        );
        
end full_adder;
architecture Behavioral of full_adder is

--SIGNAL D: STD_LOGIC_VECTOR(1 DOWNTO 0);
--SIGNAL S: STD_LOGIC;
begin

SUM <= (NOT(A) AND (B XOR C)) OR (A AND NOT(B XOR C));
CARRY <= (A AND (B XOR C)) OR (B AND NOT(B XOR C));


end Behavioral;
